
CANtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dd0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08007f58  08007f58  00017f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fb8  08007fb8  000200fc  2**0
                  CONTENTS
  4 .ARM          00000008  08007fb8  08007fb8  00017fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fc0  08007fc0  000200fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fc0  08007fc0  00017fc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007fc4  08007fc4  00017fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  08007fc8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200fc  2**0
                  CONTENTS
 10 .bss          00001cc0  200000fc  200000fc  000200fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20001dbc  20001dbc  000200fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000101cd  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c55  00000000  00000000  000302f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c98  00000000  00000000  00032f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b50  00000000  00000000  00033be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002153f  00000000  00000000  00034738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010082  00000000  00000000  00055c77  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bbb82  00000000  00000000  00065cf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012187b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000032ac  00000000  00000000  001218cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000fc 	.word	0x200000fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007f40 	.word	0x08007f40

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000100 	.word	0x20000100
 80001c4:	08007f40 	.word	0x08007f40

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <main>:
#define BLUE_LED                               GPIO_PIN_15
#define BLUE_GPIO_PORT                         GPIOB


int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b086      	sub	sp, #24
 80004d0:	af00      	add	r7, sp, #0
	HAL_Init();
 80004d2:	f000 fb15 	bl	8000b00 <HAL_Init>

	SystemClock_Config();
 80004d6:	f000 f8db 	bl	8000690 <SystemClock_Config>

	MX_GPIO_Init();
 80004da:	f000 f98d 	bl	80007f8 <MX_GPIO_Init>
	MX_CAN1_Init();
 80004de:	f000 f955 	bl	800078c <MX_CAN1_Init>
	MX_USB_DEVICE_Init();
 80004e2:	f006 ffe7 	bl	80074b4 <MX_USB_DEVICE_Init>

	canfil.FilterBank = 0;
 80004e6:	4b4d      	ldr	r3, [pc, #308]	; (800061c <main+0x150>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	615a      	str	r2, [r3, #20]
	canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 80004ec:	4b4b      	ldr	r3, [pc, #300]	; (800061c <main+0x150>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	619a      	str	r2, [r3, #24]
	canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 80004f2:	4b4a      	ldr	r3, [pc, #296]	; (800061c <main+0x150>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	611a      	str	r2, [r3, #16]
	canfil.FilterIdHigh = 0;
 80004f8:	4b48      	ldr	r3, [pc, #288]	; (800061c <main+0x150>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	601a      	str	r2, [r3, #0]
	canfil.FilterIdLow = 0;
 80004fe:	4b47      	ldr	r3, [pc, #284]	; (800061c <main+0x150>)
 8000500:	2200      	movs	r2, #0
 8000502:	605a      	str	r2, [r3, #4]
	canfil.FilterMaskIdHigh = 0;
 8000504:	4b45      	ldr	r3, [pc, #276]	; (800061c <main+0x150>)
 8000506:	2200      	movs	r2, #0
 8000508:	609a      	str	r2, [r3, #8]
	canfil.FilterMaskIdLow = 0;
 800050a:	4b44      	ldr	r3, [pc, #272]	; (800061c <main+0x150>)
 800050c:	2200      	movs	r2, #0
 800050e:	60da      	str	r2, [r3, #12]
	canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 8000510:	4b42      	ldr	r3, [pc, #264]	; (800061c <main+0x150>)
 8000512:	2201      	movs	r2, #1
 8000514:	61da      	str	r2, [r3, #28]
	canfil.FilterActivation = ENABLE;
 8000516:	4b41      	ldr	r3, [pc, #260]	; (800061c <main+0x150>)
 8000518:	2201      	movs	r2, #1
 800051a:	621a      	str	r2, [r3, #32]
	canfil.SlaveStartFilterBank = 0;
 800051c:	4b3f      	ldr	r3, [pc, #252]	; (800061c <main+0x150>)
 800051e:	2200      	movs	r2, #0
 8000520:	625a      	str	r2, [r3, #36]	; 0x24

	txHeader.DLC = 8; // Number of bytes to be transmitted max- 8
 8000522:	4b3f      	ldr	r3, [pc, #252]	; (8000620 <main+0x154>)
 8000524:	2208      	movs	r2, #8
 8000526:	611a      	str	r2, [r3, #16]
	txHeader.IDE = CAN_ID_STD;
 8000528:	4b3d      	ldr	r3, [pc, #244]	; (8000620 <main+0x154>)
 800052a:	2200      	movs	r2, #0
 800052c:	609a      	str	r2, [r3, #8]
	txHeader.RTR = CAN_RTR_DATA;
 800052e:	4b3c      	ldr	r3, [pc, #240]	; (8000620 <main+0x154>)
 8000530:	2200      	movs	r2, #0
 8000532:	60da      	str	r2, [r3, #12]
	txHeader.StdId = 0x030;
 8000534:	4b3a      	ldr	r3, [pc, #232]	; (8000620 <main+0x154>)
 8000536:	2230      	movs	r2, #48	; 0x30
 8000538:	601a      	str	r2, [r3, #0]
	txHeader.ExtId = 0x02;
 800053a:	4b39      	ldr	r3, [pc, #228]	; (8000620 <main+0x154>)
 800053c:	2202      	movs	r2, #2
 800053e:	605a      	str	r2, [r3, #4]
	txHeader.TransmitGlobalTime = DISABLE;
 8000540:	4b37      	ldr	r3, [pc, #220]	; (8000620 <main+0x154>)
 8000542:	2200      	movs	r2, #0
 8000544:	751a      	strb	r2, [r3, #20]

	if (HAL_CAN_ConfigFilter(&hcan1,&canfil) != HAL_OK) //Initialize CAN Filter
 8000546:	4935      	ldr	r1, [pc, #212]	; (800061c <main+0x150>)
 8000548:	4836      	ldr	r0, [pc, #216]	; (8000624 <main+0x158>)
 800054a:	f000 fc6b 	bl	8000e24 <HAL_CAN_ConfigFilter>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <main+0x8c>
	{
		Error_Handler();
 8000554:	f000 f9c2 	bl	80008dc <Error_Handler>
	}
	if (HAL_CAN_Start(&hcan1) != HAL_OK) //Initialize CAN Bus
 8000558:	4832      	ldr	r0, [pc, #200]	; (8000624 <main+0x158>)
 800055a:	f000 fd43 	bl	8000fe4 <HAL_CAN_Start>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <main+0x9c>
	{
		Error_Handler();
 8000564:	f000 f9ba 	bl	80008dc <Error_Handler>
	}
	if (HAL_CAN_ActivateNotification(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)// Initialize CAN Bus Rx Interrupt
 8000568:	2102      	movs	r1, #2
 800056a:	482e      	ldr	r0, [pc, #184]	; (8000624 <main+0x158>)
 800056c:	f000 ff6b 	bl	8001446 <HAL_CAN_ActivateNotification>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <main+0xae>
	{
		Error_Handler();
 8000576:	f000 f9b1 	bl	80008dc <Error_Handler>
	}

	uint16_t count = 0;
 800057a:	2300      	movs	r3, #0
 800057c:	82fb      	strh	r3, [r7, #22]
//		while (CDC_Transmit_FS(usb_out, len) != USBD_OK);
////			}
//			while (CDC_Transmit_FS(canRX, sizeof(canRX)/sizeof(canRX[0])) != USBD_OK);
//			check = 0;
//		}
		if(usb_in[0] == 'x')
 800057e:	4b2a      	ldr	r3, [pc, #168]	; (8000628 <main+0x15c>)
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	2b78      	cmp	r3, #120	; 0x78
 8000584:	d124      	bne.n	80005d0 <main+0x104>
		{
			HAL_GPIO_WritePin(YELLOW_GPIO_PORT, YELLOW_LED, GPIO_PIN_SET);
 8000586:	2201      	movs	r2, #1
 8000588:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800058c:	4827      	ldr	r0, [pc, #156]	; (800062c <main+0x160>)
 800058e:	f001 fc5d 	bl	8001e4c <HAL_GPIO_WritePin>
			uint8_t csend[] = {0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08}; // Tx Buffer
 8000592:	4a27      	ldr	r2, [pc, #156]	; (8000630 <main+0x164>)
 8000594:	1d3b      	adds	r3, r7, #4
 8000596:	e892 0003 	ldmia.w	r2, {r0, r1}
 800059a:	e883 0003 	stmia.w	r3, {r0, r1}
			if (HAL_CAN_AddTxMessage(&hcan1,&txHeader,csend,&canMailbox) != HAL_OK) // Send Message
 800059e:	1d3a      	adds	r2, r7, #4
 80005a0:	4b24      	ldr	r3, [pc, #144]	; (8000634 <main+0x168>)
 80005a2:	491f      	ldr	r1, [pc, #124]	; (8000620 <main+0x154>)
 80005a4:	481f      	ldr	r0, [pc, #124]	; (8000624 <main+0x158>)
 80005a6:	f000 fd61 	bl	800106c <HAL_CAN_AddTxMessage>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <main+0xe8>
			{
				Error_Handler();
 80005b0:	f000 f994 	bl	80008dc <Error_Handler>
			}
			HAL_Delay(10);
 80005b4:	200a      	movs	r0, #10
 80005b6:	f000 fb15 	bl	8000be4 <HAL_Delay>
			HAL_GPIO_WritePin(YELLOW_GPIO_PORT, YELLOW_LED, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005c0:	481a      	ldr	r0, [pc, #104]	; (800062c <main+0x160>)
 80005c2:	f001 fc43 	bl	8001e4c <HAL_GPIO_WritePin>
			memset(usb_in, '\0', 64); // clear buffer
 80005c6:	2240      	movs	r2, #64	; 0x40
 80005c8:	2100      	movs	r1, #0
 80005ca:	4817      	ldr	r0, [pc, #92]	; (8000628 <main+0x15c>)
 80005cc:	f007 fcb0 	bl	8007f30 <memset>
		}

		uint8_t csend[] = {0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08}; // Tx Buffer
 80005d0:	4a17      	ldr	r2, [pc, #92]	; (8000630 <main+0x164>)
 80005d2:	f107 030c 	add.w	r3, r7, #12
 80005d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005da:	e883 0003 	stmia.w	r3, {r0, r1}
		if (HAL_CAN_AddTxMessage(&hcan1,&txHeader,csend,&canMailbox) != HAL_OK) // Send Message
 80005de:	f107 020c 	add.w	r2, r7, #12
 80005e2:	4b14      	ldr	r3, [pc, #80]	; (8000634 <main+0x168>)
 80005e4:	490e      	ldr	r1, [pc, #56]	; (8000620 <main+0x154>)
 80005e6:	480f      	ldr	r0, [pc, #60]	; (8000624 <main+0x158>)
 80005e8:	f000 fd40 	bl	800106c <HAL_CAN_AddTxMessage>
 80005ec:	4603      	mov	r3, r0
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d001      	beq.n	80005f6 <main+0x12a>
		{
			Error_Handler();
 80005f2:	f000 f973 	bl	80008dc <Error_Handler>
		}
		count++;
 80005f6:	8afb      	ldrh	r3, [r7, #22]
 80005f8:	3301      	adds	r3, #1
 80005fa:	82fb      	strh	r3, [r7, #22]
		if (count == 1000){
 80005fc:	8afb      	ldrh	r3, [r7, #22]
 80005fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000602:	d106      	bne.n	8000612 <main+0x146>
			HAL_GPIO_TogglePin(BLUE_GPIO_PORT, BLUE_LED);
 8000604:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000608:	480b      	ldr	r0, [pc, #44]	; (8000638 <main+0x16c>)
 800060a:	f001 fc38 	bl	8001e7e <HAL_GPIO_TogglePin>
			count = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	82fb      	strh	r3, [r7, #22]
		}
		HAL_Delay(1);
 8000612:	2001      	movs	r0, #1
 8000614:	f000 fae6 	bl	8000be4 <HAL_Delay>
	{
 8000618:	e7b1      	b.n	800057e <main+0xb2>
 800061a:	bf00      	nop
 800061c:	2000017c 	.word	0x2000017c
 8000620:	2000015c 	.word	0x2000015c
 8000624:	20000118 	.word	0x20000118
 8000628:	200001a8 	.word	0x200001a8
 800062c:	40020800 	.word	0x40020800
 8000630:	08007f58 	.word	0x08007f58
 8000634:	200001a4 	.word	0x200001a4
 8000638:	40020400 	.word	0x40020400

0800063c <HAL_CAN_RxFifo0MsgPendingCallback>:
	}

}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &rxHeader, canRX) != HAL_OK) //Receive CAN bus message to canRX buffer
 8000644:	4b10      	ldr	r3, [pc, #64]	; (8000688 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8000646:	4a11      	ldr	r2, [pc, #68]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000648:	2100      	movs	r1, #0
 800064a:	6878      	ldr	r0, [r7, #4]
 800064c:	f000 fde9 	bl	8001222 <HAL_CAN_GetRxMessage>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
		Error_Handler();
 8000656:	f000 f941 	bl	80008dc <Error_Handler>
//	while (CDC_Transmit_FS("ID: ", 4) != USBD_OK);
//	while (CDC_Transmit_FS(rxHeader.StdId, 1) != USBD_OK);
//	while (CDC_Transmit_FS("| ", 2) != USBD_OK);
//	while (CDC_Transmit_FS(canRX, sizeof(canRX)/sizeof(canRX[0])) != USBD_OK);
//	char buf[8];
	if (rxHeader.StdId > 9)
 800065a:	4b0c      	ldr	r3, [pc, #48]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	2b09      	cmp	r3, #9
 8000660:	d905      	bls.n	800066e <HAL_CAN_RxFifo0MsgPendingCallback+0x32>
	{
		rxHeader.StdId += 55;
 8000662:	4b0a      	ldr	r3, [pc, #40]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	3337      	adds	r3, #55	; 0x37
 8000668:	4a08      	ldr	r2, [pc, #32]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800066a:	6013      	str	r3, [r2, #0]
 800066c:	e004      	b.n	8000678 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>
	} else {
		rxHeader.StdId += 48;
 800066e:	4b07      	ldr	r3, [pc, #28]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	3330      	adds	r3, #48	; 0x30
 8000674:	4a05      	ldr	r2, [pc, #20]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000676:	6013      	str	r3, [r2, #0]
//	char val[] = " ";
//	val[0] = (char) rxHeader.StdId;
//	strcat(buf, val);
//	CDC_Transmit_FS((uint8_t*)buf, 8);
//	rxHeader.StdId += 48;
	CDC_Transmit_FS((uint8_t*)&rxHeader.StdId, 1);
 8000678:	2101      	movs	r1, #1
 800067a:	4804      	ldr	r0, [pc, #16]	; (800068c <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 800067c:	f006 ffd8 	bl	8007630 <CDC_Transmit_FS>
//	CDC_Transmit_FS("1", 1);
}
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	20000174 	.word	0x20000174
 800068c:	20000140 	.word	0x20000140

08000690 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b094      	sub	sp, #80	; 0x50
 8000694:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	2230      	movs	r2, #48	; 0x30
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f007 fc46 	bl	8007f30 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2200      	movs	r2, #0
 80006aa:	601a      	str	r2, [r3, #0]
 80006ac:	605a      	str	r2, [r3, #4]
 80006ae:	609a      	str	r2, [r3, #8]
 80006b0:	60da      	str	r2, [r3, #12]
 80006b2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80006b4:	2300      	movs	r3, #0
 80006b6:	60bb      	str	r3, [r7, #8]
 80006b8:	4b32      	ldr	r3, [pc, #200]	; (8000784 <SystemClock_Config+0xf4>)
 80006ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006bc:	4a31      	ldr	r2, [pc, #196]	; (8000784 <SystemClock_Config+0xf4>)
 80006be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006c2:	6413      	str	r3, [r2, #64]	; 0x40
 80006c4:	4b2f      	ldr	r3, [pc, #188]	; (8000784 <SystemClock_Config+0xf4>)
 80006c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d0:	2300      	movs	r3, #0
 80006d2:	607b      	str	r3, [r7, #4]
 80006d4:	4b2c      	ldr	r3, [pc, #176]	; (8000788 <SystemClock_Config+0xf8>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a2b      	ldr	r2, [pc, #172]	; (8000788 <SystemClock_Config+0xf8>)
 80006da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006de:	6013      	str	r3, [r2, #0]
 80006e0:	4b29      	ldr	r3, [pc, #164]	; (8000788 <SystemClock_Config+0xf8>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ec:	2301      	movs	r3, #1
 80006ee:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006f4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f6:	2302      	movs	r3, #2
 80006f8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006fa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80006fe:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8000700:	2308      	movs	r3, #8
 8000702:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 8000704:	2348      	movs	r3, #72	; 0x48
 8000706:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000708:	2302      	movs	r3, #2
 800070a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 800070c:	2303      	movs	r3, #3
 800070e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000710:	f107 0320 	add.w	r3, r7, #32
 8000714:	4618      	mov	r0, r3
 8000716:	f002 fe49 	bl	80033ac <HAL_RCC_OscConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8000720:	f000 f8dc 	bl	80008dc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000724:	230f      	movs	r3, #15
 8000726:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000728:	2302      	movs	r3, #2
 800072a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000730:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000734:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000736:	2300      	movs	r3, #0
 8000738:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800073a:	f107 030c 	add.w	r3, r7, #12
 800073e:	2102      	movs	r1, #2
 8000740:	4618      	mov	r0, r3
 8000742:	f003 f8ab 	bl	800389c <HAL_RCC_ClockConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0xc0>
	{
		Error_Handler();
 800074c:	f000 f8c6 	bl	80008dc <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000750:	230f      	movs	r3, #15
 8000752:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000754:	2302      	movs	r3, #2
 8000756:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800075c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000760:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000766:	f107 030c 	add.w	r3, r7, #12
 800076a:	2102      	movs	r1, #2
 800076c:	4618      	mov	r0, r3
 800076e:	f003 f895 	bl	800389c <HAL_RCC_ClockConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0xec>
	{
		Error_Handler();
 8000778:	f000 f8b0 	bl	80008dc <Error_Handler>
	}
}
 800077c:	bf00      	nop
 800077e:	3750      	adds	r7, #80	; 0x50
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}
 8000784:	40023800 	.word	0x40023800
 8000788:	40007000 	.word	0x40007000

0800078c <MX_CAN1_Init>:

static void MX_CAN1_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 8000790:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <MX_CAN1_Init+0x64>)
 8000792:	4a18      	ldr	r2, [pc, #96]	; (80007f4 <MX_CAN1_Init+0x68>)
 8000794:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 9;
 8000796:	4b16      	ldr	r3, [pc, #88]	; (80007f0 <MX_CAN1_Init+0x64>)
 8000798:	2209      	movs	r2, #9
 800079a:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 800079c:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <MX_CAN1_Init+0x64>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007a2:	4b13      	ldr	r3, [pc, #76]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_2TQ; //10 and 5 gives 250k, 5 and 2 gives 500k, 2 and 1 gives 1M
 80007a8:	4b11      	ldr	r3, [pc, #68]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007aa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80007ae:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007be:	2200      	movs	r2, #0
 80007c0:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80007c2:	4b0b      	ldr	r3, [pc, #44]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = ENABLE;
 80007c8:	4b09      	ldr	r3, [pc, #36]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007ca:	2201      	movs	r2, #1
 80007cc:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007ce:	4b08      	ldr	r3, [pc, #32]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 80007d4:	4b06      	ldr	r3, [pc, #24]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007da:	4805      	ldr	r0, [pc, #20]	; (80007f0 <MX_CAN1_Init+0x64>)
 80007dc:	f000 fa26 	bl	8000c2c <HAL_CAN_Init>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_CAN1_Init+0x5e>
	{
		Error_Handler();
 80007e6:	f000 f879 	bl	80008dc <Error_Handler>
	}
}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	20000118 	.word	0x20000118
 80007f4:	40006400 	.word	0x40006400

080007f8 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b094      	sub	sp, #80	; 0x50
 80007fc:	af00      	add	r7, sp, #0
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
 8000802:	4b33      	ldr	r3, [pc, #204]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a32      	ldr	r2, [pc, #200]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000808:	f043 0304 	orr.w	r3, r3, #4
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b30      	ldr	r3, [pc, #192]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0304 	and.w	r3, r3, #4
 8000816:	613b      	str	r3, [r7, #16]
 8000818:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	60fb      	str	r3, [r7, #12]
 800081e:	4b2c      	ldr	r3, [pc, #176]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000822:	4a2b      	ldr	r2, [pc, #172]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000828:	6313      	str	r3, [r2, #48]	; 0x30
 800082a:	4b29      	ldr	r3, [pc, #164]	; (80008d0 <MX_GPIO_Init+0xd8>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000832:	60fb      	str	r3, [r7, #12]
 8000834:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	4b25      	ldr	r3, [pc, #148]	; (80008d0 <MX_GPIO_Init+0xd8>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a24      	ldr	r2, [pc, #144]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b22      	ldr	r3, [pc, #136]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b1e      	ldr	r3, [pc, #120]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a1d      	ldr	r2, [pc, #116]	; (80008d0 <MX_GPIO_Init+0xd8>)
 800085c:	f043 0302 	orr.w	r3, r3, #2
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b1b      	ldr	r3, [pc, #108]	; (80008d0 <MX_GPIO_Init+0xd8>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0302 	and.w	r3, r3, #2
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct_BLUE;
	GPIO_InitStruct_BLUE.Pin = BLUE_LED;
 800086e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000872:	63fb      	str	r3, [r7, #60]	; 0x3c
	GPIO_InitStruct_BLUE.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	2301      	movs	r3, #1
 8000876:	643b      	str	r3, [r7, #64]	; 0x40
	GPIO_InitStruct_BLUE.Pull = GPIO_PULLUP;
 8000878:	2301      	movs	r3, #1
 800087a:	647b      	str	r3, [r7, #68]	; 0x44
	GPIO_InitStruct_BLUE.Speed = GPIO_SPEED_HIGH;
 800087c:	2303      	movs	r3, #3
 800087e:	64bb      	str	r3, [r7, #72]	; 0x48
	HAL_GPIO_Init(BLUE_GPIO_PORT, &GPIO_InitStruct_BLUE);
 8000880:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000884:	4619      	mov	r1, r3
 8000886:	4813      	ldr	r0, [pc, #76]	; (80008d4 <MX_GPIO_Init+0xdc>)
 8000888:	f001 f944 	bl	8001b14 <HAL_GPIO_Init>

	GPIO_InitTypeDef GPIO_InitStruct_YELLOW;
	GPIO_InitStruct_YELLOW.Pin = YELLOW_LED;
 800088c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000890:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct_YELLOW.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct_YELLOW.Pull = GPIO_PULLUP;
 8000896:	2301      	movs	r3, #1
 8000898:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct_YELLOW.Speed = GPIO_SPEED_HIGH;
 800089a:	2303      	movs	r3, #3
 800089c:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_GPIO_Init(YELLOW_GPIO_PORT, &GPIO_InitStruct_YELLOW);
 800089e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008a2:	4619      	mov	r1, r3
 80008a4:	480c      	ldr	r0, [pc, #48]	; (80008d8 <MX_GPIO_Init+0xe0>)
 80008a6:	f001 f935 	bl	8001b14 <HAL_GPIO_Init>

	GPIO_InitTypeDef GPIO_InitStruct_RED;
	GPIO_InitStruct_RED.Pin = RED_LED;
 80008aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80008ae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct_RED.Mode = GPIO_MODE_OUTPUT_PP;
 80008b0:	2301      	movs	r3, #1
 80008b2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct_RED.Pull = GPIO_PULLUP;
 80008b4:	2301      	movs	r3, #1
 80008b6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct_RED.Speed = GPIO_SPEED_HIGH;
 80008b8:	2303      	movs	r3, #3
 80008ba:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(RED_GPIO_PORT, &GPIO_InitStruct_RED);
 80008bc:	f107 0314 	add.w	r3, r7, #20
 80008c0:	4619      	mov	r1, r3
 80008c2:	4805      	ldr	r0, [pc, #20]	; (80008d8 <MX_GPIO_Init+0xe0>)
 80008c4:	f001 f926 	bl	8001b14 <HAL_GPIO_Init>
}
 80008c8:	bf00      	nop
 80008ca:	3750      	adds	r7, #80	; 0x50
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40023800 	.word	0x40023800
 80008d4:	40020400 	.word	0x40020400
 80008d8:	40020800 	.word	0x40020800

080008dc <Error_Handler>:
//void SysTick_Handler(void) {
//  HAL_IncTick();
//}

void Error_Handler(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008e0:	b672      	cpsid	i
}
 80008e2:	bf00      	nop
	__disable_irq();
	HAL_GPIO_WritePin(RED_GPIO_PORT, RED_LED, GPIO_PIN_SET);
 80008e4:	2201      	movs	r2, #1
 80008e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ea:	4802      	ldr	r0, [pc, #8]	; (80008f4 <Error_Handler+0x18>)
 80008ec:	f001 faae 	bl	8001e4c <HAL_GPIO_WritePin>
	while (1)
 80008f0:	e7fe      	b.n	80008f0 <Error_Handler+0x14>
 80008f2:	bf00      	nop
 80008f4:	40020800 	.word	0x40020800

080008f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008fe:	2300      	movs	r3, #0
 8000900:	607b      	str	r3, [r7, #4]
 8000902:	4b10      	ldr	r3, [pc, #64]	; (8000944 <HAL_MspInit+0x4c>)
 8000904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000906:	4a0f      	ldr	r2, [pc, #60]	; (8000944 <HAL_MspInit+0x4c>)
 8000908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800090c:	6453      	str	r3, [r2, #68]	; 0x44
 800090e:	4b0d      	ldr	r3, [pc, #52]	; (8000944 <HAL_MspInit+0x4c>)
 8000910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	603b      	str	r3, [r7, #0]
 800091e:	4b09      	ldr	r3, [pc, #36]	; (8000944 <HAL_MspInit+0x4c>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000922:	4a08      	ldr	r2, [pc, #32]	; (8000944 <HAL_MspInit+0x4c>)
 8000924:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000928:	6413      	str	r3, [r2, #64]	; 0x40
 800092a:	4b06      	ldr	r3, [pc, #24]	; (8000944 <HAL_MspInit+0x4c>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000932:	603b      	str	r3, [r7, #0]
 8000934:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000936:	bf00      	nop
 8000938:	370c      	adds	r7, #12
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800

08000948 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08a      	sub	sp, #40	; 0x28
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	60da      	str	r2, [r3, #12]
 800095e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	4a26      	ldr	r2, [pc, #152]	; (8000a00 <HAL_CAN_MspInit+0xb8>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d145      	bne.n	80009f6 <HAL_CAN_MspInit+0xae>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800096a:	2300      	movs	r3, #0
 800096c:	613b      	str	r3, [r7, #16]
 800096e:	4b25      	ldr	r3, [pc, #148]	; (8000a04 <HAL_CAN_MspInit+0xbc>)
 8000970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000972:	4a24      	ldr	r2, [pc, #144]	; (8000a04 <HAL_CAN_MspInit+0xbc>)
 8000974:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000978:	6413      	str	r3, [r2, #64]	; 0x40
 800097a:	4b22      	ldr	r3, [pc, #136]	; (8000a04 <HAL_CAN_MspInit+0xbc>)
 800097c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800097e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000982:	613b      	str	r3, [r7, #16]
 8000984:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
 800098a:	4b1e      	ldr	r3, [pc, #120]	; (8000a04 <HAL_CAN_MspInit+0xbc>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	4a1d      	ldr	r2, [pc, #116]	; (8000a04 <HAL_CAN_MspInit+0xbc>)
 8000990:	f043 0302 	orr.w	r3, r3, #2
 8000994:	6313      	str	r3, [r2, #48]	; 0x30
 8000996:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <HAL_CAN_MspInit+0xbc>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099a:	f003 0302 	and.w	r3, r3, #2
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80009a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a8:	2302      	movs	r3, #2
 80009aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009ac:	2301      	movs	r3, #1
 80009ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009b0:	2303      	movs	r3, #3
 80009b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80009b4:	2309      	movs	r3, #9
 80009b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	4619      	mov	r1, r3
 80009be:	4812      	ldr	r0, [pc, #72]	; (8000a08 <HAL_CAN_MspInit+0xc0>)
 80009c0:	f001 f8a8 	bl	8001b14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ca:	2302      	movs	r3, #2
 80009cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d2:	2303      	movs	r3, #3
 80009d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80009d6:	2309      	movs	r3, #9
 80009d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009da:	f107 0314 	add.w	r3, r7, #20
 80009de:	4619      	mov	r1, r3
 80009e0:	4809      	ldr	r0, [pc, #36]	; (8000a08 <HAL_CAN_MspInit+0xc0>)
 80009e2:	f001 f897 	bl	8001b14 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2100      	movs	r1, #0
 80009ea:	2014      	movs	r0, #20
 80009ec:	f001 f85b 	bl	8001aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80009f0:	2014      	movs	r0, #20
 80009f2:	f001 f874 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80009f6:	bf00      	nop
 80009f8:	3728      	adds	r7, #40	; 0x28
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	40006400 	.word	0x40006400
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020400 	.word	0x40020400

08000a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a10:	e7fe      	b.n	8000a10 <NMI_Handler+0x4>

08000a12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a12:	b480      	push	{r7}
 8000a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a16:	e7fe      	b.n	8000a16 <HardFault_Handler+0x4>

08000a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a1c:	e7fe      	b.n	8000a1c <MemManage_Handler+0x4>

08000a1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a22:	e7fe      	b.n	8000a22 <BusFault_Handler+0x4>

08000a24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a28:	e7fe      	b.n	8000a28 <UsageFault_Handler+0x4>

08000a2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a2a:	b480      	push	{r7}
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a2e:	bf00      	nop
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr

08000a38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a4a:	bf00      	nop
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a52:	4770      	bx	lr

08000a54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a58:	f000 f8a4 	bl	8000ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}

08000a60 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8000a64:	4802      	ldr	r0, [pc, #8]	; (8000a70 <CAN1_RX0_IRQHandler+0x10>)
 8000a66:	f000 fd14 	bl	8001492 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8000a6a:	bf00      	nop
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000118 	.word	0x20000118

08000a74 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000a78:	4802      	ldr	r0, [pc, #8]	; (8000a84 <OTG_FS_IRQHandler+0x10>)
 8000a7a:	f001 fb6a 	bl	8002152 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	20001690 	.word	0x20001690

08000a88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a8c:	4b06      	ldr	r3, [pc, #24]	; (8000aa8 <SystemInit+0x20>)
 8000a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a92:	4a05      	ldr	r2, [pc, #20]	; (8000aa8 <SystemInit+0x20>)
 8000a94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a9c:	bf00      	nop
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	e000ed00 	.word	0xe000ed00

08000aac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000aac:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ae4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ab0:	480d      	ldr	r0, [pc, #52]	; (8000ae8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000ab2:	490e      	ldr	r1, [pc, #56]	; (8000aec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ab4:	4a0e      	ldr	r2, [pc, #56]	; (8000af0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ab6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ab8:	e002      	b.n	8000ac0 <LoopCopyDataInit>

08000aba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000abc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000abe:	3304      	adds	r3, #4

08000ac0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ac2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac4:	d3f9      	bcc.n	8000aba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ac6:	4a0b      	ldr	r2, [pc, #44]	; (8000af4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000ac8:	4c0b      	ldr	r4, [pc, #44]	; (8000af8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000aca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000acc:	e001      	b.n	8000ad2 <LoopFillZerobss>

08000ace <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ace:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad0:	3204      	adds	r2, #4

08000ad2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ad2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad4:	d3fb      	bcc.n	8000ace <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ad6:	f7ff ffd7 	bl	8000a88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ada:	f007 fa05 	bl	8007ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ade:	f7ff fcf5 	bl	80004cc <main>
  bx  lr    
 8000ae2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ae4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aec:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8000af0:	08007fc8 	.word	0x08007fc8
  ldr r2, =_sbss
 8000af4:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8000af8:	20001dbc 	.word	0x20001dbc

08000afc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000afc:	e7fe      	b.n	8000afc <ADC_IRQHandler>
	...

08000b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b04:	4b0e      	ldr	r3, [pc, #56]	; (8000b40 <HAL_Init+0x40>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0d      	ldr	r2, [pc, #52]	; (8000b40 <HAL_Init+0x40>)
 8000b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b10:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <HAL_Init+0x40>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <HAL_Init+0x40>)
 8000b16:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b1c:	4b08      	ldr	r3, [pc, #32]	; (8000b40 <HAL_Init+0x40>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	4a07      	ldr	r2, [pc, #28]	; (8000b40 <HAL_Init+0x40>)
 8000b22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b28:	2003      	movs	r0, #3
 8000b2a:	f000 ffb1 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b2e:	200f      	movs	r0, #15
 8000b30:	f000 f808 	bl	8000b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b34:	f7ff fee0 	bl	80008f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b38:	2300      	movs	r3, #0
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40023c00 	.word	0x40023c00

08000b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b4c:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <HAL_InitTick+0x54>)
 8000b4e:	681a      	ldr	r2, [r3, #0]
 8000b50:	4b12      	ldr	r3, [pc, #72]	; (8000b9c <HAL_InitTick+0x58>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	4619      	mov	r1, r3
 8000b56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b62:	4618      	mov	r0, r3
 8000b64:	f000 ffc9 	bl	8001afa <HAL_SYSTICK_Config>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e00e      	b.n	8000b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2b0f      	cmp	r3, #15
 8000b76:	d80a      	bhi.n	8000b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	6879      	ldr	r1, [r7, #4]
 8000b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b80:	f000 ff91 	bl	8001aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b84:	4a06      	ldr	r2, [pc, #24]	; (8000ba0 <HAL_InitTick+0x5c>)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	e000      	b.n	8000b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b8e:	2301      	movs	r3, #1
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3708      	adds	r7, #8
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	20000008 	.word	0x20000008
 8000ba0:	20000004 	.word	0x20000004

08000ba4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <HAL_IncTick+0x20>)
 8000baa:	781b      	ldrb	r3, [r3, #0]
 8000bac:	461a      	mov	r2, r3
 8000bae:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <HAL_IncTick+0x24>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4413      	add	r3, r2
 8000bb4:	4a04      	ldr	r2, [pc, #16]	; (8000bc8 <HAL_IncTick+0x24>)
 8000bb6:	6013      	str	r3, [r2, #0]
}
 8000bb8:	bf00      	nop
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	20000008 	.word	0x20000008
 8000bc8:	200001ac 	.word	0x200001ac

08000bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd0:	4b03      	ldr	r3, [pc, #12]	; (8000be0 <HAL_GetTick+0x14>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	200001ac 	.word	0x200001ac

08000be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b084      	sub	sp, #16
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bec:	f7ff ffee 	bl	8000bcc <HAL_GetTick>
 8000bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bfc:	d005      	beq.n	8000c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bfe:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <HAL_Delay+0x44>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	461a      	mov	r2, r3
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4413      	add	r3, r2
 8000c08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c0a:	bf00      	nop
 8000c0c:	f7ff ffde 	bl	8000bcc <HAL_GetTick>
 8000c10:	4602      	mov	r2, r0
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	68fa      	ldr	r2, [r7, #12]
 8000c18:	429a      	cmp	r2, r3
 8000c1a:	d8f7      	bhi.n	8000c0c <HAL_Delay+0x28>
  {
  }
}
 8000c1c:	bf00      	nop
 8000c1e:	bf00      	nop
 8000c20:	3710      	adds	r7, #16
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	20000008 	.word	0x20000008

08000c2c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d101      	bne.n	8000c3e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e0ed      	b.n	8000e1a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d102      	bne.n	8000c50 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c4a:	6878      	ldr	r0, [r7, #4]
 8000c4c:	f7ff fe7c 	bl	8000948 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	681a      	ldr	r2, [r3, #0]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f042 0201 	orr.w	r2, r2, #1
 8000c5e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c60:	f7ff ffb4 	bl	8000bcc <HAL_GetTick>
 8000c64:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c66:	e012      	b.n	8000c8e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c68:	f7ff ffb0 	bl	8000bcc <HAL_GetTick>
 8000c6c:	4602      	mov	r2, r0
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	2b0a      	cmp	r3, #10
 8000c74:	d90b      	bls.n	8000c8e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c7a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2205      	movs	r2, #5
 8000c86:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e0c5      	b.n	8000e1a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f003 0301 	and.w	r3, r3, #1
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d0e5      	beq.n	8000c68 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f022 0202 	bic.w	r2, r2, #2
 8000caa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cac:	f7ff ff8e 	bl	8000bcc <HAL_GetTick>
 8000cb0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cb2:	e012      	b.n	8000cda <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cb4:	f7ff ff8a 	bl	8000bcc <HAL_GetTick>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	2b0a      	cmp	r3, #10
 8000cc0:	d90b      	bls.n	8000cda <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cc6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2205      	movs	r2, #5
 8000cd2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e09f      	b.n	8000e1a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	685b      	ldr	r3, [r3, #4]
 8000ce0:	f003 0302 	and.w	r3, r3, #2
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d1e5      	bne.n	8000cb4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	7e1b      	ldrb	r3, [r3, #24]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d108      	bne.n	8000d02 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	681a      	ldr	r2, [r3, #0]
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000cfe:	601a      	str	r2, [r3, #0]
 8000d00:	e007      	b.n	8000d12 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	681a      	ldr	r2, [r3, #0]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d10:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	7e5b      	ldrb	r3, [r3, #25]
 8000d16:	2b01      	cmp	r3, #1
 8000d18:	d108      	bne.n	8000d2c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	681a      	ldr	r2, [r3, #0]
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	e007      	b.n	8000d3c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	681a      	ldr	r2, [r3, #0]
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000d3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	7e9b      	ldrb	r3, [r3, #26]
 8000d40:	2b01      	cmp	r3, #1
 8000d42:	d108      	bne.n	8000d56 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	681a      	ldr	r2, [r3, #0]
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	f042 0220 	orr.w	r2, r2, #32
 8000d52:	601a      	str	r2, [r3, #0]
 8000d54:	e007      	b.n	8000d66 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	f022 0220 	bic.w	r2, r2, #32
 8000d64:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	7edb      	ldrb	r3, [r3, #27]
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d108      	bne.n	8000d80 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f022 0210 	bic.w	r2, r2, #16
 8000d7c:	601a      	str	r2, [r3, #0]
 8000d7e:	e007      	b.n	8000d90 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f042 0210 	orr.w	r2, r2, #16
 8000d8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	7f1b      	ldrb	r3, [r3, #28]
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	d108      	bne.n	8000daa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	681a      	ldr	r2, [r3, #0]
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f042 0208 	orr.w	r2, r2, #8
 8000da6:	601a      	str	r2, [r3, #0]
 8000da8:	e007      	b.n	8000dba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f022 0208 	bic.w	r2, r2, #8
 8000db8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	7f5b      	ldrb	r3, [r3, #29]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d108      	bne.n	8000dd4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f042 0204 	orr.w	r2, r2, #4
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	e007      	b.n	8000de4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f022 0204 	bic.w	r2, r2, #4
 8000de2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	689a      	ldr	r2, [r3, #8]
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	431a      	orrs	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	691b      	ldr	r3, [r3, #16]
 8000df2:	431a      	orrs	r2, r3
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	695b      	ldr	r3, [r3, #20]
 8000df8:	ea42 0103 	orr.w	r1, r2, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	1e5a      	subs	r2, r3, #1
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	430a      	orrs	r2, r1
 8000e08:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2201      	movs	r2, #1
 8000e14:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3710      	adds	r7, #16
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
	...

08000e24 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b087      	sub	sp, #28
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e3a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e3c:	7cfb      	ldrb	r3, [r7, #19]
 8000e3e:	2b01      	cmp	r3, #1
 8000e40:	d003      	beq.n	8000e4a <HAL_CAN_ConfigFilter+0x26>
 8000e42:	7cfb      	ldrb	r3, [r7, #19]
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	f040 80be 	bne.w	8000fc6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8000e4a:	4b65      	ldr	r3, [pc, #404]	; (8000fe0 <HAL_CAN_ConfigFilter+0x1bc>)
 8000e4c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000e54:	f043 0201 	orr.w	r2, r3, #1
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000e64:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000e6e:	697b      	ldr	r3, [r7, #20]
 8000e70:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e78:	021b      	lsls	r3, r3, #8
 8000e7a:	431a      	orrs	r2, r3
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	695b      	ldr	r3, [r3, #20]
 8000e86:	f003 031f 	and.w	r3, r3, #31
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e90:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	43db      	mvns	r3, r3
 8000e9c:	401a      	ands	r2, r3
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	69db      	ldr	r3, [r3, #28]
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d123      	bne.n	8000ef4 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	401a      	ands	r2, r3
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	685b      	ldr	r3, [r3, #4]
 8000ec8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000eca:	683a      	ldr	r2, [r7, #0]
 8000ecc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000ece:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	3248      	adds	r2, #72	; 0x48
 8000ed4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000ee8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000eea:	6979      	ldr	r1, [r7, #20]
 8000eec:	3348      	adds	r3, #72	; 0x48
 8000eee:	00db      	lsls	r3, r3, #3
 8000ef0:	440b      	add	r3, r1
 8000ef2:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	69db      	ldr	r3, [r3, #28]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d122      	bne.n	8000f42 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	431a      	orrs	r2, r3
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f18:	683a      	ldr	r2, [r7, #0]
 8000f1a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f1c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	3248      	adds	r2, #72	; 0x48
 8000f22:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	68db      	ldr	r3, [r3, #12]
 8000f30:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f32:	683b      	ldr	r3, [r7, #0]
 8000f34:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f36:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f38:	6979      	ldr	r1, [r7, #20]
 8000f3a:	3348      	adds	r3, #72	; 0x48
 8000f3c:	00db      	lsls	r3, r3, #3
 8000f3e:	440b      	add	r3, r1
 8000f40:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d109      	bne.n	8000f5e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	43db      	mvns	r3, r3
 8000f54:	401a      	ands	r2, r3
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000f5c:	e007      	b.n	8000f6e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	431a      	orrs	r2, r3
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	691b      	ldr	r3, [r3, #16]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d109      	bne.n	8000f8a <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	43db      	mvns	r3, r3
 8000f80:	401a      	ands	r2, r3
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000f88:	e007      	b.n	8000f9a <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	431a      	orrs	r2, r3
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	6a1b      	ldr	r3, [r3, #32]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d107      	bne.n	8000fb2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	431a      	orrs	r2, r3
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000fb8:	f023 0201 	bic.w	r2, r3, #1
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	e006      	b.n	8000fd4 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fca:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000fd2:	2301      	movs	r3, #1
  }
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	371c      	adds	r7, #28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr
 8000fe0:	40006400 	.word	0x40006400

08000fe4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ff2:	b2db      	uxtb	r3, r3
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d12e      	bne.n	8001056 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2202      	movs	r2, #2
 8000ffc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f022 0201 	bic.w	r2, r2, #1
 800100e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001010:	f7ff fddc 	bl	8000bcc <HAL_GetTick>
 8001014:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001016:	e012      	b.n	800103e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001018:	f7ff fdd8 	bl	8000bcc <HAL_GetTick>
 800101c:	4602      	mov	r2, r0
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	1ad3      	subs	r3, r2, r3
 8001022:	2b0a      	cmp	r3, #10
 8001024:	d90b      	bls.n	800103e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800102a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2205      	movs	r2, #5
 8001036:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e012      	b.n	8001064 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	2b00      	cmp	r3, #0
 800104a:	d1e5      	bne.n	8001018 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2200      	movs	r2, #0
 8001050:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001052:	2300      	movs	r3, #0
 8001054:	e006      	b.n	8001064 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800105a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
  }
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800106c:	b480      	push	{r7}
 800106e:	b089      	sub	sp, #36	; 0x24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
 8001078:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001080:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	689b      	ldr	r3, [r3, #8]
 8001088:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800108a:	7ffb      	ldrb	r3, [r7, #31]
 800108c:	2b01      	cmp	r3, #1
 800108e:	d003      	beq.n	8001098 <HAL_CAN_AddTxMessage+0x2c>
 8001090:	7ffb      	ldrb	r3, [r7, #31]
 8001092:	2b02      	cmp	r3, #2
 8001094:	f040 80b8 	bne.w	8001208 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d10a      	bne.n	80010b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80010a2:	69bb      	ldr	r3, [r7, #24]
 80010a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d105      	bne.n	80010b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80010ac:	69bb      	ldr	r3, [r7, #24]
 80010ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f000 80a0 	beq.w	80011f8 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	0e1b      	lsrs	r3, r3, #24
 80010bc:	f003 0303 	and.w	r3, r3, #3
 80010c0:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d907      	bls.n	80010d8 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010cc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e09e      	b.n	8001216 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80010d8:	2201      	movs	r2, #1
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	409a      	lsls	r2, r3
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d10d      	bne.n	8001106 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80010f4:	68f9      	ldr	r1, [r7, #12]
 80010f6:	6809      	ldr	r1, [r1, #0]
 80010f8:	431a      	orrs	r2, r3
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	3318      	adds	r3, #24
 80010fe:	011b      	lsls	r3, r3, #4
 8001100:	440b      	add	r3, r1
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	e00f      	b.n	8001126 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001110:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001116:	68f9      	ldr	r1, [r7, #12]
 8001118:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800111a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	3318      	adds	r3, #24
 8001120:	011b      	lsls	r3, r3, #4
 8001122:	440b      	add	r3, r1
 8001124:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	6819      	ldr	r1, [r3, #0]
 800112a:	68bb      	ldr	r3, [r7, #8]
 800112c:	691a      	ldr	r2, [r3, #16]
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	3318      	adds	r3, #24
 8001132:	011b      	lsls	r3, r3, #4
 8001134:	440b      	add	r3, r1
 8001136:	3304      	adds	r3, #4
 8001138:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	7d1b      	ldrb	r3, [r3, #20]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d111      	bne.n	8001166 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	3318      	adds	r3, #24
 800114a:	011b      	lsls	r3, r3, #4
 800114c:	4413      	add	r3, r2
 800114e:	3304      	adds	r3, #4
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	6811      	ldr	r1, [r2, #0]
 8001156:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	3318      	adds	r3, #24
 800115e:	011b      	lsls	r3, r3, #4
 8001160:	440b      	add	r3, r1
 8001162:	3304      	adds	r3, #4
 8001164:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	3307      	adds	r3, #7
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	061a      	lsls	r2, r3, #24
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	3306      	adds	r3, #6
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	041b      	lsls	r3, r3, #16
 8001176:	431a      	orrs	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	3305      	adds	r3, #5
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	4313      	orrs	r3, r2
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	3204      	adds	r2, #4
 8001186:	7812      	ldrb	r2, [r2, #0]
 8001188:	4610      	mov	r0, r2
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	6811      	ldr	r1, [r2, #0]
 800118e:	ea43 0200 	orr.w	r2, r3, r0
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	011b      	lsls	r3, r3, #4
 8001196:	440b      	add	r3, r1
 8001198:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800119c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3303      	adds	r3, #3
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	061a      	lsls	r2, r3, #24
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	3302      	adds	r3, #2
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	041b      	lsls	r3, r3, #16
 80011ae:	431a      	orrs	r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3301      	adds	r3, #1
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	021b      	lsls	r3, r3, #8
 80011b8:	4313      	orrs	r3, r2
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	7812      	ldrb	r2, [r2, #0]
 80011be:	4610      	mov	r0, r2
 80011c0:	68fa      	ldr	r2, [r7, #12]
 80011c2:	6811      	ldr	r1, [r2, #0]
 80011c4:	ea43 0200 	orr.w	r2, r3, r0
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	011b      	lsls	r3, r3, #4
 80011cc:	440b      	add	r3, r1
 80011ce:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80011d2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	697b      	ldr	r3, [r7, #20]
 80011da:	3318      	adds	r3, #24
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	4413      	add	r3, r2
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	68fa      	ldr	r2, [r7, #12]
 80011e4:	6811      	ldr	r1, [r2, #0]
 80011e6:	f043 0201 	orr.w	r2, r3, #1
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	3318      	adds	r3, #24
 80011ee:	011b      	lsls	r3, r3, #4
 80011f0:	440b      	add	r3, r1
 80011f2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80011f4:	2300      	movs	r3, #0
 80011f6:	e00e      	b.n	8001216 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e006      	b.n	8001216 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800120c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
  }
}
 8001216:	4618      	mov	r0, r3
 8001218:	3724      	adds	r7, #36	; 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001222:	b480      	push	{r7}
 8001224:	b087      	sub	sp, #28
 8001226:	af00      	add	r7, sp, #0
 8001228:	60f8      	str	r0, [r7, #12]
 800122a:	60b9      	str	r1, [r7, #8]
 800122c:	607a      	str	r2, [r7, #4]
 800122e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001236:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001238:	7dfb      	ldrb	r3, [r7, #23]
 800123a:	2b01      	cmp	r3, #1
 800123c:	d003      	beq.n	8001246 <HAL_CAN_GetRxMessage+0x24>
 800123e:	7dfb      	ldrb	r3, [r7, #23]
 8001240:	2b02      	cmp	r3, #2
 8001242:	f040 80f3 	bne.w	800142c <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d10e      	bne.n	800126a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	68db      	ldr	r3, [r3, #12]
 8001252:	f003 0303 	and.w	r3, r3, #3
 8001256:	2b00      	cmp	r3, #0
 8001258:	d116      	bne.n	8001288 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e0e7      	b.n	800143a <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	691b      	ldr	r3, [r3, #16]
 8001270:	f003 0303 	and.w	r3, r3, #3
 8001274:	2b00      	cmp	r3, #0
 8001276:	d107      	bne.n	8001288 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001284:	2301      	movs	r3, #1
 8001286:	e0d8      	b.n	800143a <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	331b      	adds	r3, #27
 8001290:	011b      	lsls	r3, r3, #4
 8001292:	4413      	add	r3, r2
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0204 	and.w	r2, r3, #4
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d10c      	bne.n	80012c0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	331b      	adds	r3, #27
 80012ae:	011b      	lsls	r3, r3, #4
 80012b0:	4413      	add	r3, r2
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	0d5b      	lsrs	r3, r3, #21
 80012b6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	e00b      	b.n	80012d8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681a      	ldr	r2, [r3, #0]
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	331b      	adds	r3, #27
 80012c8:	011b      	lsls	r3, r3, #4
 80012ca:	4413      	add	r3, r2
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	08db      	lsrs	r3, r3, #3
 80012d0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	681a      	ldr	r2, [r3, #0]
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	331b      	adds	r3, #27
 80012e0:	011b      	lsls	r3, r3, #4
 80012e2:	4413      	add	r3, r2
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0202 	and.w	r2, r3, #2
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	331b      	adds	r3, #27
 80012f6:	011b      	lsls	r3, r3, #4
 80012f8:	4413      	add	r3, r2
 80012fa:	3304      	adds	r3, #4
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 020f 	and.w	r2, r3, #15
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	68bb      	ldr	r3, [r7, #8]
 800130c:	331b      	adds	r3, #27
 800130e:	011b      	lsls	r3, r3, #4
 8001310:	4413      	add	r3, r2
 8001312:	3304      	adds	r3, #4
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	0a1b      	lsrs	r3, r3, #8
 8001318:	b2da      	uxtb	r2, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	331b      	adds	r3, #27
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	4413      	add	r3, r2
 800132a:	3304      	adds	r3, #4
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	0c1b      	lsrs	r3, r3, #16
 8001330:	b29a      	uxth	r2, r3
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	011b      	lsls	r3, r3, #4
 800133e:	4413      	add	r3, r2
 8001340:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	b2da      	uxtb	r2, r3
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681a      	ldr	r2, [r3, #0]
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	011b      	lsls	r3, r3, #4
 8001354:	4413      	add	r3, r2
 8001356:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	0a1a      	lsrs	r2, r3, #8
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	3301      	adds	r3, #1
 8001362:	b2d2      	uxtb	r2, r2
 8001364:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	68bb      	ldr	r3, [r7, #8]
 800136c:	011b      	lsls	r3, r3, #4
 800136e:	4413      	add	r3, r2
 8001370:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0c1a      	lsrs	r2, r3, #16
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	3302      	adds	r3, #2
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681a      	ldr	r2, [r3, #0]
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	011b      	lsls	r3, r3, #4
 8001388:	4413      	add	r3, r2
 800138a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	0e1a      	lsrs	r2, r3, #24
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	3303      	adds	r3, #3
 8001396:	b2d2      	uxtb	r2, r2
 8001398:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	011b      	lsls	r3, r3, #4
 80013a2:	4413      	add	r3, r2
 80013a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80013a8:	681a      	ldr	r2, [r3, #0]
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	3304      	adds	r3, #4
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	4413      	add	r3, r2
 80013bc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	0a1a      	lsrs	r2, r3, #8
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	3305      	adds	r3, #5
 80013c8:	b2d2      	uxtb	r2, r2
 80013ca:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	011b      	lsls	r3, r3, #4
 80013d4:	4413      	add	r3, r2
 80013d6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	0c1a      	lsrs	r2, r3, #16
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	3306      	adds	r3, #6
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681a      	ldr	r2, [r3, #0]
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	011b      	lsls	r3, r3, #4
 80013ee:	4413      	add	r3, r2
 80013f0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	0e1a      	lsrs	r2, r3, #24
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	3307      	adds	r3, #7
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d108      	bne.n	8001418 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	68da      	ldr	r2, [r3, #12]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f042 0220 	orr.w	r2, r2, #32
 8001414:	60da      	str	r2, [r3, #12]
 8001416:	e007      	b.n	8001428 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	691a      	ldr	r2, [r3, #16]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f042 0220 	orr.w	r2, r2, #32
 8001426:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001428:	2300      	movs	r3, #0
 800142a:	e006      	b.n	800143a <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001430:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
  }
}
 800143a:	4618      	mov	r0, r3
 800143c:	371c      	adds	r7, #28
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr

08001446 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001446:	b480      	push	{r7}
 8001448:	b085      	sub	sp, #20
 800144a:	af00      	add	r7, sp, #0
 800144c:	6078      	str	r0, [r7, #4]
 800144e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001456:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d002      	beq.n	8001464 <HAL_CAN_ActivateNotification+0x1e>
 800145e:	7bfb      	ldrb	r3, [r7, #15]
 8001460:	2b02      	cmp	r3, #2
 8001462:	d109      	bne.n	8001478 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	6959      	ldr	r1, [r3, #20]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	683a      	ldr	r2, [r7, #0]
 8001470:	430a      	orrs	r2, r1
 8001472:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001474:	2300      	movs	r3, #0
 8001476:	e006      	b.n	8001486 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
  }
}
 8001486:	4618      	mov	r0, r3
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr

08001492 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001492:	b580      	push	{r7, lr}
 8001494:	b08a      	sub	sp, #40	; 0x28
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800149a:	2300      	movs	r3, #0
 800149c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	691b      	ldr	r3, [r3, #16]
 80014c4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80014ce:	6a3b      	ldr	r3, [r7, #32]
 80014d0:	f003 0301 	and.w	r3, r3, #1
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d07c      	beq.n	80015d2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80014d8:	69bb      	ldr	r3, [r7, #24]
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d023      	beq.n	800152a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2201      	movs	r2, #1
 80014e8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80014ea:	69bb      	ldr	r3, [r7, #24]
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d003      	beq.n	80014fc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f000 f983 	bl	8001800 <HAL_CAN_TxMailbox0CompleteCallback>
 80014fa:	e016      	b.n	800152a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	f003 0304 	and.w	r3, r3, #4
 8001502:	2b00      	cmp	r3, #0
 8001504:	d004      	beq.n	8001510 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001508:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800150c:	627b      	str	r3, [r7, #36]	; 0x24
 800150e:	e00c      	b.n	800152a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001510:	69bb      	ldr	r3, [r7, #24]
 8001512:	f003 0308 	and.w	r3, r3, #8
 8001516:	2b00      	cmp	r3, #0
 8001518:	d004      	beq.n	8001524 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800151a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001520:	627b      	str	r3, [r7, #36]	; 0x24
 8001522:	e002      	b.n	800152a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f000 f989 	bl	800183c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001530:	2b00      	cmp	r3, #0
 8001532:	d024      	beq.n	800157e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f44f 7280 	mov.w	r2, #256	; 0x100
 800153c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001544:	2b00      	cmp	r3, #0
 8001546:	d003      	beq.n	8001550 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f000 f963 	bl	8001814 <HAL_CAN_TxMailbox1CompleteCallback>
 800154e:	e016      	b.n	800157e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001550:	69bb      	ldr	r3, [r7, #24]
 8001552:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001556:	2b00      	cmp	r3, #0
 8001558:	d004      	beq.n	8001564 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800155a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001560:	627b      	str	r3, [r7, #36]	; 0x24
 8001562:	e00c      	b.n	800157e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800156a:	2b00      	cmp	r3, #0
 800156c:	d004      	beq.n	8001578 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800156e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001570:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
 8001576:	e002      	b.n	800157e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f000 f969 	bl	8001850 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d024      	beq.n	80015d2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001590:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d003      	beq.n	80015a4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f000 f943 	bl	8001828 <HAL_CAN_TxMailbox2CompleteCallback>
 80015a2:	e016      	b.n	80015d2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80015a4:	69bb      	ldr	r3, [r7, #24]
 80015a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d004      	beq.n	80015b8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80015ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
 80015b6:	e00c      	b.n	80015d2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d004      	beq.n	80015cc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80015c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
 80015ca:	e002      	b.n	80015d2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f000 f949 	bl	8001864 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	f003 0308 	and.w	r3, r3, #8
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d00c      	beq.n	80015f6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	f003 0310 	and.w	r3, r3, #16
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d007      	beq.n	80015f6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80015e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80015ec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2210      	movs	r2, #16
 80015f4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80015f6:	6a3b      	ldr	r3, [r7, #32]
 80015f8:	f003 0304 	and.w	r3, r3, #4
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d00b      	beq.n	8001618 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	f003 0308 	and.w	r3, r3, #8
 8001606:	2b00      	cmp	r3, #0
 8001608:	d006      	beq.n	8001618 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2208      	movs	r2, #8
 8001610:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f000 f930 	bl	8001878 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001618:	6a3b      	ldr	r3, [r7, #32]
 800161a:	f003 0302 	and.w	r3, r3, #2
 800161e:	2b00      	cmp	r3, #0
 8001620:	d009      	beq.n	8001636 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	f003 0303 	and.w	r3, r3, #3
 800162c:	2b00      	cmp	r3, #0
 800162e:	d002      	beq.n	8001636 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7ff f803 	bl	800063c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800163c:	2b00      	cmp	r3, #0
 800163e:	d00c      	beq.n	800165a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	f003 0310 	and.w	r3, r3, #16
 8001646:	2b00      	cmp	r3, #0
 8001648:	d007      	beq.n	800165a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800164a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800164c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001650:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2210      	movs	r2, #16
 8001658:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800165a:	6a3b      	ldr	r3, [r7, #32]
 800165c:	f003 0320 	and.w	r3, r3, #32
 8001660:	2b00      	cmp	r3, #0
 8001662:	d00b      	beq.n	800167c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	f003 0308 	and.w	r3, r3, #8
 800166a:	2b00      	cmp	r3, #0
 800166c:	d006      	beq.n	800167c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	2208      	movs	r2, #8
 8001674:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 f912 	bl	80018a0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800167c:	6a3b      	ldr	r3, [r7, #32]
 800167e:	f003 0310 	and.w	r3, r3, #16
 8001682:	2b00      	cmp	r3, #0
 8001684:	d009      	beq.n	800169a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	691b      	ldr	r3, [r3, #16]
 800168c:	f003 0303 	and.w	r3, r3, #3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d002      	beq.n	800169a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f8f9 	bl	800188c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800169a:	6a3b      	ldr	r3, [r7, #32]
 800169c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d00b      	beq.n	80016bc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	f003 0310 	and.w	r3, r3, #16
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d006      	beq.n	80016bc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2210      	movs	r2, #16
 80016b4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f000 f8fc 	bl	80018b4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d00b      	beq.n	80016de <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	f003 0308 	and.w	r3, r3, #8
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d006      	beq.n	80016de <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2208      	movs	r2, #8
 80016d6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f000 f8f5 	bl	80018c8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80016de:	6a3b      	ldr	r3, [r7, #32]
 80016e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d07b      	beq.n	80017e0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	f003 0304 	and.w	r3, r3, #4
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d072      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80016f2:	6a3b      	ldr	r3, [r7, #32]
 80016f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d008      	beq.n	800170e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800170e:	6a3b      	ldr	r3, [r7, #32]
 8001710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001714:	2b00      	cmp	r3, #0
 8001716:	d008      	beq.n	800172a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800171e:	2b00      	cmp	r3, #0
 8001720:	d003      	beq.n	800172a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001724:	f043 0302 	orr.w	r3, r3, #2
 8001728:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001730:	2b00      	cmp	r3, #0
 8001732:	d008      	beq.n	8001746 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800173e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001746:	6a3b      	ldr	r3, [r7, #32]
 8001748:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800174c:	2b00      	cmp	r3, #0
 800174e:	d043      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001756:	2b00      	cmp	r3, #0
 8001758:	d03e      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001760:	2b60      	cmp	r3, #96	; 0x60
 8001762:	d02b      	beq.n	80017bc <HAL_CAN_IRQHandler+0x32a>
 8001764:	2b60      	cmp	r3, #96	; 0x60
 8001766:	d82e      	bhi.n	80017c6 <HAL_CAN_IRQHandler+0x334>
 8001768:	2b50      	cmp	r3, #80	; 0x50
 800176a:	d022      	beq.n	80017b2 <HAL_CAN_IRQHandler+0x320>
 800176c:	2b50      	cmp	r3, #80	; 0x50
 800176e:	d82a      	bhi.n	80017c6 <HAL_CAN_IRQHandler+0x334>
 8001770:	2b40      	cmp	r3, #64	; 0x40
 8001772:	d019      	beq.n	80017a8 <HAL_CAN_IRQHandler+0x316>
 8001774:	2b40      	cmp	r3, #64	; 0x40
 8001776:	d826      	bhi.n	80017c6 <HAL_CAN_IRQHandler+0x334>
 8001778:	2b30      	cmp	r3, #48	; 0x30
 800177a:	d010      	beq.n	800179e <HAL_CAN_IRQHandler+0x30c>
 800177c:	2b30      	cmp	r3, #48	; 0x30
 800177e:	d822      	bhi.n	80017c6 <HAL_CAN_IRQHandler+0x334>
 8001780:	2b10      	cmp	r3, #16
 8001782:	d002      	beq.n	800178a <HAL_CAN_IRQHandler+0x2f8>
 8001784:	2b20      	cmp	r3, #32
 8001786:	d005      	beq.n	8001794 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001788:	e01d      	b.n	80017c6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800178a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178c:	f043 0308 	orr.w	r3, r3, #8
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001792:	e019      	b.n	80017c8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001796:	f043 0310 	orr.w	r3, r3, #16
 800179a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800179c:	e014      	b.n	80017c8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800179e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a0:	f043 0320 	orr.w	r3, r3, #32
 80017a4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80017a6:	e00f      	b.n	80017c8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80017a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017ae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80017b0:	e00a      	b.n	80017c8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80017b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80017ba:	e005      	b.n	80017c8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80017bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017c2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80017c4:	e000      	b.n	80017c8 <HAL_CAN_IRQHandler+0x336>
            break;
 80017c6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	699a      	ldr	r2, [r3, #24]
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80017d6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2204      	movs	r2, #4
 80017de:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80017e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d008      	beq.n	80017f8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ec:	431a      	orrs	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f872 	bl	80018dc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80017f8:	bf00      	nop
 80017fa:	3728      	adds	r7, #40	; 0x28
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001808:	bf00      	nop
 800180a:	370c      	adds	r7, #12
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001826:	4770      	bx	lr

08001828 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001830:	bf00      	nop
 8001832:	370c      	adds	r7, #12
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001850:	b480      	push	{r7}
 8001852:	b083      	sub	sp, #12
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr

08001878 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001880:	bf00      	nop
 8001882:	370c      	adds	r7, #12
 8001884:	46bd      	mov	sp, r7
 8001886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188a:	4770      	bx	lr

0800188c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80018e4:	bf00      	nop
 80018e6:	370c      	adds	r7, #12
 80018e8:	46bd      	mov	sp, r7
 80018ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ee:	4770      	bx	lr

080018f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	f003 0307 	and.w	r3, r3, #7
 80018fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <__NVIC_SetPriorityGrouping+0x44>)
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001906:	68ba      	ldr	r2, [r7, #8]
 8001908:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800190c:	4013      	ands	r3, r2
 800190e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001918:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800191c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001920:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001922:	4a04      	ldr	r2, [pc, #16]	; (8001934 <__NVIC_SetPriorityGrouping+0x44>)
 8001924:	68bb      	ldr	r3, [r7, #8]
 8001926:	60d3      	str	r3, [r2, #12]
}
 8001928:	bf00      	nop
 800192a:	3714      	adds	r7, #20
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	e000ed00 	.word	0xe000ed00

08001938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800193c:	4b04      	ldr	r3, [pc, #16]	; (8001950 <__NVIC_GetPriorityGrouping+0x18>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	0a1b      	lsrs	r3, r3, #8
 8001942:	f003 0307 	and.w	r3, r3, #7
}
 8001946:	4618      	mov	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000ed00 	.word	0xe000ed00

08001954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	4603      	mov	r3, r0
 800195c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	2b00      	cmp	r3, #0
 8001964:	db0b      	blt.n	800197e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001966:	79fb      	ldrb	r3, [r7, #7]
 8001968:	f003 021f 	and.w	r2, r3, #31
 800196c:	4907      	ldr	r1, [pc, #28]	; (800198c <__NVIC_EnableIRQ+0x38>)
 800196e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001972:	095b      	lsrs	r3, r3, #5
 8001974:	2001      	movs	r0, #1
 8001976:	fa00 f202 	lsl.w	r2, r0, r2
 800197a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800197e:	bf00      	nop
 8001980:	370c      	adds	r7, #12
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop
 800198c:	e000e100 	.word	0xe000e100

08001990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	6039      	str	r1, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800199c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	db0a      	blt.n	80019ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	490c      	ldr	r1, [pc, #48]	; (80019dc <__NVIC_SetPriority+0x4c>)
 80019aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ae:	0112      	lsls	r2, r2, #4
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	440b      	add	r3, r1
 80019b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019b8:	e00a      	b.n	80019d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	b2da      	uxtb	r2, r3
 80019be:	4908      	ldr	r1, [pc, #32]	; (80019e0 <__NVIC_SetPriority+0x50>)
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	3b04      	subs	r3, #4
 80019c8:	0112      	lsls	r2, r2, #4
 80019ca:	b2d2      	uxtb	r2, r2
 80019cc:	440b      	add	r3, r1
 80019ce:	761a      	strb	r2, [r3, #24]
}
 80019d0:	bf00      	nop
 80019d2:	370c      	adds	r7, #12
 80019d4:	46bd      	mov	sp, r7
 80019d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019da:	4770      	bx	lr
 80019dc:	e000e100 	.word	0xe000e100
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b089      	sub	sp, #36	; 0x24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	60b9      	str	r1, [r7, #8]
 80019ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f1c3 0307 	rsb	r3, r3, #7
 80019fe:	2b04      	cmp	r3, #4
 8001a00:	bf28      	it	cs
 8001a02:	2304      	movcs	r3, #4
 8001a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	3304      	adds	r3, #4
 8001a0a:	2b06      	cmp	r3, #6
 8001a0c:	d902      	bls.n	8001a14 <NVIC_EncodePriority+0x30>
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	3b03      	subs	r3, #3
 8001a12:	e000      	b.n	8001a16 <NVIC_EncodePriority+0x32>
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	f04f 32ff 	mov.w	r2, #4294967295
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	43da      	mvns	r2, r3
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	401a      	ands	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa01 f303 	lsl.w	r3, r1, r3
 8001a36:	43d9      	mvns	r1, r3
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a3c:	4313      	orrs	r3, r2
         );
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3724      	adds	r7, #36	; 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
	...

08001a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a5c:	d301      	bcc.n	8001a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00f      	b.n	8001a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a62:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <SysTick_Config+0x40>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6a:	210f      	movs	r1, #15
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a70:	f7ff ff8e 	bl	8001990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a74:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <SysTick_Config+0x40>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7a:	4b04      	ldr	r3, [pc, #16]	; (8001a8c <SysTick_Config+0x40>)
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	e000e010 	.word	0xe000e010

08001a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff29 	bl	80018f0 <__NVIC_SetPriorityGrouping>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab8:	f7ff ff3e 	bl	8001938 <__NVIC_GetPriorityGrouping>
 8001abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7ff ff8e 	bl	80019e4 <NVIC_EncodePriority>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff5d 	bl	8001990 <__NVIC_SetPriority>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff ff31 	bl	8001954 <__NVIC_EnableIRQ>
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ffa2 	bl	8001a4c <SysTick_Config>
 8001b08:	4603      	mov	r3, r0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b089      	sub	sp, #36	; 0x24
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b22:	2300      	movs	r3, #0
 8001b24:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	61fb      	str	r3, [r7, #28]
 8001b2e:	e16b      	b.n	8001e08 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b30:	2201      	movs	r2, #1
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	4013      	ands	r3, r2
 8001b42:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	f040 815a 	bne.w	8001e02 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f003 0303 	and.w	r3, r3, #3
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d005      	beq.n	8001b66 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b62:	2b02      	cmp	r3, #2
 8001b64:	d130      	bne.n	8001bc8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	2203      	movs	r2, #3
 8001b72:	fa02 f303 	lsl.w	r3, r2, r3
 8001b76:	43db      	mvns	r3, r3
 8001b78:	69ba      	ldr	r2, [r7, #24]
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69ba      	ldr	r2, [r7, #24]
 8001b94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	091b      	lsrs	r3, r3, #4
 8001bb2:	f003 0201 	and.w	r2, r3, #1
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbc:	69ba      	ldr	r2, [r7, #24]
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	2b03      	cmp	r3, #3
 8001bd2:	d017      	beq.n	8001c04 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	2203      	movs	r2, #3
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	43db      	mvns	r3, r3
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4013      	ands	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	689a      	ldr	r2, [r3, #8]
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	69ba      	ldr	r2, [r7, #24]
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	f003 0303 	and.w	r3, r3, #3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d123      	bne.n	8001c58 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	08da      	lsrs	r2, r3, #3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3208      	adds	r2, #8
 8001c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	f003 0307 	and.w	r3, r3, #7
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	220f      	movs	r2, #15
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4013      	ands	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	691a      	ldr	r2, [r3, #16]
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f003 0307 	and.w	r3, r3, #7
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	fa02 f303 	lsl.w	r3, r2, r3
 8001c44:	69ba      	ldr	r2, [r7, #24]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	08da      	lsrs	r2, r3, #3
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	3208      	adds	r2, #8
 8001c52:	69b9      	ldr	r1, [r7, #24]
 8001c54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	2203      	movs	r2, #3
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	69ba      	ldr	r2, [r7, #24]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	685b      	ldr	r3, [r3, #4]
 8001c74:	f003 0203 	and.w	r2, r3, #3
 8001c78:	69fb      	ldr	r3, [r7, #28]
 8001c7a:	005b      	lsls	r3, r3, #1
 8001c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	69ba      	ldr	r2, [r7, #24]
 8001c8a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f000 80b4 	beq.w	8001e02 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	60fb      	str	r3, [r7, #12]
 8001c9e:	4b60      	ldr	r3, [pc, #384]	; (8001e20 <HAL_GPIO_Init+0x30c>)
 8001ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca2:	4a5f      	ldr	r2, [pc, #380]	; (8001e20 <HAL_GPIO_Init+0x30c>)
 8001ca4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ca8:	6453      	str	r3, [r2, #68]	; 0x44
 8001caa:	4b5d      	ldr	r3, [pc, #372]	; (8001e20 <HAL_GPIO_Init+0x30c>)
 8001cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cb2:	60fb      	str	r3, [r7, #12]
 8001cb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cb6:	4a5b      	ldr	r2, [pc, #364]	; (8001e24 <HAL_GPIO_Init+0x310>)
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	089b      	lsrs	r3, r3, #2
 8001cbc:	3302      	adds	r3, #2
 8001cbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001cc4:	69fb      	ldr	r3, [r7, #28]
 8001cc6:	f003 0303 	and.w	r3, r3, #3
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	220f      	movs	r2, #15
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4a52      	ldr	r2, [pc, #328]	; (8001e28 <HAL_GPIO_Init+0x314>)
 8001cde:	4293      	cmp	r3, r2
 8001ce0:	d02b      	beq.n	8001d3a <HAL_GPIO_Init+0x226>
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4a51      	ldr	r2, [pc, #324]	; (8001e2c <HAL_GPIO_Init+0x318>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d025      	beq.n	8001d36 <HAL_GPIO_Init+0x222>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a50      	ldr	r2, [pc, #320]	; (8001e30 <HAL_GPIO_Init+0x31c>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d01f      	beq.n	8001d32 <HAL_GPIO_Init+0x21e>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a4f      	ldr	r2, [pc, #316]	; (8001e34 <HAL_GPIO_Init+0x320>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d019      	beq.n	8001d2e <HAL_GPIO_Init+0x21a>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a4e      	ldr	r2, [pc, #312]	; (8001e38 <HAL_GPIO_Init+0x324>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d013      	beq.n	8001d2a <HAL_GPIO_Init+0x216>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a4d      	ldr	r2, [pc, #308]	; (8001e3c <HAL_GPIO_Init+0x328>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d00d      	beq.n	8001d26 <HAL_GPIO_Init+0x212>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a4c      	ldr	r2, [pc, #304]	; (8001e40 <HAL_GPIO_Init+0x32c>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d007      	beq.n	8001d22 <HAL_GPIO_Init+0x20e>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a4b      	ldr	r2, [pc, #300]	; (8001e44 <HAL_GPIO_Init+0x330>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d101      	bne.n	8001d1e <HAL_GPIO_Init+0x20a>
 8001d1a:	2307      	movs	r3, #7
 8001d1c:	e00e      	b.n	8001d3c <HAL_GPIO_Init+0x228>
 8001d1e:	2308      	movs	r3, #8
 8001d20:	e00c      	b.n	8001d3c <HAL_GPIO_Init+0x228>
 8001d22:	2306      	movs	r3, #6
 8001d24:	e00a      	b.n	8001d3c <HAL_GPIO_Init+0x228>
 8001d26:	2305      	movs	r3, #5
 8001d28:	e008      	b.n	8001d3c <HAL_GPIO_Init+0x228>
 8001d2a:	2304      	movs	r3, #4
 8001d2c:	e006      	b.n	8001d3c <HAL_GPIO_Init+0x228>
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e004      	b.n	8001d3c <HAL_GPIO_Init+0x228>
 8001d32:	2302      	movs	r3, #2
 8001d34:	e002      	b.n	8001d3c <HAL_GPIO_Init+0x228>
 8001d36:	2301      	movs	r3, #1
 8001d38:	e000      	b.n	8001d3c <HAL_GPIO_Init+0x228>
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	69fa      	ldr	r2, [r7, #28]
 8001d3e:	f002 0203 	and.w	r2, r2, #3
 8001d42:	0092      	lsls	r2, r2, #2
 8001d44:	4093      	lsls	r3, r2
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d4c:	4935      	ldr	r1, [pc, #212]	; (8001e24 <HAL_GPIO_Init+0x310>)
 8001d4e:	69fb      	ldr	r3, [r7, #28]
 8001d50:	089b      	lsrs	r3, r3, #2
 8001d52:	3302      	adds	r3, #2
 8001d54:	69ba      	ldr	r2, [r7, #24]
 8001d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d5a:	4b3b      	ldr	r3, [pc, #236]	; (8001e48 <HAL_GPIO_Init+0x334>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	43db      	mvns	r3, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4013      	ands	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d003      	beq.n	8001d7e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	693b      	ldr	r3, [r7, #16]
 8001d7a:	4313      	orrs	r3, r2
 8001d7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d7e:	4a32      	ldr	r2, [pc, #200]	; (8001e48 <HAL_GPIO_Init+0x334>)
 8001d80:	69bb      	ldr	r3, [r7, #24]
 8001d82:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d84:	4b30      	ldr	r3, [pc, #192]	; (8001e48 <HAL_GPIO_Init+0x334>)
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	43db      	mvns	r3, r3
 8001d8e:	69ba      	ldr	r2, [r7, #24]
 8001d90:	4013      	ands	r3, r2
 8001d92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001da8:	4a27      	ldr	r2, [pc, #156]	; (8001e48 <HAL_GPIO_Init+0x334>)
 8001daa:	69bb      	ldr	r3, [r7, #24]
 8001dac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001dae:	4b26      	ldr	r3, [pc, #152]	; (8001e48 <HAL_GPIO_Init+0x334>)
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	43db      	mvns	r3, r3
 8001db8:	69ba      	ldr	r2, [r7, #24]
 8001dba:	4013      	ands	r3, r2
 8001dbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d003      	beq.n	8001dd2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001dd2:	4a1d      	ldr	r2, [pc, #116]	; (8001e48 <HAL_GPIO_Init+0x334>)
 8001dd4:	69bb      	ldr	r3, [r7, #24]
 8001dd6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001dd8:	4b1b      	ldr	r3, [pc, #108]	; (8001e48 <HAL_GPIO_Init+0x334>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001dfc:	4a12      	ldr	r2, [pc, #72]	; (8001e48 <HAL_GPIO_Init+0x334>)
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3301      	adds	r3, #1
 8001e06:	61fb      	str	r3, [r7, #28]
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	2b0f      	cmp	r3, #15
 8001e0c:	f67f ae90 	bls.w	8001b30 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e10:	bf00      	nop
 8001e12:	bf00      	nop
 8001e14:	3724      	adds	r7, #36	; 0x24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	40023800 	.word	0x40023800
 8001e24:	40013800 	.word	0x40013800
 8001e28:	40020000 	.word	0x40020000
 8001e2c:	40020400 	.word	0x40020400
 8001e30:	40020800 	.word	0x40020800
 8001e34:	40020c00 	.word	0x40020c00
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	40021400 	.word	0x40021400
 8001e40:	40021800 	.word	0x40021800
 8001e44:	40021c00 	.word	0x40021c00
 8001e48:	40013c00 	.word	0x40013c00

08001e4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	460b      	mov	r3, r1
 8001e56:	807b      	strh	r3, [r7, #2]
 8001e58:	4613      	mov	r3, r2
 8001e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e5c:	787b      	ldrb	r3, [r7, #1]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d003      	beq.n	8001e6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e62:	887a      	ldrh	r2, [r7, #2]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e68:	e003      	b.n	8001e72 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e6a:	887b      	ldrh	r3, [r7, #2]
 8001e6c:	041a      	lsls	r2, r3, #16
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	619a      	str	r2, [r3, #24]
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b085      	sub	sp, #20
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
 8001e86:	460b      	mov	r3, r1
 8001e88:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e90:	887a      	ldrh	r2, [r7, #2]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	4013      	ands	r3, r2
 8001e96:	041a      	lsls	r2, r3, #16
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	43d9      	mvns	r1, r3
 8001e9c:	887b      	ldrh	r3, [r7, #2]
 8001e9e:	400b      	ands	r3, r1
 8001ea0:	431a      	orrs	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	619a      	str	r2, [r3, #24]
}
 8001ea6:	bf00      	nop
 8001ea8:	3714      	adds	r7, #20
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001eb2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eb4:	b08f      	sub	sp, #60	; 0x3c
 8001eb6:	af0a      	add	r7, sp, #40	; 0x28
 8001eb8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d101      	bne.n	8001ec4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e10f      	b.n	80020e4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d106      	bne.n	8001ee4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f005 fcee 	bl	80078c0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2203      	movs	r2, #3
 8001ee8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d102      	bne.n	8001efe <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2200      	movs	r2, #0
 8001efc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f001 ffd5 	bl	8003eb2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	603b      	str	r3, [r7, #0]
 8001f0e:	687e      	ldr	r6, [r7, #4]
 8001f10:	466d      	mov	r5, sp
 8001f12:	f106 0410 	add.w	r4, r6, #16
 8001f16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f1e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f22:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f26:	1d33      	adds	r3, r6, #4
 8001f28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f2a:	6838      	ldr	r0, [r7, #0]
 8001f2c:	f001 feac 	bl	8003c88 <USB_CoreInit>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d005      	beq.n	8001f42 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2202      	movs	r2, #2
 8001f3a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e0d0      	b.n	80020e4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	2100      	movs	r1, #0
 8001f48:	4618      	mov	r0, r3
 8001f4a:	f001 ffc3 	bl	8003ed4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f4e:	2300      	movs	r3, #0
 8001f50:	73fb      	strb	r3, [r7, #15]
 8001f52:	e04a      	b.n	8001fea <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001f54:	7bfa      	ldrb	r2, [r7, #15]
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	4613      	mov	r3, r2
 8001f5a:	00db      	lsls	r3, r3, #3
 8001f5c:	4413      	add	r3, r2
 8001f5e:	009b      	lsls	r3, r3, #2
 8001f60:	440b      	add	r3, r1
 8001f62:	333d      	adds	r3, #61	; 0x3d
 8001f64:	2201      	movs	r2, #1
 8001f66:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001f68:	7bfa      	ldrb	r2, [r7, #15]
 8001f6a:	6879      	ldr	r1, [r7, #4]
 8001f6c:	4613      	mov	r3, r2
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	4413      	add	r3, r2
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	440b      	add	r3, r1
 8001f76:	333c      	adds	r3, #60	; 0x3c
 8001f78:	7bfa      	ldrb	r2, [r7, #15]
 8001f7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001f7c:	7bfa      	ldrb	r2, [r7, #15]
 8001f7e:	7bfb      	ldrb	r3, [r7, #15]
 8001f80:	b298      	uxth	r0, r3
 8001f82:	6879      	ldr	r1, [r7, #4]
 8001f84:	4613      	mov	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	4413      	add	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	440b      	add	r3, r1
 8001f8e:	3344      	adds	r3, #68	; 0x44
 8001f90:	4602      	mov	r2, r0
 8001f92:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001f94:	7bfa      	ldrb	r2, [r7, #15]
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	4613      	mov	r3, r2
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	4413      	add	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	3340      	adds	r3, #64	; 0x40
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001fa8:	7bfa      	ldrb	r2, [r7, #15]
 8001faa:	6879      	ldr	r1, [r7, #4]
 8001fac:	4613      	mov	r3, r2
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	4413      	add	r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	440b      	add	r3, r1
 8001fb6:	3348      	adds	r3, #72	; 0x48
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001fbc:	7bfa      	ldrb	r2, [r7, #15]
 8001fbe:	6879      	ldr	r1, [r7, #4]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	4413      	add	r3, r2
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	440b      	add	r3, r1
 8001fca:	334c      	adds	r3, #76	; 0x4c
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001fd0:	7bfa      	ldrb	r2, [r7, #15]
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	4413      	add	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	440b      	add	r3, r1
 8001fde:	3354      	adds	r3, #84	; 0x54
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	73fb      	strb	r3, [r7, #15]
 8001fea:	7bfa      	ldrb	r2, [r7, #15]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d3af      	bcc.n	8001f54 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	73fb      	strb	r3, [r7, #15]
 8001ff8:	e044      	b.n	8002084 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001ffa:	7bfa      	ldrb	r2, [r7, #15]
 8001ffc:	6879      	ldr	r1, [r7, #4]
 8001ffe:	4613      	mov	r3, r2
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	4413      	add	r3, r2
 8002004:	009b      	lsls	r3, r3, #2
 8002006:	440b      	add	r3, r1
 8002008:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800200c:	2200      	movs	r2, #0
 800200e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002010:	7bfa      	ldrb	r2, [r7, #15]
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	4613      	mov	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	4413      	add	r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	440b      	add	r3, r1
 800201e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002022:	7bfa      	ldrb	r2, [r7, #15]
 8002024:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002026:	7bfa      	ldrb	r2, [r7, #15]
 8002028:	6879      	ldr	r1, [r7, #4]
 800202a:	4613      	mov	r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	4413      	add	r3, r2
 8002030:	009b      	lsls	r3, r3, #2
 8002032:	440b      	add	r3, r1
 8002034:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002038:	2200      	movs	r2, #0
 800203a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800203c:	7bfa      	ldrb	r2, [r7, #15]
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	4613      	mov	r3, r2
 8002042:	00db      	lsls	r3, r3, #3
 8002044:	4413      	add	r3, r2
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	440b      	add	r3, r1
 800204a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800204e:	2200      	movs	r2, #0
 8002050:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002052:	7bfa      	ldrb	r2, [r7, #15]
 8002054:	6879      	ldr	r1, [r7, #4]
 8002056:	4613      	mov	r3, r2
 8002058:	00db      	lsls	r3, r3, #3
 800205a:	4413      	add	r3, r2
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	440b      	add	r3, r1
 8002060:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002068:	7bfa      	ldrb	r2, [r7, #15]
 800206a:	6879      	ldr	r1, [r7, #4]
 800206c:	4613      	mov	r3, r2
 800206e:	00db      	lsls	r3, r3, #3
 8002070:	4413      	add	r3, r2
 8002072:	009b      	lsls	r3, r3, #2
 8002074:	440b      	add	r3, r1
 8002076:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800207e:	7bfb      	ldrb	r3, [r7, #15]
 8002080:	3301      	adds	r3, #1
 8002082:	73fb      	strb	r3, [r7, #15]
 8002084:	7bfa      	ldrb	r2, [r7, #15]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	429a      	cmp	r2, r3
 800208c:	d3b5      	bcc.n	8001ffa <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	603b      	str	r3, [r7, #0]
 8002094:	687e      	ldr	r6, [r7, #4]
 8002096:	466d      	mov	r5, sp
 8002098:	f106 0410 	add.w	r4, r6, #16
 800209c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800209e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020a0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80020a2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80020a4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80020a8:	e885 0003 	stmia.w	r5, {r0, r1}
 80020ac:	1d33      	adds	r3, r6, #4
 80020ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020b0:	6838      	ldr	r0, [r7, #0]
 80020b2:	f001 ff5b 	bl	8003f6c <USB_DevInit>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d005      	beq.n	80020c8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2202      	movs	r2, #2
 80020c0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e00d      	b.n	80020e4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4618      	mov	r0, r3
 80020de:	f003 f8aa 	bl	8005236 <USB_DevDisconnect>

  return HAL_OK;
 80020e2:	2300      	movs	r3, #0
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3714      	adds	r7, #20
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080020ec <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002100:	2b01      	cmp	r3, #1
 8002102:	d101      	bne.n	8002108 <HAL_PCD_Start+0x1c>
 8002104:	2302      	movs	r3, #2
 8002106:	e020      	b.n	800214a <HAL_PCD_Start+0x5e>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002114:	2b01      	cmp	r3, #1
 8002116:	d109      	bne.n	800212c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800211c:	2b01      	cmp	r3, #1
 800211e:	d005      	beq.n	800212c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002124:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4618      	mov	r0, r3
 8002132:	f001 fead 	bl	8003e90 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4618      	mov	r0, r3
 800213c:	f003 f85a 	bl	80051f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3710      	adds	r7, #16
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002152:	b590      	push	{r4, r7, lr}
 8002154:	b08d      	sub	sp, #52	; 0x34
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002160:	6a3b      	ldr	r3, [r7, #32]
 8002162:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4618      	mov	r0, r3
 800216a:	f003 f918 	bl	800539e <USB_GetMode>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	f040 848a 	bne.w	8002a8a <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4618      	mov	r0, r3
 800217c:	f003 f87c 	bl	8005278 <USB_ReadInterrupts>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	f000 8480 	beq.w	8002a88 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	0a1b      	lsrs	r3, r3, #8
 8002192:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f003 f869 	bl	8005278 <USB_ReadInterrupts>
 80021a6:	4603      	mov	r3, r0
 80021a8:	f003 0302 	and.w	r3, r3, #2
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d107      	bne.n	80021c0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	695a      	ldr	r2, [r3, #20]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f002 0202 	and.w	r2, r2, #2
 80021be:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f003 f857 	bl	8005278 <USB_ReadInterrupts>
 80021ca:	4603      	mov	r3, r0
 80021cc:	f003 0310 	and.w	r3, r3, #16
 80021d0:	2b10      	cmp	r3, #16
 80021d2:	d161      	bne.n	8002298 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	699a      	ldr	r2, [r3, #24]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f022 0210 	bic.w	r2, r2, #16
 80021e2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80021e4:	6a3b      	ldr	r3, [r7, #32]
 80021e6:	6a1b      	ldr	r3, [r3, #32]
 80021e8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	f003 020f 	and.w	r2, r3, #15
 80021f0:	4613      	mov	r3, r2
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	4413      	add	r3, r2
 8002200:	3304      	adds	r3, #4
 8002202:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	0c5b      	lsrs	r3, r3, #17
 8002208:	f003 030f 	and.w	r3, r3, #15
 800220c:	2b02      	cmp	r3, #2
 800220e:	d124      	bne.n	800225a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002216:	4013      	ands	r3, r2
 8002218:	2b00      	cmp	r3, #0
 800221a:	d035      	beq.n	8002288 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	091b      	lsrs	r3, r3, #4
 8002224:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002226:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800222a:	b29b      	uxth	r3, r3
 800222c:	461a      	mov	r2, r3
 800222e:	6a38      	ldr	r0, [r7, #32]
 8002230:	f002 fe8e 	bl	8004f50 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002234:	697b      	ldr	r3, [r7, #20]
 8002236:	691a      	ldr	r2, [r3, #16]
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	091b      	lsrs	r3, r3, #4
 800223c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002240:	441a      	add	r2, r3
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	6a1a      	ldr	r2, [r3, #32]
 800224a:	69bb      	ldr	r3, [r7, #24]
 800224c:	091b      	lsrs	r3, r3, #4
 800224e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002252:	441a      	add	r2, r3
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	621a      	str	r2, [r3, #32]
 8002258:	e016      	b.n	8002288 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	0c5b      	lsrs	r3, r3, #17
 800225e:	f003 030f 	and.w	r3, r3, #15
 8002262:	2b06      	cmp	r3, #6
 8002264:	d110      	bne.n	8002288 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800226c:	2208      	movs	r2, #8
 800226e:	4619      	mov	r1, r3
 8002270:	6a38      	ldr	r0, [r7, #32]
 8002272:	f002 fe6d 	bl	8004f50 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	6a1a      	ldr	r2, [r3, #32]
 800227a:	69bb      	ldr	r3, [r7, #24]
 800227c:	091b      	lsrs	r3, r3, #4
 800227e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002282:	441a      	add	r2, r3
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	699a      	ldr	r2, [r3, #24]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f042 0210 	orr.w	r2, r2, #16
 8002296:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f002 ffeb 	bl	8005278 <USB_ReadInterrupts>
 80022a2:	4603      	mov	r3, r0
 80022a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022a8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80022ac:	f040 80a7 	bne.w	80023fe <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80022b0:	2300      	movs	r3, #0
 80022b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f002 fff0 	bl	800529e <USB_ReadDevAllOutEpInterrupt>
 80022be:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80022c0:	e099      	b.n	80023f6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80022c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022c4:	f003 0301 	and.w	r3, r3, #1
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	f000 808e 	beq.w	80023ea <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022d4:	b2d2      	uxtb	r2, r2
 80022d6:	4611      	mov	r1, r2
 80022d8:	4618      	mov	r0, r3
 80022da:	f003 f814 	bl	8005306 <USB_ReadDevOutEPInterrupt>
 80022de:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80022e0:	693b      	ldr	r3, [r7, #16]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00c      	beq.n	8002304 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80022ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ec:	015a      	lsls	r2, r3, #5
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	4413      	add	r3, r2
 80022f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80022f6:	461a      	mov	r2, r3
 80022f8:	2301      	movs	r3, #1
 80022fa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80022fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 fec2 	bl	8003088 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00c      	beq.n	8002328 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800230e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002310:	015a      	lsls	r2, r3, #5
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	4413      	add	r3, r2
 8002316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800231a:	461a      	mov	r2, r3
 800231c:	2308      	movs	r3, #8
 800231e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002320:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 ff98 	bl	8003258 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	f003 0310 	and.w	r3, r3, #16
 800232e:	2b00      	cmp	r3, #0
 8002330:	d008      	beq.n	8002344 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002334:	015a      	lsls	r2, r3, #5
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	4413      	add	r3, r2
 800233a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800233e:	461a      	mov	r2, r3
 8002340:	2310      	movs	r3, #16
 8002342:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d030      	beq.n	80023b0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800234e:	6a3b      	ldr	r3, [r7, #32]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002356:	2b80      	cmp	r3, #128	; 0x80
 8002358:	d109      	bne.n	800236e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	69fa      	ldr	r2, [r7, #28]
 8002364:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002368:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800236c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800236e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002370:	4613      	mov	r3, r2
 8002372:	00db      	lsls	r3, r3, #3
 8002374:	4413      	add	r3, r2
 8002376:	009b      	lsls	r3, r3, #2
 8002378:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	4413      	add	r3, r2
 8002380:	3304      	adds	r3, #4
 8002382:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	78db      	ldrb	r3, [r3, #3]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d108      	bne.n	800239e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	2200      	movs	r2, #0
 8002390:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	b2db      	uxtb	r3, r3
 8002396:	4619      	mov	r1, r3
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f005 fb97 	bl	8007acc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800239e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023a0:	015a      	lsls	r2, r3, #5
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	4413      	add	r3, r2
 80023a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023aa:	461a      	mov	r2, r3
 80023ac:	2302      	movs	r3, #2
 80023ae:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	f003 0320 	and.w	r3, r3, #32
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d008      	beq.n	80023cc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80023ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023bc:	015a      	lsls	r2, r3, #5
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	4413      	add	r3, r2
 80023c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023c6:	461a      	mov	r2, r3
 80023c8:	2320      	movs	r3, #32
 80023ca:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d009      	beq.n	80023ea <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80023d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d8:	015a      	lsls	r2, r3, #5
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	4413      	add	r3, r2
 80023de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023e2:	461a      	mov	r2, r3
 80023e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023e8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80023ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ec:	3301      	adds	r3, #1
 80023ee:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80023f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f2:	085b      	lsrs	r3, r3, #1
 80023f4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80023f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f47f af62 	bne.w	80022c2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f002 ff38 	bl	8005278 <USB_ReadInterrupts>
 8002408:	4603      	mov	r3, r0
 800240a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800240e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002412:	f040 80db 	bne.w	80025cc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4618      	mov	r0, r3
 800241c:	f002 ff59 	bl	80052d2 <USB_ReadDevAllInEpInterrupt>
 8002420:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002422:	2300      	movs	r3, #0
 8002424:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002426:	e0cd      	b.n	80025c4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800242a:	f003 0301 	and.w	r3, r3, #1
 800242e:	2b00      	cmp	r3, #0
 8002430:	f000 80c2 	beq.w	80025b8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800243a:	b2d2      	uxtb	r2, r2
 800243c:	4611      	mov	r1, r2
 800243e:	4618      	mov	r0, r3
 8002440:	f002 ff7f 	bl	8005342 <USB_ReadDevInEPInterrupt>
 8002444:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	f003 0301 	and.w	r3, r3, #1
 800244c:	2b00      	cmp	r3, #0
 800244e:	d057      	beq.n	8002500 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002452:	f003 030f 	and.w	r3, r3, #15
 8002456:	2201      	movs	r2, #1
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002464:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	43db      	mvns	r3, r3
 800246a:	69f9      	ldr	r1, [r7, #28]
 800246c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002470:	4013      	ands	r3, r2
 8002472:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002476:	015a      	lsls	r2, r3, #5
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	4413      	add	r3, r2
 800247c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002480:	461a      	mov	r2, r3
 8002482:	2301      	movs	r3, #1
 8002484:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	691b      	ldr	r3, [r3, #16]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d132      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002492:	4613      	mov	r3, r2
 8002494:	00db      	lsls	r3, r3, #3
 8002496:	4413      	add	r3, r2
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	440b      	add	r3, r1
 800249c:	334c      	adds	r3, #76	; 0x4c
 800249e:	6819      	ldr	r1, [r3, #0]
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024a4:	4613      	mov	r3, r2
 80024a6:	00db      	lsls	r3, r3, #3
 80024a8:	4413      	add	r3, r2
 80024aa:	009b      	lsls	r3, r3, #2
 80024ac:	4403      	add	r3, r0
 80024ae:	3348      	adds	r3, #72	; 0x48
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4419      	add	r1, r3
 80024b4:	6878      	ldr	r0, [r7, #4]
 80024b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024b8:	4613      	mov	r3, r2
 80024ba:	00db      	lsls	r3, r3, #3
 80024bc:	4413      	add	r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	4403      	add	r3, r0
 80024c2:	334c      	adds	r3, #76	; 0x4c
 80024c4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80024c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d113      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x3a2>
 80024cc:	6879      	ldr	r1, [r7, #4]
 80024ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024d0:	4613      	mov	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	4413      	add	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	3354      	adds	r3, #84	; 0x54
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d108      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6818      	ldr	r0, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80024ec:	461a      	mov	r2, r3
 80024ee:	2101      	movs	r1, #1
 80024f0:	f002 ff86 	bl	8005400 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80024f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f6:	b2db      	uxtb	r3, r3
 80024f8:	4619      	mov	r1, r3
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f005 fa61 	bl	80079c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	f003 0308 	and.w	r3, r3, #8
 8002506:	2b00      	cmp	r3, #0
 8002508:	d008      	beq.n	800251c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800250a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250c:	015a      	lsls	r2, r3, #5
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	4413      	add	r3, r2
 8002512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002516:	461a      	mov	r2, r3
 8002518:	2308      	movs	r3, #8
 800251a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	f003 0310 	and.w	r3, r3, #16
 8002522:	2b00      	cmp	r3, #0
 8002524:	d008      	beq.n	8002538 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002528:	015a      	lsls	r2, r3, #5
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	4413      	add	r3, r2
 800252e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002532:	461a      	mov	r2, r3
 8002534:	2310      	movs	r3, #16
 8002536:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800253e:	2b00      	cmp	r3, #0
 8002540:	d008      	beq.n	8002554 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002544:	015a      	lsls	r2, r3, #5
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	4413      	add	r3, r2
 800254a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800254e:	461a      	mov	r2, r3
 8002550:	2340      	movs	r3, #64	; 0x40
 8002552:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	f003 0302 	and.w	r3, r3, #2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d023      	beq.n	80025a6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800255e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002560:	6a38      	ldr	r0, [r7, #32]
 8002562:	f001 fe67 	bl	8004234 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002568:	4613      	mov	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	3338      	adds	r3, #56	; 0x38
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	3304      	adds	r3, #4
 8002578:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	78db      	ldrb	r3, [r3, #3]
 800257e:	2b01      	cmp	r3, #1
 8002580:	d108      	bne.n	8002594 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	2200      	movs	r2, #0
 8002586:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258a:	b2db      	uxtb	r3, r3
 800258c:	4619      	mov	r1, r3
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f005 faae 	bl	8007af0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002596:	015a      	lsls	r2, r3, #5
 8002598:	69fb      	ldr	r3, [r7, #28]
 800259a:	4413      	add	r3, r2
 800259c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80025a0:	461a      	mov	r2, r3
 80025a2:	2302      	movs	r3, #2
 80025a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80025b0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 fcdb 	bl	8002f6e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80025b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ba:	3301      	adds	r3, #1
 80025bc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80025be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c0:	085b      	lsrs	r3, r3, #1
 80025c2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80025c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f47f af2e 	bne.w	8002428 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f002 fe51 	bl	8005278 <USB_ReadInterrupts>
 80025d6:	4603      	mov	r3, r0
 80025d8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80025dc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80025e0:	d122      	bne.n	8002628 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	69fa      	ldr	r2, [r7, #28]
 80025ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80025f0:	f023 0301 	bic.w	r3, r3, #1
 80025f4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80025fc:	2b01      	cmp	r3, #1
 80025fe:	d108      	bne.n	8002612 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002608:	2100      	movs	r1, #0
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f000 fec2 	bl	8003394 <HAL_PCDEx_LPM_Callback>
 8002610:	e002      	b.n	8002618 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f005 fa4c 	bl	8007ab0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	695a      	ldr	r2, [r3, #20]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002626:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4618      	mov	r0, r3
 800262e:	f002 fe23 	bl	8005278 <USB_ReadInterrupts>
 8002632:	4603      	mov	r3, r0
 8002634:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002638:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800263c:	d112      	bne.n	8002664 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b01      	cmp	r3, #1
 800264c:	d102      	bne.n	8002654 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f005 fa08 	bl	8007a64 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	695a      	ldr	r2, [r3, #20]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002662:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4618      	mov	r0, r3
 800266a:	f002 fe05 	bl	8005278 <USB_ReadInterrupts>
 800266e:	4603      	mov	r3, r0
 8002670:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002678:	f040 80b7 	bne.w	80027ea <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	69fa      	ldr	r2, [r7, #28]
 8002686:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800268a:	f023 0301 	bic.w	r3, r3, #1
 800268e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	2110      	movs	r1, #16
 8002696:	4618      	mov	r0, r3
 8002698:	f001 fdcc 	bl	8004234 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800269c:	2300      	movs	r3, #0
 800269e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026a0:	e046      	b.n	8002730 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80026a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026a4:	015a      	lsls	r2, r3, #5
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	4413      	add	r3, r2
 80026aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026ae:	461a      	mov	r2, r3
 80026b0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80026b4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80026b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b8:	015a      	lsls	r2, r3, #5
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	4413      	add	r3, r2
 80026be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026c6:	0151      	lsls	r1, r2, #5
 80026c8:	69fa      	ldr	r2, [r7, #28]
 80026ca:	440a      	add	r2, r1
 80026cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80026d0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80026d4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80026d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026d8:	015a      	lsls	r2, r3, #5
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	4413      	add	r3, r2
 80026de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026e2:	461a      	mov	r2, r3
 80026e4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80026e8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80026ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ec:	015a      	lsls	r2, r3, #5
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	4413      	add	r3, r2
 80026f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026fa:	0151      	lsls	r1, r2, #5
 80026fc:	69fa      	ldr	r2, [r7, #28]
 80026fe:	440a      	add	r2, r1
 8002700:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002704:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002708:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800270a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800270c:	015a      	lsls	r2, r3, #5
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	4413      	add	r3, r2
 8002712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800271a:	0151      	lsls	r1, r2, #5
 800271c:	69fa      	ldr	r2, [r7, #28]
 800271e:	440a      	add	r2, r1
 8002720:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002724:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002728:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800272a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272c:	3301      	adds	r3, #1
 800272e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002736:	429a      	cmp	r2, r3
 8002738:	d3b3      	bcc.n	80026a2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	69fa      	ldr	r2, [r7, #28]
 8002744:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002748:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800274c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	2b00      	cmp	r3, #0
 8002754:	d016      	beq.n	8002784 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800275c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002760:	69fa      	ldr	r2, [r7, #28]
 8002762:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002766:	f043 030b 	orr.w	r3, r3, #11
 800276a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002776:	69fa      	ldr	r2, [r7, #28]
 8002778:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800277c:	f043 030b 	orr.w	r3, r3, #11
 8002780:	6453      	str	r3, [r2, #68]	; 0x44
 8002782:	e015      	b.n	80027b0 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800278a:	695b      	ldr	r3, [r3, #20]
 800278c:	69fa      	ldr	r2, [r7, #28]
 800278e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002792:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002796:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800279a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027a2:	691b      	ldr	r3, [r3, #16]
 80027a4:	69fa      	ldr	r2, [r7, #28]
 80027a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027aa:	f043 030b 	orr.w	r3, r3, #11
 80027ae:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	69fa      	ldr	r2, [r7, #28]
 80027ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80027be:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80027c2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6818      	ldr	r0, [r3, #0]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	691b      	ldr	r3, [r3, #16]
 80027cc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80027d4:	461a      	mov	r2, r3
 80027d6:	f002 fe13 	bl	8005400 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	695a      	ldr	r2, [r3, #20]
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80027e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f002 fd42 	bl	8005278 <USB_ReadInterrupts>
 80027f4:	4603      	mov	r3, r0
 80027f6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027fe:	d124      	bne.n	800284a <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f002 fdd8 	bl	80053ba <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4618      	mov	r0, r3
 8002810:	f001 fd8d 	bl	800432e <USB_GetDevSpeed>
 8002814:	4603      	mov	r3, r0
 8002816:	461a      	mov	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681c      	ldr	r4, [r3, #0]
 8002820:	f001 fa26 	bl	8003c70 <HAL_RCC_GetHCLKFreq>
 8002824:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800282a:	b2db      	uxtb	r3, r3
 800282c:	461a      	mov	r2, r3
 800282e:	4620      	mov	r0, r4
 8002830:	f001 fa8c 	bl	8003d4c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f005 f8ec 	bl	8007a12 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	695a      	ldr	r2, [r3, #20]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002848:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4618      	mov	r0, r3
 8002850:	f002 fd12 	bl	8005278 <USB_ReadInterrupts>
 8002854:	4603      	mov	r3, r0
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	2b08      	cmp	r3, #8
 800285c:	d10a      	bne.n	8002874 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f005 f8c9 	bl	80079f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	695a      	ldr	r2, [r3, #20]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f002 0208 	and.w	r2, r2, #8
 8002872:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4618      	mov	r0, r3
 800287a:	f002 fcfd 	bl	8005278 <USB_ReadInterrupts>
 800287e:	4603      	mov	r3, r0
 8002880:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002884:	2b80      	cmp	r3, #128	; 0x80
 8002886:	d122      	bne.n	80028ce <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002888:	6a3b      	ldr	r3, [r7, #32]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002890:	6a3b      	ldr	r3, [r7, #32]
 8002892:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002894:	2301      	movs	r3, #1
 8002896:	627b      	str	r3, [r7, #36]	; 0x24
 8002898:	e014      	b.n	80028c4 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800289a:	6879      	ldr	r1, [r7, #4]
 800289c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800289e:	4613      	mov	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	4413      	add	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	440b      	add	r3, r1
 80028a8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d105      	bne.n	80028be <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	4619      	mov	r1, r3
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f000 fb27 	bl	8002f0c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c0:	3301      	adds	r3, #1
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d3e5      	bcc.n	800289a <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f002 fcd0 	bl	8005278 <USB_ReadInterrupts>
 80028d8:	4603      	mov	r3, r0
 80028da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028e2:	d13b      	bne.n	800295c <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80028e4:	2301      	movs	r3, #1
 80028e6:	627b      	str	r3, [r7, #36]	; 0x24
 80028e8:	e02b      	b.n	8002942 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80028ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ec:	015a      	lsls	r2, r3, #5
 80028ee:	69fb      	ldr	r3, [r7, #28]
 80028f0:	4413      	add	r3, r2
 80028f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028fe:	4613      	mov	r3, r2
 8002900:	00db      	lsls	r3, r3, #3
 8002902:	4413      	add	r3, r2
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	440b      	add	r3, r1
 8002908:	3340      	adds	r3, #64	; 0x40
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d115      	bne.n	800293c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002910:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002912:	2b00      	cmp	r3, #0
 8002914:	da12      	bge.n	800293c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002916:	6879      	ldr	r1, [r7, #4]
 8002918:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800291a:	4613      	mov	r3, r2
 800291c:	00db      	lsls	r3, r3, #3
 800291e:	4413      	add	r3, r2
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	440b      	add	r3, r1
 8002924:	333f      	adds	r3, #63	; 0x3f
 8002926:	2201      	movs	r2, #1
 8002928:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800292a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800292c:	b2db      	uxtb	r3, r3
 800292e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002932:	b2db      	uxtb	r3, r3
 8002934:	4619      	mov	r1, r3
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 fae8 	bl	8002f0c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	3301      	adds	r3, #1
 8002940:	627b      	str	r3, [r7, #36]	; 0x24
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002948:	429a      	cmp	r2, r3
 800294a:	d3ce      	bcc.n	80028ea <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	695a      	ldr	r2, [r3, #20]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800295a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f002 fc89 	bl	8005278 <USB_ReadInterrupts>
 8002966:	4603      	mov	r3, r0
 8002968:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800296c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002970:	d155      	bne.n	8002a1e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002972:	2301      	movs	r3, #1
 8002974:	627b      	str	r3, [r7, #36]	; 0x24
 8002976:	e045      	b.n	8002a04 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800297a:	015a      	lsls	r2, r3, #5
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	4413      	add	r3, r2
 8002980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002988:	6879      	ldr	r1, [r7, #4]
 800298a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800298c:	4613      	mov	r3, r2
 800298e:	00db      	lsls	r3, r3, #3
 8002990:	4413      	add	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	440b      	add	r3, r1
 8002996:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800299a:	781b      	ldrb	r3, [r3, #0]
 800299c:	2b01      	cmp	r3, #1
 800299e:	d12e      	bne.n	80029fe <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80029a0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	da2b      	bge.n	80029fe <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80029b2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d121      	bne.n	80029fe <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80029ba:	6879      	ldr	r1, [r7, #4]
 80029bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029be:	4613      	mov	r3, r2
 80029c0:	00db      	lsls	r3, r3, #3
 80029c2:	4413      	add	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	440b      	add	r3, r1
 80029c8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80029cc:	2201      	movs	r2, #1
 80029ce:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80029d0:	6a3b      	ldr	r3, [r7, #32]
 80029d2:	699b      	ldr	r3, [r3, #24]
 80029d4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80029d8:	6a3b      	ldr	r3, [r7, #32]
 80029da:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80029dc:	6a3b      	ldr	r3, [r7, #32]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10a      	bne.n	80029fe <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	69fa      	ldr	r2, [r7, #28]
 80029f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80029f6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029fa:	6053      	str	r3, [r2, #4]
            break;
 80029fc:	e007      	b.n	8002a0e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	3301      	adds	r3, #1
 8002a02:	627b      	str	r3, [r7, #36]	; 0x24
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d3b4      	bcc.n	8002978 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	695a      	ldr	r2, [r3, #20]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002a1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f002 fc28 	bl	8005278 <USB_ReadInterrupts>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a32:	d10a      	bne.n	8002a4a <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f005 f86d 	bl	8007b14 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	695a      	ldr	r2, [r3, #20]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002a48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f002 fc12 	bl	8005278 <USB_ReadInterrupts>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f003 0304 	and.w	r3, r3, #4
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	d115      	bne.n	8002a8a <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d002      	beq.n	8002a76 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f005 f85d 	bl	8007b30 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	6859      	ldr	r1, [r3, #4]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	605a      	str	r2, [r3, #4]
 8002a86:	e000      	b.n	8002a8a <HAL_PCD_IRQHandler+0x938>
      return;
 8002a88:	bf00      	nop
    }
  }
}
 8002a8a:	3734      	adds	r7, #52	; 0x34
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd90      	pop	{r4, r7, pc}

08002a90 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d101      	bne.n	8002aaa <HAL_PCD_SetAddress+0x1a>
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	e013      	b.n	8002ad2 <HAL_PCD_SetAddress+0x42>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2201      	movs	r2, #1
 8002aae:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	78fa      	ldrb	r2, [r7, #3]
 8002ab6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	4611      	mov	r1, r2
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f002 fb70 	bl	80051a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002ad0:	2300      	movs	r3, #0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b084      	sub	sp, #16
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
 8002ae2:	4608      	mov	r0, r1
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	4603      	mov	r3, r0
 8002aea:	70fb      	strb	r3, [r7, #3]
 8002aec:	460b      	mov	r3, r1
 8002aee:	803b      	strh	r3, [r7, #0]
 8002af0:	4613      	mov	r3, r2
 8002af2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002af4:	2300      	movs	r3, #0
 8002af6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002af8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	da0f      	bge.n	8002b20 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b00:	78fb      	ldrb	r3, [r7, #3]
 8002b02:	f003 020f 	and.w	r2, r3, #15
 8002b06:	4613      	mov	r3, r2
 8002b08:	00db      	lsls	r3, r3, #3
 8002b0a:	4413      	add	r3, r2
 8002b0c:	009b      	lsls	r3, r3, #2
 8002b0e:	3338      	adds	r3, #56	; 0x38
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	4413      	add	r3, r2
 8002b14:	3304      	adds	r3, #4
 8002b16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	705a      	strb	r2, [r3, #1]
 8002b1e:	e00f      	b.n	8002b40 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002b20:	78fb      	ldrb	r3, [r7, #3]
 8002b22:	f003 020f 	and.w	r2, r3, #15
 8002b26:	4613      	mov	r3, r2
 8002b28:	00db      	lsls	r3, r3, #3
 8002b2a:	4413      	add	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	4413      	add	r3, r2
 8002b36:	3304      	adds	r3, #4
 8002b38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002b40:	78fb      	ldrb	r3, [r7, #3]
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002b4c:	883a      	ldrh	r2, [r7, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	78ba      	ldrb	r2, [r7, #2]
 8002b56:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	785b      	ldrb	r3, [r3, #1]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d004      	beq.n	8002b6a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	b29a      	uxth	r2, r3
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002b6a:	78bb      	ldrb	r3, [r7, #2]
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d102      	bne.n	8002b76 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d101      	bne.n	8002b84 <HAL_PCD_EP_Open+0xaa>
 8002b80:	2302      	movs	r3, #2
 8002b82:	e00e      	b.n	8002ba2 <HAL_PCD_EP_Open+0xc8>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68f9      	ldr	r1, [r7, #12]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f001 fbf0 	bl	8004378 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002ba0:	7afb      	ldrb	r3, [r7, #11]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3710      	adds	r7, #16
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}

08002baa <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002baa:	b580      	push	{r7, lr}
 8002bac:	b084      	sub	sp, #16
 8002bae:	af00      	add	r7, sp, #0
 8002bb0:	6078      	str	r0, [r7, #4]
 8002bb2:	460b      	mov	r3, r1
 8002bb4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002bb6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	da0f      	bge.n	8002bde <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002bbe:	78fb      	ldrb	r3, [r7, #3]
 8002bc0:	f003 020f 	and.w	r2, r3, #15
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	00db      	lsls	r3, r3, #3
 8002bc8:	4413      	add	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	3338      	adds	r3, #56	; 0x38
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	3304      	adds	r3, #4
 8002bd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2201      	movs	r2, #1
 8002bda:	705a      	strb	r2, [r3, #1]
 8002bdc:	e00f      	b.n	8002bfe <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002bde:	78fb      	ldrb	r3, [r7, #3]
 8002be0:	f003 020f 	and.w	r2, r3, #15
 8002be4:	4613      	mov	r3, r2
 8002be6:	00db      	lsls	r3, r3, #3
 8002be8:	4413      	add	r3, r2
 8002bea:	009b      	lsls	r3, r3, #2
 8002bec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	4413      	add	r3, r2
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002bfe:	78fb      	ldrb	r3, [r7, #3]
 8002c00:	f003 030f 	and.w	r3, r3, #15
 8002c04:	b2da      	uxtb	r2, r3
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d101      	bne.n	8002c18 <HAL_PCD_EP_Close+0x6e>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e00e      	b.n	8002c36 <HAL_PCD_EP_Close+0x8c>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2201      	movs	r2, #1
 8002c1c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68f9      	ldr	r1, [r7, #12]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f001 fc2e 	bl	8004488 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}

08002c3e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002c3e:	b580      	push	{r7, lr}
 8002c40:	b086      	sub	sp, #24
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	60f8      	str	r0, [r7, #12]
 8002c46:	607a      	str	r2, [r7, #4]
 8002c48:	603b      	str	r3, [r7, #0]
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c4e:	7afb      	ldrb	r3, [r7, #11]
 8002c50:	f003 020f 	and.w	r2, r3, #15
 8002c54:	4613      	mov	r3, r2
 8002c56:	00db      	lsls	r3, r3, #3
 8002c58:	4413      	add	r3, r2
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	4413      	add	r3, r2
 8002c64:	3304      	adds	r3, #4
 8002c66:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	683a      	ldr	r2, [r7, #0]
 8002c72:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002c74:	697b      	ldr	r3, [r7, #20]
 8002c76:	2200      	movs	r2, #0
 8002c78:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002c80:	7afb      	ldrb	r3, [r7, #11]
 8002c82:	f003 030f 	and.w	r3, r3, #15
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d102      	bne.n	8002c9a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002c9a:	7afb      	ldrb	r3, [r7, #11]
 8002c9c:	f003 030f 	and.w	r3, r3, #15
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d109      	bne.n	8002cb8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6818      	ldr	r0, [r3, #0]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	691b      	ldr	r3, [r3, #16]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	461a      	mov	r2, r3
 8002cb0:	6979      	ldr	r1, [r7, #20]
 8002cb2:	f001 ff0d 	bl	8004ad0 <USB_EP0StartXfer>
 8002cb6:	e008      	b.n	8002cca <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6818      	ldr	r0, [r3, #0]
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	691b      	ldr	r3, [r3, #16]
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	6979      	ldr	r1, [r7, #20]
 8002cc6:	f001 fcbb 	bl	8004640 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3718      	adds	r7, #24
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b083      	sub	sp, #12
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	460b      	mov	r3, r1
 8002cde:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002ce0:	78fb      	ldrb	r3, [r7, #3]
 8002ce2:	f003 020f 	and.w	r2, r3, #15
 8002ce6:	6879      	ldr	r1, [r7, #4]
 8002ce8:	4613      	mov	r3, r2
 8002cea:	00db      	lsls	r3, r3, #3
 8002cec:	4413      	add	r3, r2
 8002cee:	009b      	lsls	r3, r3, #2
 8002cf0:	440b      	add	r3, r1
 8002cf2:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8002cf6:	681b      	ldr	r3, [r3, #0]
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	607a      	str	r2, [r7, #4]
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	460b      	mov	r3, r1
 8002d12:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d14:	7afb      	ldrb	r3, [r7, #11]
 8002d16:	f003 020f 	and.w	r2, r3, #15
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	00db      	lsls	r3, r3, #3
 8002d1e:	4413      	add	r3, r2
 8002d20:	009b      	lsls	r3, r3, #2
 8002d22:	3338      	adds	r3, #56	; 0x38
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	4413      	add	r3, r2
 8002d28:	3304      	adds	r3, #4
 8002d2a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	687a      	ldr	r2, [r7, #4]
 8002d30:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	683a      	ldr	r2, [r7, #0]
 8002d36:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002d38:	697b      	ldr	r3, [r7, #20]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8002d3e:	697b      	ldr	r3, [r7, #20]
 8002d40:	2201      	movs	r2, #1
 8002d42:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002d44:	7afb      	ldrb	r3, [r7, #11]
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	b2da      	uxtb	r2, r3
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d102      	bne.n	8002d5e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002d58:	687a      	ldr	r2, [r7, #4]
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002d5e:	7afb      	ldrb	r3, [r7, #11]
 8002d60:	f003 030f 	and.w	r3, r3, #15
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d109      	bne.n	8002d7c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	461a      	mov	r2, r3
 8002d74:	6979      	ldr	r1, [r7, #20]
 8002d76:	f001 feab 	bl	8004ad0 <USB_EP0StartXfer>
 8002d7a:	e008      	b.n	8002d8e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	6818      	ldr	r0, [r3, #0]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	691b      	ldr	r3, [r3, #16]
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	461a      	mov	r2, r3
 8002d88:	6979      	ldr	r1, [r7, #20]
 8002d8a:	f001 fc59 	bl	8004640 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002d8e:	2300      	movs	r3, #0
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	3718      	adds	r7, #24
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
 8002da0:	460b      	mov	r3, r1
 8002da2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002da4:	78fb      	ldrb	r3, [r7, #3]
 8002da6:	f003 020f 	and.w	r2, r3, #15
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d901      	bls.n	8002db6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e050      	b.n	8002e58 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002db6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	da0f      	bge.n	8002dde <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002dbe:	78fb      	ldrb	r3, [r7, #3]
 8002dc0:	f003 020f 	and.w	r2, r3, #15
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	00db      	lsls	r3, r3, #3
 8002dc8:	4413      	add	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	3338      	adds	r3, #56	; 0x38
 8002dce:	687a      	ldr	r2, [r7, #4]
 8002dd0:	4413      	add	r3, r2
 8002dd2:	3304      	adds	r3, #4
 8002dd4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	705a      	strb	r2, [r3, #1]
 8002ddc:	e00d      	b.n	8002dfa <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002dde:	78fa      	ldrb	r2, [r7, #3]
 8002de0:	4613      	mov	r3, r2
 8002de2:	00db      	lsls	r3, r3, #3
 8002de4:	4413      	add	r3, r2
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	4413      	add	r3, r2
 8002df0:	3304      	adds	r3, #4
 8002df2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002e00:	78fb      	ldrb	r3, [r7, #3]
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	b2da      	uxtb	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d101      	bne.n	8002e1a <HAL_PCD_EP_SetStall+0x82>
 8002e16:	2302      	movs	r3, #2
 8002e18:	e01e      	b.n	8002e58 <HAL_PCD_EP_SetStall+0xc0>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	68f9      	ldr	r1, [r7, #12]
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f002 f8e9 	bl	8005000 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002e2e:	78fb      	ldrb	r3, [r7, #3]
 8002e30:	f003 030f 	and.w	r3, r3, #15
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10a      	bne.n	8002e4e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6818      	ldr	r0, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	b2d9      	uxtb	r1, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002e48:	461a      	mov	r2, r3
 8002e4a:	f002 fad9 	bl	8005400 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3710      	adds	r7, #16
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	460b      	mov	r3, r1
 8002e6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002e6c:	78fb      	ldrb	r3, [r7, #3]
 8002e6e:	f003 020f 	and.w	r2, r3, #15
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d901      	bls.n	8002e7e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e042      	b.n	8002f04 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002e7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	da0f      	bge.n	8002ea6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e86:	78fb      	ldrb	r3, [r7, #3]
 8002e88:	f003 020f 	and.w	r2, r3, #15
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	00db      	lsls	r3, r3, #3
 8002e90:	4413      	add	r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	3338      	adds	r3, #56	; 0x38
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	4413      	add	r3, r2
 8002e9a:	3304      	adds	r3, #4
 8002e9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	705a      	strb	r2, [r3, #1]
 8002ea4:	e00f      	b.n	8002ec6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ea6:	78fb      	ldrb	r3, [r7, #3]
 8002ea8:	f003 020f 	and.w	r2, r3, #15
 8002eac:	4613      	mov	r3, r2
 8002eae:	00db      	lsls	r3, r3, #3
 8002eb0:	4413      	add	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	4413      	add	r3, r2
 8002ebc:	3304      	adds	r3, #4
 8002ebe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002ecc:	78fb      	ldrb	r3, [r7, #3]
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	b2da      	uxtb	r2, r3
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d101      	bne.n	8002ee6 <HAL_PCD_EP_ClrStall+0x86>
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	e00e      	b.n	8002f04 <HAL_PCD_EP_ClrStall+0xa4>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68f9      	ldr	r1, [r7, #12]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f002 f8f1 	bl	80050dc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002f02:	2300      	movs	r3, #0
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3710      	adds	r7, #16
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	460b      	mov	r3, r1
 8002f16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002f18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	da0c      	bge.n	8002f3a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f20:	78fb      	ldrb	r3, [r7, #3]
 8002f22:	f003 020f 	and.w	r2, r3, #15
 8002f26:	4613      	mov	r3, r2
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	4413      	add	r3, r2
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	3338      	adds	r3, #56	; 0x38
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	4413      	add	r3, r2
 8002f34:	3304      	adds	r3, #4
 8002f36:	60fb      	str	r3, [r7, #12]
 8002f38:	e00c      	b.n	8002f54 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f3a:	78fb      	ldrb	r3, [r7, #3]
 8002f3c:	f003 020f 	and.w	r2, r3, #15
 8002f40:	4613      	mov	r3, r2
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	4413      	add	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	4413      	add	r3, r2
 8002f50:	3304      	adds	r3, #4
 8002f52:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68f9      	ldr	r1, [r7, #12]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f001 ff10 	bl	8004d80 <USB_EPStopXfer>
 8002f60:	4603      	mov	r3, r0
 8002f62:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002f64:	7afb      	ldrb	r3, [r7, #11]
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}

08002f6e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f6e:	b580      	push	{r7, lr}
 8002f70:	b08a      	sub	sp, #40	; 0x28
 8002f72:	af02      	add	r7, sp, #8
 8002f74:	6078      	str	r0, [r7, #4]
 8002f76:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	4613      	mov	r3, r2
 8002f86:	00db      	lsls	r3, r3, #3
 8002f88:	4413      	add	r3, r2
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	3338      	adds	r3, #56	; 0x38
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	4413      	add	r3, r2
 8002f92:	3304      	adds	r3, #4
 8002f94:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6a1a      	ldr	r2, [r3, #32]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d901      	bls.n	8002fa6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e06c      	b.n	8003080 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	699a      	ldr	r2, [r3, #24]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	69fa      	ldr	r2, [r7, #28]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d902      	bls.n	8002fc2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	3303      	adds	r3, #3
 8002fc6:	089b      	lsrs	r3, r3, #2
 8002fc8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002fca:	e02b      	b.n	8003024 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	699a      	ldr	r2, [r3, #24]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	69fa      	ldr	r2, [r7, #28]
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d902      	bls.n	8002fe8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	3303      	adds	r3, #3
 8002fec:	089b      	lsrs	r3, r3, #2
 8002fee:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6919      	ldr	r1, [r3, #16]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003000:	b2db      	uxtb	r3, r3
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	4603      	mov	r3, r0
 8003006:	6978      	ldr	r0, [r7, #20]
 8003008:	f001 ff64 	bl	8004ed4 <USB_WritePacket>

    ep->xfer_buff  += len;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	691a      	ldr	r2, [r3, #16]
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	441a      	add	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6a1a      	ldr	r2, [r3, #32]
 800301c:	69fb      	ldr	r3, [r7, #28]
 800301e:	441a      	add	r2, r3
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	015a      	lsls	r2, r3, #5
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	4413      	add	r3, r2
 800302c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003030:	699b      	ldr	r3, [r3, #24]
 8003032:	b29b      	uxth	r3, r3
 8003034:	69ba      	ldr	r2, [r7, #24]
 8003036:	429a      	cmp	r2, r3
 8003038:	d809      	bhi.n	800304e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6a1a      	ldr	r2, [r3, #32]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003042:	429a      	cmp	r2, r3
 8003044:	d203      	bcs.n	800304e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	699b      	ldr	r3, [r3, #24]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1be      	bne.n	8002fcc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	699a      	ldr	r2, [r3, #24]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	6a1b      	ldr	r3, [r3, #32]
 8003056:	429a      	cmp	r2, r3
 8003058:	d811      	bhi.n	800307e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	f003 030f 	and.w	r3, r3, #15
 8003060:	2201      	movs	r2, #1
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800306e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	43db      	mvns	r3, r3
 8003074:	6939      	ldr	r1, [r7, #16]
 8003076:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800307a:	4013      	ands	r3, r2
 800307c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800307e:	2300      	movs	r3, #0
}
 8003080:	4618      	mov	r0, r3
 8003082:	3720      	adds	r7, #32
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b088      	sub	sp, #32
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	333c      	adds	r3, #60	; 0x3c
 80030a0:	3304      	adds	r3, #4
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	015a      	lsls	r2, r3, #5
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	4413      	add	r3, r2
 80030ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d17b      	bne.n	80031b6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	f003 0308 	and.w	r3, r3, #8
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d015      	beq.n	80030f4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	4a61      	ldr	r2, [pc, #388]	; (8003250 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	f240 80b9 	bls.w	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 80b3 	beq.w	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	015a      	lsls	r2, r3, #5
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	4413      	add	r3, r2
 80030e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80030ea:	461a      	mov	r2, r3
 80030ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80030f0:	6093      	str	r3, [r2, #8]
 80030f2:	e0a7      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	f003 0320 	and.w	r3, r3, #32
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d009      	beq.n	8003112 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	015a      	lsls	r2, r3, #5
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	4413      	add	r3, r2
 8003106:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800310a:	461a      	mov	r2, r3
 800310c:	2320      	movs	r3, #32
 800310e:	6093      	str	r3, [r2, #8]
 8003110:	e098      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003118:	2b00      	cmp	r3, #0
 800311a:	f040 8093 	bne.w	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	4a4b      	ldr	r2, [pc, #300]	; (8003250 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d90f      	bls.n	8003146 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800312c:	2b00      	cmp	r3, #0
 800312e:	d00a      	beq.n	8003146 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	015a      	lsls	r2, r3, #5
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	4413      	add	r3, r2
 8003138:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800313c:	461a      	mov	r2, r3
 800313e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003142:	6093      	str	r3, [r2, #8]
 8003144:	e07e      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	4613      	mov	r3, r2
 800314a:	00db      	lsls	r3, r3, #3
 800314c:	4413      	add	r3, r2
 800314e:	009b      	lsls	r3, r3, #2
 8003150:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	4413      	add	r3, r2
 8003158:	3304      	adds	r3, #4
 800315a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	69da      	ldr	r2, [r3, #28]
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	0159      	lsls	r1, r3, #5
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	440b      	add	r3, r1
 8003168:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003172:	1ad2      	subs	r2, r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d114      	bne.n	80031a8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d109      	bne.n	800319a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003190:	461a      	mov	r2, r3
 8003192:	2101      	movs	r1, #1
 8003194:	f002 f934 	bl	8005400 <USB_EP0_OutStart>
 8003198:	e006      	b.n	80031a8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	691a      	ldr	r2, [r3, #16]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6a1b      	ldr	r3, [r3, #32]
 80031a2:	441a      	add	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	b2db      	uxtb	r3, r3
 80031ac:	4619      	mov	r1, r3
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f004 fbec 	bl	800798c <HAL_PCD_DataOutStageCallback>
 80031b4:	e046      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80031b6:	697b      	ldr	r3, [r7, #20]
 80031b8:	4a26      	ldr	r2, [pc, #152]	; (8003254 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d124      	bne.n	8003208 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00a      	beq.n	80031de <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	015a      	lsls	r2, r3, #5
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	4413      	add	r3, r2
 80031d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031d4:	461a      	mov	r2, r3
 80031d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031da:	6093      	str	r3, [r2, #8]
 80031dc:	e032      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	f003 0320 	and.w	r3, r3, #32
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d008      	beq.n	80031fa <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	015a      	lsls	r2, r3, #5
 80031ec:	69bb      	ldr	r3, [r7, #24]
 80031ee:	4413      	add	r3, r2
 80031f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031f4:	461a      	mov	r2, r3
 80031f6:	2320      	movs	r3, #32
 80031f8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	4619      	mov	r1, r3
 8003200:	6878      	ldr	r0, [r7, #4]
 8003202:	f004 fbc3 	bl	800798c <HAL_PCD_DataOutStageCallback>
 8003206:	e01d      	b.n	8003244 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d114      	bne.n	8003238 <PCD_EP_OutXfrComplete_int+0x1b0>
 800320e:	6879      	ldr	r1, [r7, #4]
 8003210:	683a      	ldr	r2, [r7, #0]
 8003212:	4613      	mov	r3, r2
 8003214:	00db      	lsls	r3, r3, #3
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	440b      	add	r3, r1
 800321c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d108      	bne.n	8003238 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6818      	ldr	r0, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003230:	461a      	mov	r2, r3
 8003232:	2100      	movs	r1, #0
 8003234:	f002 f8e4 	bl	8005400 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	4619      	mov	r1, r3
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f004 fba4 	bl	800798c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3720      	adds	r7, #32
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	4f54300a 	.word	0x4f54300a
 8003254:	4f54310a 	.word	0x4f54310a

08003258 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b086      	sub	sp, #24
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	333c      	adds	r3, #60	; 0x3c
 8003270:	3304      	adds	r3, #4
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	015a      	lsls	r2, r3, #5
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	4413      	add	r3, r2
 800327e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003282:	689b      	ldr	r3, [r3, #8]
 8003284:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	4a15      	ldr	r2, [pc, #84]	; (80032e0 <PCD_EP_OutSetupPacket_int+0x88>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d90e      	bls.n	80032ac <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003294:	2b00      	cmp	r3, #0
 8003296:	d009      	beq.n	80032ac <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	015a      	lsls	r2, r3, #5
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	4413      	add	r3, r2
 80032a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032a4:	461a      	mov	r2, r3
 80032a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80032aa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f004 fb5b 	bl	8007968 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	4a0a      	ldr	r2, [pc, #40]	; (80032e0 <PCD_EP_OutSetupPacket_int+0x88>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d90c      	bls.n	80032d4 <PCD_EP_OutSetupPacket_int+0x7c>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	2b01      	cmp	r3, #1
 80032c0:	d108      	bne.n	80032d4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80032cc:	461a      	mov	r2, r3
 80032ce:	2101      	movs	r1, #1
 80032d0:	f002 f896 	bl	8005400 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3718      	adds	r7, #24
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	4f54300a 	.word	0x4f54300a

080032e4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	460b      	mov	r3, r1
 80032ee:	70fb      	strb	r3, [r7, #3]
 80032f0:	4613      	mov	r3, r2
 80032f2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fa:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80032fc:	78fb      	ldrb	r3, [r7, #3]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d107      	bne.n	8003312 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003302:	883b      	ldrh	r3, [r7, #0]
 8003304:	0419      	lsls	r1, r3, #16
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	68ba      	ldr	r2, [r7, #8]
 800330c:	430a      	orrs	r2, r1
 800330e:	629a      	str	r2, [r3, #40]	; 0x28
 8003310:	e028      	b.n	8003364 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003318:	0c1b      	lsrs	r3, r3, #16
 800331a:	68ba      	ldr	r2, [r7, #8]
 800331c:	4413      	add	r3, r2
 800331e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003320:	2300      	movs	r3, #0
 8003322:	73fb      	strb	r3, [r7, #15]
 8003324:	e00d      	b.n	8003342 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	7bfb      	ldrb	r3, [r7, #15]
 800332c:	3340      	adds	r3, #64	; 0x40
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	0c1b      	lsrs	r3, r3, #16
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	4413      	add	r3, r2
 800333a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800333c:	7bfb      	ldrb	r3, [r7, #15]
 800333e:	3301      	adds	r3, #1
 8003340:	73fb      	strb	r3, [r7, #15]
 8003342:	7bfa      	ldrb	r2, [r7, #15]
 8003344:	78fb      	ldrb	r3, [r7, #3]
 8003346:	3b01      	subs	r3, #1
 8003348:	429a      	cmp	r2, r3
 800334a:	d3ec      	bcc.n	8003326 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800334c:	883b      	ldrh	r3, [r7, #0]
 800334e:	0418      	lsls	r0, r3, #16
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6819      	ldr	r1, [r3, #0]
 8003354:	78fb      	ldrb	r3, [r7, #3]
 8003356:	3b01      	subs	r3, #1
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	4302      	orrs	r2, r0
 800335c:	3340      	adds	r3, #64	; 0x40
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003364:	2300      	movs	r3, #0
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr

08003372 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003372:	b480      	push	{r7}
 8003374:	b083      	sub	sp, #12
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
 800337a:	460b      	mov	r3, r1
 800337c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	887a      	ldrh	r2, [r7, #2]
 8003384:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003386:	2300      	movs	r3, #0
}
 8003388:	4618      	mov	r0, r3
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	460b      	mov	r3, r1
 800339e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d101      	bne.n	80033be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e267      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d075      	beq.n	80034b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033ca:	4b88      	ldr	r3, [pc, #544]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f003 030c 	and.w	r3, r3, #12
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d00c      	beq.n	80033f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033d6:	4b85      	ldr	r3, [pc, #532]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033de:	2b08      	cmp	r3, #8
 80033e0:	d112      	bne.n	8003408 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033e2:	4b82      	ldr	r3, [pc, #520]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033ee:	d10b      	bne.n	8003408 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f0:	4b7e      	ldr	r3, [pc, #504]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d05b      	beq.n	80034b4 <HAL_RCC_OscConfig+0x108>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d157      	bne.n	80034b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e242      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003410:	d106      	bne.n	8003420 <HAL_RCC_OscConfig+0x74>
 8003412:	4b76      	ldr	r3, [pc, #472]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a75      	ldr	r2, [pc, #468]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	e01d      	b.n	800345c <HAL_RCC_OscConfig+0xb0>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003428:	d10c      	bne.n	8003444 <HAL_RCC_OscConfig+0x98>
 800342a:	4b70      	ldr	r3, [pc, #448]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a6f      	ldr	r2, [pc, #444]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003430:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	4b6d      	ldr	r3, [pc, #436]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a6c      	ldr	r2, [pc, #432]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 800343c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	e00b      	b.n	800345c <HAL_RCC_OscConfig+0xb0>
 8003444:	4b69      	ldr	r3, [pc, #420]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a68      	ldr	r2, [pc, #416]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 800344a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344e:	6013      	str	r3, [r2, #0]
 8003450:	4b66      	ldr	r3, [pc, #408]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a65      	ldr	r2, [pc, #404]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800345a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d013      	beq.n	800348c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003464:	f7fd fbb2 	bl	8000bcc <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800346c:	f7fd fbae 	bl	8000bcc <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b64      	cmp	r3, #100	; 0x64
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e207      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800347e:	4b5b      	ldr	r3, [pc, #364]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0f0      	beq.n	800346c <HAL_RCC_OscConfig+0xc0>
 800348a:	e014      	b.n	80034b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800348c:	f7fd fb9e 	bl	8000bcc <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003492:	e008      	b.n	80034a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003494:	f7fd fb9a 	bl	8000bcc <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	2b64      	cmp	r3, #100	; 0x64
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e1f3      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034a6:	4b51      	ldr	r3, [pc, #324]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d1f0      	bne.n	8003494 <HAL_RCC_OscConfig+0xe8>
 80034b2:	e000      	b.n	80034b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d063      	beq.n	800358a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034c2:	4b4a      	ldr	r3, [pc, #296]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 030c 	and.w	r3, r3, #12
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00b      	beq.n	80034e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ce:	4b47      	ldr	r3, [pc, #284]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80034d6:	2b08      	cmp	r3, #8
 80034d8:	d11c      	bne.n	8003514 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034da:	4b44      	ldr	r3, [pc, #272]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d116      	bne.n	8003514 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e6:	4b41      	ldr	r3, [pc, #260]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d005      	beq.n	80034fe <HAL_RCC_OscConfig+0x152>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d001      	beq.n	80034fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e1c7      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034fe:	4b3b      	ldr	r3, [pc, #236]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	4937      	ldr	r1, [pc, #220]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 800350e:	4313      	orrs	r3, r2
 8003510:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003512:	e03a      	b.n	800358a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d020      	beq.n	800355e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800351c:	4b34      	ldr	r3, [pc, #208]	; (80035f0 <HAL_RCC_OscConfig+0x244>)
 800351e:	2201      	movs	r2, #1
 8003520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003522:	f7fd fb53 	bl	8000bcc <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003528:	e008      	b.n	800353c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800352a:	f7fd fb4f 	bl	8000bcc <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e1a8      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800353c:	4b2b      	ldr	r3, [pc, #172]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0302 	and.w	r3, r3, #2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0f0      	beq.n	800352a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003548:	4b28      	ldr	r3, [pc, #160]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	00db      	lsls	r3, r3, #3
 8003556:	4925      	ldr	r1, [pc, #148]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003558:	4313      	orrs	r3, r2
 800355a:	600b      	str	r3, [r1, #0]
 800355c:	e015      	b.n	800358a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800355e:	4b24      	ldr	r3, [pc, #144]	; (80035f0 <HAL_RCC_OscConfig+0x244>)
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003564:	f7fd fb32 	bl	8000bcc <HAL_GetTick>
 8003568:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800356a:	e008      	b.n	800357e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800356c:	f7fd fb2e 	bl	8000bcc <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	2b02      	cmp	r3, #2
 8003578:	d901      	bls.n	800357e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e187      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800357e:	4b1b      	ldr	r3, [pc, #108]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d1f0      	bne.n	800356c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0308 	and.w	r3, r3, #8
 8003592:	2b00      	cmp	r3, #0
 8003594:	d036      	beq.n	8003604 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d016      	beq.n	80035cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800359e:	4b15      	ldr	r3, [pc, #84]	; (80035f4 <HAL_RCC_OscConfig+0x248>)
 80035a0:	2201      	movs	r2, #1
 80035a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035a4:	f7fd fb12 	bl	8000bcc <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035ac:	f7fd fb0e 	bl	8000bcc <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e167      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035be:	4b0b      	ldr	r3, [pc, #44]	; (80035ec <HAL_RCC_OscConfig+0x240>)
 80035c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0f0      	beq.n	80035ac <HAL_RCC_OscConfig+0x200>
 80035ca:	e01b      	b.n	8003604 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035cc:	4b09      	ldr	r3, [pc, #36]	; (80035f4 <HAL_RCC_OscConfig+0x248>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d2:	f7fd fafb 	bl	8000bcc <HAL_GetTick>
 80035d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035d8:	e00e      	b.n	80035f8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035da:	f7fd faf7 	bl	8000bcc <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d907      	bls.n	80035f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e150      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
 80035ec:	40023800 	.word	0x40023800
 80035f0:	42470000 	.word	0x42470000
 80035f4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f8:	4b88      	ldr	r3, [pc, #544]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80035fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1ea      	bne.n	80035da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b00      	cmp	r3, #0
 800360e:	f000 8097 	beq.w	8003740 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003612:	2300      	movs	r3, #0
 8003614:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003616:	4b81      	ldr	r3, [pc, #516]	; (800381c <HAL_RCC_OscConfig+0x470>)
 8003618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10f      	bne.n	8003642 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003622:	2300      	movs	r3, #0
 8003624:	60bb      	str	r3, [r7, #8]
 8003626:	4b7d      	ldr	r3, [pc, #500]	; (800381c <HAL_RCC_OscConfig+0x470>)
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	4a7c      	ldr	r2, [pc, #496]	; (800381c <HAL_RCC_OscConfig+0x470>)
 800362c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003630:	6413      	str	r3, [r2, #64]	; 0x40
 8003632:	4b7a      	ldr	r3, [pc, #488]	; (800381c <HAL_RCC_OscConfig+0x470>)
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800363a:	60bb      	str	r3, [r7, #8]
 800363c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800363e:	2301      	movs	r3, #1
 8003640:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003642:	4b77      	ldr	r3, [pc, #476]	; (8003820 <HAL_RCC_OscConfig+0x474>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800364a:	2b00      	cmp	r3, #0
 800364c:	d118      	bne.n	8003680 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800364e:	4b74      	ldr	r3, [pc, #464]	; (8003820 <HAL_RCC_OscConfig+0x474>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a73      	ldr	r2, [pc, #460]	; (8003820 <HAL_RCC_OscConfig+0x474>)
 8003654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003658:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800365a:	f7fd fab7 	bl	8000bcc <HAL_GetTick>
 800365e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003660:	e008      	b.n	8003674 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003662:	f7fd fab3 	bl	8000bcc <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b02      	cmp	r3, #2
 800366e:	d901      	bls.n	8003674 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e10c      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003674:	4b6a      	ldr	r3, [pc, #424]	; (8003820 <HAL_RCC_OscConfig+0x474>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800367c:	2b00      	cmp	r3, #0
 800367e:	d0f0      	beq.n	8003662 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d106      	bne.n	8003696 <HAL_RCC_OscConfig+0x2ea>
 8003688:	4b64      	ldr	r3, [pc, #400]	; (800381c <HAL_RCC_OscConfig+0x470>)
 800368a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800368c:	4a63      	ldr	r2, [pc, #396]	; (800381c <HAL_RCC_OscConfig+0x470>)
 800368e:	f043 0301 	orr.w	r3, r3, #1
 8003692:	6713      	str	r3, [r2, #112]	; 0x70
 8003694:	e01c      	b.n	80036d0 <HAL_RCC_OscConfig+0x324>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	2b05      	cmp	r3, #5
 800369c:	d10c      	bne.n	80036b8 <HAL_RCC_OscConfig+0x30c>
 800369e:	4b5f      	ldr	r3, [pc, #380]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036a2:	4a5e      	ldr	r2, [pc, #376]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036a4:	f043 0304 	orr.w	r3, r3, #4
 80036a8:	6713      	str	r3, [r2, #112]	; 0x70
 80036aa:	4b5c      	ldr	r3, [pc, #368]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036ae:	4a5b      	ldr	r2, [pc, #364]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036b0:	f043 0301 	orr.w	r3, r3, #1
 80036b4:	6713      	str	r3, [r2, #112]	; 0x70
 80036b6:	e00b      	b.n	80036d0 <HAL_RCC_OscConfig+0x324>
 80036b8:	4b58      	ldr	r3, [pc, #352]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036bc:	4a57      	ldr	r2, [pc, #348]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036be:	f023 0301 	bic.w	r3, r3, #1
 80036c2:	6713      	str	r3, [r2, #112]	; 0x70
 80036c4:	4b55      	ldr	r3, [pc, #340]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036c8:	4a54      	ldr	r2, [pc, #336]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036ca:	f023 0304 	bic.w	r3, r3, #4
 80036ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d015      	beq.n	8003704 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d8:	f7fd fa78 	bl	8000bcc <HAL_GetTick>
 80036dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036de:	e00a      	b.n	80036f6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036e0:	f7fd fa74 	bl	8000bcc <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d901      	bls.n	80036f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e0cb      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036f6:	4b49      	ldr	r3, [pc, #292]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80036f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0ee      	beq.n	80036e0 <HAL_RCC_OscConfig+0x334>
 8003702:	e014      	b.n	800372e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003704:	f7fd fa62 	bl	8000bcc <HAL_GetTick>
 8003708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800370a:	e00a      	b.n	8003722 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800370c:	f7fd fa5e 	bl	8000bcc <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	f241 3288 	movw	r2, #5000	; 0x1388
 800371a:	4293      	cmp	r3, r2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e0b5      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003722:	4b3e      	ldr	r3, [pc, #248]	; (800381c <HAL_RCC_OscConfig+0x470>)
 8003724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1ee      	bne.n	800370c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800372e:	7dfb      	ldrb	r3, [r7, #23]
 8003730:	2b01      	cmp	r3, #1
 8003732:	d105      	bne.n	8003740 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003734:	4b39      	ldr	r3, [pc, #228]	; (800381c <HAL_RCC_OscConfig+0x470>)
 8003736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003738:	4a38      	ldr	r2, [pc, #224]	; (800381c <HAL_RCC_OscConfig+0x470>)
 800373a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800373e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 80a1 	beq.w	800388c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800374a:	4b34      	ldr	r3, [pc, #208]	; (800381c <HAL_RCC_OscConfig+0x470>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 030c 	and.w	r3, r3, #12
 8003752:	2b08      	cmp	r3, #8
 8003754:	d05c      	beq.n	8003810 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	2b02      	cmp	r3, #2
 800375c:	d141      	bne.n	80037e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375e:	4b31      	ldr	r3, [pc, #196]	; (8003824 <HAL_RCC_OscConfig+0x478>)
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003764:	f7fd fa32 	bl	8000bcc <HAL_GetTick>
 8003768:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800376a:	e008      	b.n	800377e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800376c:	f7fd fa2e 	bl	8000bcc <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b02      	cmp	r3, #2
 8003778:	d901      	bls.n	800377e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e087      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800377e:	4b27      	ldr	r3, [pc, #156]	; (800381c <HAL_RCC_OscConfig+0x470>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d1f0      	bne.n	800376c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	69da      	ldr	r2, [r3, #28]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a1b      	ldr	r3, [r3, #32]
 8003792:	431a      	orrs	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	019b      	lsls	r3, r3, #6
 800379a:	431a      	orrs	r2, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037a0:	085b      	lsrs	r3, r3, #1
 80037a2:	3b01      	subs	r3, #1
 80037a4:	041b      	lsls	r3, r3, #16
 80037a6:	431a      	orrs	r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ac:	061b      	lsls	r3, r3, #24
 80037ae:	491b      	ldr	r1, [pc, #108]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037b4:	4b1b      	ldr	r3, [pc, #108]	; (8003824 <HAL_RCC_OscConfig+0x478>)
 80037b6:	2201      	movs	r2, #1
 80037b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ba:	f7fd fa07 	bl	8000bcc <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037c2:	f7fd fa03 	bl	8000bcc <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e05c      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037d4:	4b11      	ldr	r3, [pc, #68]	; (800381c <HAL_RCC_OscConfig+0x470>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0f0      	beq.n	80037c2 <HAL_RCC_OscConfig+0x416>
 80037e0:	e054      	b.n	800388c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e2:	4b10      	ldr	r3, [pc, #64]	; (8003824 <HAL_RCC_OscConfig+0x478>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e8:	f7fd f9f0 	bl	8000bcc <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80037f0:	f7fd f9ec 	bl	8000bcc <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e045      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003802:	4b06      	ldr	r3, [pc, #24]	; (800381c <HAL_RCC_OscConfig+0x470>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1f0      	bne.n	80037f0 <HAL_RCC_OscConfig+0x444>
 800380e:	e03d      	b.n	800388c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d107      	bne.n	8003828 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e038      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
 800381c:	40023800 	.word	0x40023800
 8003820:	40007000 	.word	0x40007000
 8003824:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003828:	4b1b      	ldr	r3, [pc, #108]	; (8003898 <HAL_RCC_OscConfig+0x4ec>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	699b      	ldr	r3, [r3, #24]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d028      	beq.n	8003888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003840:	429a      	cmp	r2, r3
 8003842:	d121      	bne.n	8003888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800384e:	429a      	cmp	r2, r3
 8003850:	d11a      	bne.n	8003888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003858:	4013      	ands	r3, r2
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800385e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003860:	4293      	cmp	r3, r2
 8003862:	d111      	bne.n	8003888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800386e:	085b      	lsrs	r3, r3, #1
 8003870:	3b01      	subs	r3, #1
 8003872:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003874:	429a      	cmp	r2, r3
 8003876:	d107      	bne.n	8003888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003882:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003884:	429a      	cmp	r2, r3
 8003886:	d001      	beq.n	800388c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e000      	b.n	800388e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3718      	adds	r7, #24
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	40023800 	.word	0x40023800

0800389c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e0cc      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80038b0:	4b68      	ldr	r3, [pc, #416]	; (8003a54 <HAL_RCC_ClockConfig+0x1b8>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	683a      	ldr	r2, [r7, #0]
 80038ba:	429a      	cmp	r2, r3
 80038bc:	d90c      	bls.n	80038d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038be:	4b65      	ldr	r3, [pc, #404]	; (8003a54 <HAL_RCC_ClockConfig+0x1b8>)
 80038c0:	683a      	ldr	r2, [r7, #0]
 80038c2:	b2d2      	uxtb	r2, r2
 80038c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038c6:	4b63      	ldr	r3, [pc, #396]	; (8003a54 <HAL_RCC_ClockConfig+0x1b8>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d001      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e0b8      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0302 	and.w	r3, r3, #2
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d020      	beq.n	8003926 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 0304 	and.w	r3, r3, #4
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d005      	beq.n	80038fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038f0:	4b59      	ldr	r3, [pc, #356]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	4a58      	ldr	r2, [pc, #352]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 80038f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80038fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f003 0308 	and.w	r3, r3, #8
 8003904:	2b00      	cmp	r3, #0
 8003906:	d005      	beq.n	8003914 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003908:	4b53      	ldr	r3, [pc, #332]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	4a52      	ldr	r2, [pc, #328]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 800390e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003912:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003914:	4b50      	ldr	r3, [pc, #320]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	494d      	ldr	r1, [pc, #308]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 8003922:	4313      	orrs	r3, r2
 8003924:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d044      	beq.n	80039bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d107      	bne.n	800394a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393a:	4b47      	ldr	r3, [pc, #284]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d119      	bne.n	800397a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e07f      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	2b02      	cmp	r3, #2
 8003950:	d003      	beq.n	800395a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003956:	2b03      	cmp	r3, #3
 8003958:	d107      	bne.n	800396a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800395a:	4b3f      	ldr	r3, [pc, #252]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d109      	bne.n	800397a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e06f      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800396a:	4b3b      	ldr	r3, [pc, #236]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e067      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800397a:	4b37      	ldr	r3, [pc, #220]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f023 0203 	bic.w	r2, r3, #3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	4934      	ldr	r1, [pc, #208]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 8003988:	4313      	orrs	r3, r2
 800398a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800398c:	f7fd f91e 	bl	8000bcc <HAL_GetTick>
 8003990:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003992:	e00a      	b.n	80039aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003994:	f7fd f91a 	bl	8000bcc <HAL_GetTick>
 8003998:	4602      	mov	r2, r0
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	f241 3288 	movw	r2, #5000	; 0x1388
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e04f      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039aa:	4b2b      	ldr	r3, [pc, #172]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f003 020c 	and.w	r2, r3, #12
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d1eb      	bne.n	8003994 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80039bc:	4b25      	ldr	r3, [pc, #148]	; (8003a54 <HAL_RCC_ClockConfig+0x1b8>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0307 	and.w	r3, r3, #7
 80039c4:	683a      	ldr	r2, [r7, #0]
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d20c      	bcs.n	80039e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ca:	4b22      	ldr	r3, [pc, #136]	; (8003a54 <HAL_RCC_ClockConfig+0x1b8>)
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d2:	4b20      	ldr	r3, [pc, #128]	; (8003a54 <HAL_RCC_ClockConfig+0x1b8>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d001      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e032      	b.n	8003a4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0304 	and.w	r3, r3, #4
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d008      	beq.n	8003a02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039f0:	4b19      	ldr	r3, [pc, #100]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	4916      	ldr	r1, [pc, #88]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0308 	and.w	r3, r3, #8
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d009      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003a0e:	4b12      	ldr	r3, [pc, #72]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	490e      	ldr	r1, [pc, #56]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003a22:	f000 f821 	bl	8003a68 <HAL_RCC_GetSysClockFreq>
 8003a26:	4602      	mov	r2, r0
 8003a28:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <HAL_RCC_ClockConfig+0x1bc>)
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	091b      	lsrs	r3, r3, #4
 8003a2e:	f003 030f 	and.w	r3, r3, #15
 8003a32:	490a      	ldr	r1, [pc, #40]	; (8003a5c <HAL_RCC_ClockConfig+0x1c0>)
 8003a34:	5ccb      	ldrb	r3, [r1, r3]
 8003a36:	fa22 f303 	lsr.w	r3, r2, r3
 8003a3a:	4a09      	ldr	r2, [pc, #36]	; (8003a60 <HAL_RCC_ClockConfig+0x1c4>)
 8003a3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003a3e:	4b09      	ldr	r3, [pc, #36]	; (8003a64 <HAL_RCC_ClockConfig+0x1c8>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fd f87e 	bl	8000b44 <HAL_InitTick>

  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	40023c00 	.word	0x40023c00
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	08007fa8 	.word	0x08007fa8
 8003a60:	20000000 	.word	0x20000000
 8003a64:	20000004 	.word	0x20000004

08003a68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a6c:	b094      	sub	sp, #80	; 0x50
 8003a6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	647b      	str	r3, [r7, #68]	; 0x44
 8003a74:	2300      	movs	r3, #0
 8003a76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a78:	2300      	movs	r3, #0
 8003a7a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a80:	4b79      	ldr	r3, [pc, #484]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f003 030c 	and.w	r3, r3, #12
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d00d      	beq.n	8003aa8 <HAL_RCC_GetSysClockFreq+0x40>
 8003a8c:	2b08      	cmp	r3, #8
 8003a8e:	f200 80e1 	bhi.w	8003c54 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d002      	beq.n	8003a9c <HAL_RCC_GetSysClockFreq+0x34>
 8003a96:	2b04      	cmp	r3, #4
 8003a98:	d003      	beq.n	8003aa2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003a9a:	e0db      	b.n	8003c54 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a9c:	4b73      	ldr	r3, [pc, #460]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x204>)
 8003a9e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003aa0:	e0db      	b.n	8003c5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003aa2:	4b72      	ldr	r3, [pc, #456]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x204>)
 8003aa4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003aa6:	e0d8      	b.n	8003c5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003aa8:	4b6f      	ldr	r3, [pc, #444]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ab0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ab2:	4b6d      	ldr	r3, [pc, #436]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d063      	beq.n	8003b86 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003abe:	4b6a      	ldr	r3, [pc, #424]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	099b      	lsrs	r3, r3, #6
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ac8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003acc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ad0:	633b      	str	r3, [r7, #48]	; 0x30
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	637b      	str	r3, [r7, #52]	; 0x34
 8003ad6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003ada:	4622      	mov	r2, r4
 8003adc:	462b      	mov	r3, r5
 8003ade:	f04f 0000 	mov.w	r0, #0
 8003ae2:	f04f 0100 	mov.w	r1, #0
 8003ae6:	0159      	lsls	r1, r3, #5
 8003ae8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003aec:	0150      	lsls	r0, r2, #5
 8003aee:	4602      	mov	r2, r0
 8003af0:	460b      	mov	r3, r1
 8003af2:	4621      	mov	r1, r4
 8003af4:	1a51      	subs	r1, r2, r1
 8003af6:	6139      	str	r1, [r7, #16]
 8003af8:	4629      	mov	r1, r5
 8003afa:	eb63 0301 	sbc.w	r3, r3, r1
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	f04f 0200 	mov.w	r2, #0
 8003b04:	f04f 0300 	mov.w	r3, #0
 8003b08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b0c:	4659      	mov	r1, fp
 8003b0e:	018b      	lsls	r3, r1, #6
 8003b10:	4651      	mov	r1, sl
 8003b12:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b16:	4651      	mov	r1, sl
 8003b18:	018a      	lsls	r2, r1, #6
 8003b1a:	4651      	mov	r1, sl
 8003b1c:	ebb2 0801 	subs.w	r8, r2, r1
 8003b20:	4659      	mov	r1, fp
 8003b22:	eb63 0901 	sbc.w	r9, r3, r1
 8003b26:	f04f 0200 	mov.w	r2, #0
 8003b2a:	f04f 0300 	mov.w	r3, #0
 8003b2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b3a:	4690      	mov	r8, r2
 8003b3c:	4699      	mov	r9, r3
 8003b3e:	4623      	mov	r3, r4
 8003b40:	eb18 0303 	adds.w	r3, r8, r3
 8003b44:	60bb      	str	r3, [r7, #8]
 8003b46:	462b      	mov	r3, r5
 8003b48:	eb49 0303 	adc.w	r3, r9, r3
 8003b4c:	60fb      	str	r3, [r7, #12]
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	f04f 0300 	mov.w	r3, #0
 8003b56:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b5a:	4629      	mov	r1, r5
 8003b5c:	028b      	lsls	r3, r1, #10
 8003b5e:	4621      	mov	r1, r4
 8003b60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b64:	4621      	mov	r1, r4
 8003b66:	028a      	lsls	r2, r1, #10
 8003b68:	4610      	mov	r0, r2
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b6e:	2200      	movs	r2, #0
 8003b70:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b72:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b78:	f7fc fb26 	bl	80001c8 <__aeabi_uldivmod>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4613      	mov	r3, r2
 8003b82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b84:	e058      	b.n	8003c38 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b86:	4b38      	ldr	r3, [pc, #224]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	099b      	lsrs	r3, r3, #6
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	4618      	mov	r0, r3
 8003b90:	4611      	mov	r1, r2
 8003b92:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b96:	623b      	str	r3, [r7, #32]
 8003b98:	2300      	movs	r3, #0
 8003b9a:	627b      	str	r3, [r7, #36]	; 0x24
 8003b9c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	464b      	mov	r3, r9
 8003ba4:	f04f 0000 	mov.w	r0, #0
 8003ba8:	f04f 0100 	mov.w	r1, #0
 8003bac:	0159      	lsls	r1, r3, #5
 8003bae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003bb2:	0150      	lsls	r0, r2, #5
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	4641      	mov	r1, r8
 8003bba:	ebb2 0a01 	subs.w	sl, r2, r1
 8003bbe:	4649      	mov	r1, r9
 8003bc0:	eb63 0b01 	sbc.w	fp, r3, r1
 8003bc4:	f04f 0200 	mov.w	r2, #0
 8003bc8:	f04f 0300 	mov.w	r3, #0
 8003bcc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003bd0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003bd4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003bd8:	ebb2 040a 	subs.w	r4, r2, sl
 8003bdc:	eb63 050b 	sbc.w	r5, r3, fp
 8003be0:	f04f 0200 	mov.w	r2, #0
 8003be4:	f04f 0300 	mov.w	r3, #0
 8003be8:	00eb      	lsls	r3, r5, #3
 8003bea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003bee:	00e2      	lsls	r2, r4, #3
 8003bf0:	4614      	mov	r4, r2
 8003bf2:	461d      	mov	r5, r3
 8003bf4:	4643      	mov	r3, r8
 8003bf6:	18e3      	adds	r3, r4, r3
 8003bf8:	603b      	str	r3, [r7, #0]
 8003bfa:	464b      	mov	r3, r9
 8003bfc:	eb45 0303 	adc.w	r3, r5, r3
 8003c00:	607b      	str	r3, [r7, #4]
 8003c02:	f04f 0200 	mov.w	r2, #0
 8003c06:	f04f 0300 	mov.w	r3, #0
 8003c0a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003c0e:	4629      	mov	r1, r5
 8003c10:	028b      	lsls	r3, r1, #10
 8003c12:	4621      	mov	r1, r4
 8003c14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003c18:	4621      	mov	r1, r4
 8003c1a:	028a      	lsls	r2, r1, #10
 8003c1c:	4610      	mov	r0, r2
 8003c1e:	4619      	mov	r1, r3
 8003c20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c22:	2200      	movs	r2, #0
 8003c24:	61bb      	str	r3, [r7, #24]
 8003c26:	61fa      	str	r2, [r7, #28]
 8003c28:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c2c:	f7fc facc 	bl	80001c8 <__aeabi_uldivmod>
 8003c30:	4602      	mov	r2, r0
 8003c32:	460b      	mov	r3, r1
 8003c34:	4613      	mov	r3, r2
 8003c36:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c38:	4b0b      	ldr	r3, [pc, #44]	; (8003c68 <HAL_RCC_GetSysClockFreq+0x200>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	0c1b      	lsrs	r3, r3, #16
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	3301      	adds	r3, #1
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003c48:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003c4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c50:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c52:	e002      	b.n	8003c5a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c54:	4b05      	ldr	r3, [pc, #20]	; (8003c6c <HAL_RCC_GetSysClockFreq+0x204>)
 8003c56:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003c58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c5a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3750      	adds	r7, #80	; 0x50
 8003c60:	46bd      	mov	sp, r7
 8003c62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c66:	bf00      	nop
 8003c68:	40023800 	.word	0x40023800
 8003c6c:	00f42400 	.word	0x00f42400

08003c70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c74:	4b03      	ldr	r3, [pc, #12]	; (8003c84 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c76:	681b      	ldr	r3, [r3, #0]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	20000000 	.word	0x20000000

08003c88 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003c88:	b084      	sub	sp, #16
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b084      	sub	sp, #16
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
 8003c92:	f107 001c 	add.w	r0, r7, #28
 8003c96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d122      	bne.n	8003ce6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ca4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8003cb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003cc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d105      	bne.n	8003cda <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	68db      	ldr	r3, [r3, #12]
 8003cd2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003cda:	6878      	ldr	r0, [r7, #4]
 8003cdc:	f001 fbee 	bl	80054bc <USB_CoreReset>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	73fb      	strb	r3, [r7, #15]
 8003ce4:	e01a      	b.n	8003d1c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f001 fbe2 	bl	80054bc <USB_CoreReset>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003cfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d106      	bne.n	8003d10 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d06:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	639a      	str	r2, [r3, #56]	; 0x38
 8003d0e:	e005      	b.n	8003d1c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d14:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d10b      	bne.n	8003d3a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f043 0206 	orr.w	r2, r3, #6
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f043 0220 	orr.w	r2, r3, #32
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003d46:	b004      	add	sp, #16
 8003d48:	4770      	bx	lr
	...

08003d4c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b087      	sub	sp, #28
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	4613      	mov	r3, r2
 8003d58:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003d5a:	79fb      	ldrb	r3, [r7, #7]
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d165      	bne.n	8003e2c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	4a41      	ldr	r2, [pc, #260]	; (8003e68 <USB_SetTurnaroundTime+0x11c>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d906      	bls.n	8003d76 <USB_SetTurnaroundTime+0x2a>
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4a40      	ldr	r2, [pc, #256]	; (8003e6c <USB_SetTurnaroundTime+0x120>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d202      	bcs.n	8003d76 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003d70:	230f      	movs	r3, #15
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	e062      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	4a3c      	ldr	r2, [pc, #240]	; (8003e6c <USB_SetTurnaroundTime+0x120>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d306      	bcc.n	8003d8c <USB_SetTurnaroundTime+0x40>
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	4a3b      	ldr	r2, [pc, #236]	; (8003e70 <USB_SetTurnaroundTime+0x124>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d202      	bcs.n	8003d8c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003d86:	230e      	movs	r3, #14
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	e057      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	4a38      	ldr	r2, [pc, #224]	; (8003e70 <USB_SetTurnaroundTime+0x124>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d306      	bcc.n	8003da2 <USB_SetTurnaroundTime+0x56>
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	4a37      	ldr	r2, [pc, #220]	; (8003e74 <USB_SetTurnaroundTime+0x128>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d202      	bcs.n	8003da2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003d9c:	230d      	movs	r3, #13
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	e04c      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	4a33      	ldr	r2, [pc, #204]	; (8003e74 <USB_SetTurnaroundTime+0x128>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d306      	bcc.n	8003db8 <USB_SetTurnaroundTime+0x6c>
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	4a32      	ldr	r2, [pc, #200]	; (8003e78 <USB_SetTurnaroundTime+0x12c>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d802      	bhi.n	8003db8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003db2:	230c      	movs	r3, #12
 8003db4:	617b      	str	r3, [r7, #20]
 8003db6:	e041      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	4a2f      	ldr	r2, [pc, #188]	; (8003e78 <USB_SetTurnaroundTime+0x12c>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d906      	bls.n	8003dce <USB_SetTurnaroundTime+0x82>
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	4a2e      	ldr	r2, [pc, #184]	; (8003e7c <USB_SetTurnaroundTime+0x130>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d802      	bhi.n	8003dce <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003dc8:	230b      	movs	r3, #11
 8003dca:	617b      	str	r3, [r7, #20]
 8003dcc:	e036      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	4a2a      	ldr	r2, [pc, #168]	; (8003e7c <USB_SetTurnaroundTime+0x130>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d906      	bls.n	8003de4 <USB_SetTurnaroundTime+0x98>
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	4a29      	ldr	r2, [pc, #164]	; (8003e80 <USB_SetTurnaroundTime+0x134>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d802      	bhi.n	8003de4 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003dde:	230a      	movs	r3, #10
 8003de0:	617b      	str	r3, [r7, #20]
 8003de2:	e02b      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	4a26      	ldr	r2, [pc, #152]	; (8003e80 <USB_SetTurnaroundTime+0x134>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d906      	bls.n	8003dfa <USB_SetTurnaroundTime+0xae>
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	4a25      	ldr	r2, [pc, #148]	; (8003e84 <USB_SetTurnaroundTime+0x138>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d202      	bcs.n	8003dfa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003df4:	2309      	movs	r3, #9
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	e020      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	4a21      	ldr	r2, [pc, #132]	; (8003e84 <USB_SetTurnaroundTime+0x138>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d306      	bcc.n	8003e10 <USB_SetTurnaroundTime+0xc4>
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	4a20      	ldr	r2, [pc, #128]	; (8003e88 <USB_SetTurnaroundTime+0x13c>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d802      	bhi.n	8003e10 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003e0a:	2308      	movs	r3, #8
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	e015      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	4a1d      	ldr	r2, [pc, #116]	; (8003e88 <USB_SetTurnaroundTime+0x13c>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d906      	bls.n	8003e26 <USB_SetTurnaroundTime+0xda>
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	4a1c      	ldr	r2, [pc, #112]	; (8003e8c <USB_SetTurnaroundTime+0x140>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d202      	bcs.n	8003e26 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003e20:	2307      	movs	r3, #7
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	e00a      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003e26:	2306      	movs	r3, #6
 8003e28:	617b      	str	r3, [r7, #20]
 8003e2a:	e007      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003e2c:	79fb      	ldrb	r3, [r7, #7]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d102      	bne.n	8003e38 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003e32:	2309      	movs	r3, #9
 8003e34:	617b      	str	r3, [r7, #20]
 8003e36:	e001      	b.n	8003e3c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003e38:	2309      	movs	r3, #9
 8003e3a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	68db      	ldr	r3, [r3, #12]
 8003e40:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	68da      	ldr	r2, [r3, #12]
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	029b      	lsls	r3, r3, #10
 8003e50:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8003e54:	431a      	orrs	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	371c      	adds	r7, #28
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	00d8acbf 	.word	0x00d8acbf
 8003e6c:	00e4e1c0 	.word	0x00e4e1c0
 8003e70:	00f42400 	.word	0x00f42400
 8003e74:	01067380 	.word	0x01067380
 8003e78:	011a499f 	.word	0x011a499f
 8003e7c:	01312cff 	.word	0x01312cff
 8003e80:	014ca43f 	.word	0x014ca43f
 8003e84:	016e3600 	.word	0x016e3600
 8003e88:	01a6ab1f 	.word	0x01a6ab1f
 8003e8c:	01e84800 	.word	0x01e84800

08003e90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b083      	sub	sp, #12
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	f043 0201 	orr.w	r2, r3, #1
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	370c      	adds	r7, #12
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003eb2:	b480      	push	{r7}
 8003eb4:	b083      	sub	sp, #12
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f023 0201 	bic.w	r2, r3, #1
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	370c      	adds	r7, #12
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	460b      	mov	r3, r1
 8003ede:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003ef0:	78fb      	ldrb	r3, [r7, #3]
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d115      	bne.n	8003f22 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003f02:	2001      	movs	r0, #1
 8003f04:	f7fc fe6e 	bl	8000be4 <HAL_Delay>
      ms++;
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	3301      	adds	r3, #1
 8003f0c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f001 fa45 	bl	800539e <USB_GetMode>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d01e      	beq.n	8003f58 <USB_SetCurrentMode+0x84>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2b31      	cmp	r3, #49	; 0x31
 8003f1e:	d9f0      	bls.n	8003f02 <USB_SetCurrentMode+0x2e>
 8003f20:	e01a      	b.n	8003f58 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003f22:	78fb      	ldrb	r3, [r7, #3]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d115      	bne.n	8003f54 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8003f34:	2001      	movs	r0, #1
 8003f36:	f7fc fe55 	bl	8000be4 <HAL_Delay>
      ms++;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	3301      	adds	r3, #1
 8003f3e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f001 fa2c 	bl	800539e <USB_GetMode>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d005      	beq.n	8003f58 <USB_SetCurrentMode+0x84>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2b31      	cmp	r3, #49	; 0x31
 8003f50:	d9f0      	bls.n	8003f34 <USB_SetCurrentMode+0x60>
 8003f52:	e001      	b.n	8003f58 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e005      	b.n	8003f64 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2b32      	cmp	r3, #50	; 0x32
 8003f5c:	d101      	bne.n	8003f62 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e000      	b.n	8003f64 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3710      	adds	r7, #16
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003f6c:	b084      	sub	sp, #16
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b086      	sub	sp, #24
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
 8003f76:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003f7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003f86:	2300      	movs	r3, #0
 8003f88:	613b      	str	r3, [r7, #16]
 8003f8a:	e009      	b.n	8003fa0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	3340      	adds	r3, #64	; 0x40
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	2200      	movs	r2, #0
 8003f98:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	3301      	adds	r3, #1
 8003f9e:	613b      	str	r3, [r7, #16]
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	2b0e      	cmp	r3, #14
 8003fa4:	d9f2      	bls.n	8003f8c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003fa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d11c      	bne.n	8003fe6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003fba:	f043 0302 	orr.w	r3, r3, #2
 8003fbe:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fc4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fd0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fdc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	639a      	str	r2, [r3, #56]	; 0x38
 8003fe4:	e00b      	b.n	8003ffe <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fea:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ff6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004004:	461a      	mov	r2, r3
 8004006:	2300      	movs	r3, #0
 8004008:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004010:	4619      	mov	r1, r3
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004018:	461a      	mov	r2, r3
 800401a:	680b      	ldr	r3, [r1, #0]
 800401c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800401e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004020:	2b01      	cmp	r3, #1
 8004022:	d10c      	bne.n	800403e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004026:	2b00      	cmp	r3, #0
 8004028:	d104      	bne.n	8004034 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800402a:	2100      	movs	r1, #0
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 f965 	bl	80042fc <USB_SetDevSpeed>
 8004032:	e008      	b.n	8004046 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004034:	2101      	movs	r1, #1
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f960 	bl	80042fc <USB_SetDevSpeed>
 800403c:	e003      	b.n	8004046 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800403e:	2103      	movs	r1, #3
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f000 f95b 	bl	80042fc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004046:	2110      	movs	r1, #16
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f8f3 	bl	8004234 <USB_FlushTxFifo>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d001      	beq.n	8004058 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 f91f 	bl	800429c <USB_FlushRxFifo>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d001      	beq.n	8004068 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800406e:	461a      	mov	r2, r3
 8004070:	2300      	movs	r3, #0
 8004072:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800407a:	461a      	mov	r2, r3
 800407c:	2300      	movs	r3, #0
 800407e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004086:	461a      	mov	r2, r3
 8004088:	2300      	movs	r3, #0
 800408a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800408c:	2300      	movs	r3, #0
 800408e:	613b      	str	r3, [r7, #16]
 8004090:	e043      	b.n	800411a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	015a      	lsls	r2, r3, #5
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	4413      	add	r3, r2
 800409a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80040a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80040a8:	d118      	bne.n	80040dc <USB_DevInit+0x170>
    {
      if (i == 0U)
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d10a      	bne.n	80040c6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	015a      	lsls	r2, r3, #5
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	4413      	add	r3, r2
 80040b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040bc:	461a      	mov	r2, r3
 80040be:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80040c2:	6013      	str	r3, [r2, #0]
 80040c4:	e013      	b.n	80040ee <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	015a      	lsls	r2, r3, #5
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	4413      	add	r3, r2
 80040ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040d2:	461a      	mov	r2, r3
 80040d4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80040d8:	6013      	str	r3, [r2, #0]
 80040da:	e008      	b.n	80040ee <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	015a      	lsls	r2, r3, #5
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	4413      	add	r3, r2
 80040e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040e8:	461a      	mov	r2, r3
 80040ea:	2300      	movs	r3, #0
 80040ec:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	015a      	lsls	r2, r3, #5
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	4413      	add	r3, r2
 80040f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040fa:	461a      	mov	r2, r3
 80040fc:	2300      	movs	r3, #0
 80040fe:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	015a      	lsls	r2, r3, #5
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4413      	add	r3, r2
 8004108:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800410c:	461a      	mov	r2, r3
 800410e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004112:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	3301      	adds	r3, #1
 8004118:	613b      	str	r3, [r7, #16]
 800411a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	429a      	cmp	r2, r3
 8004120:	d3b7      	bcc.n	8004092 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004122:	2300      	movs	r3, #0
 8004124:	613b      	str	r3, [r7, #16]
 8004126:	e043      	b.n	80041b0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	015a      	lsls	r2, r3, #5
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	4413      	add	r3, r2
 8004130:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800413a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800413e:	d118      	bne.n	8004172 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10a      	bne.n	800415c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004146:	693b      	ldr	r3, [r7, #16]
 8004148:	015a      	lsls	r2, r3, #5
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	4413      	add	r3, r2
 800414e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004152:	461a      	mov	r2, r3
 8004154:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004158:	6013      	str	r3, [r2, #0]
 800415a:	e013      	b.n	8004184 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	015a      	lsls	r2, r3, #5
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	4413      	add	r3, r2
 8004164:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004168:	461a      	mov	r2, r3
 800416a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800416e:	6013      	str	r3, [r2, #0]
 8004170:	e008      	b.n	8004184 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	015a      	lsls	r2, r3, #5
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	4413      	add	r3, r2
 800417a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800417e:	461a      	mov	r2, r3
 8004180:	2300      	movs	r3, #0
 8004182:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	015a      	lsls	r2, r3, #5
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	4413      	add	r3, r2
 800418c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004190:	461a      	mov	r2, r3
 8004192:	2300      	movs	r3, #0
 8004194:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	015a      	lsls	r2, r3, #5
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	4413      	add	r3, r2
 800419e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80041a2:	461a      	mov	r2, r3
 80041a4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80041a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	3301      	adds	r3, #1
 80041ae:	613b      	str	r3, [r7, #16]
 80041b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b2:	693a      	ldr	r2, [r7, #16]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d3b7      	bcc.n	8004128 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80041c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041ca:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2200      	movs	r2, #0
 80041d0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80041d8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80041da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d105      	bne.n	80041ec <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	f043 0210 	orr.w	r2, r3, #16
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	699a      	ldr	r2, [r3, #24]
 80041f0:	4b0f      	ldr	r3, [pc, #60]	; (8004230 <USB_DevInit+0x2c4>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80041f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d005      	beq.n	800420a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	699b      	ldr	r3, [r3, #24]
 8004202:	f043 0208 	orr.w	r2, r3, #8
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800420a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800420c:	2b01      	cmp	r3, #1
 800420e:	d107      	bne.n	8004220 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004218:	f043 0304 	orr.w	r3, r3, #4
 800421c:	687a      	ldr	r2, [r7, #4]
 800421e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004220:	7dfb      	ldrb	r3, [r7, #23]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3718      	adds	r7, #24
 8004226:	46bd      	mov	sp, r7
 8004228:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800422c:	b004      	add	sp, #16
 800422e:	4770      	bx	lr
 8004230:	803c3800 	.word	0x803c3800

08004234 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004234:	b480      	push	{r7}
 8004236:	b085      	sub	sp, #20
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800423e:	2300      	movs	r3, #0
 8004240:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	3301      	adds	r3, #1
 8004246:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	4a13      	ldr	r2, [pc, #76]	; (8004298 <USB_FlushTxFifo+0x64>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d901      	bls.n	8004254 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e01b      	b.n	800428c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	2b00      	cmp	r3, #0
 800425a:	daf2      	bge.n	8004242 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800425c:	2300      	movs	r3, #0
 800425e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	019b      	lsls	r3, r3, #6
 8004264:	f043 0220 	orr.w	r2, r3, #32
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	3301      	adds	r3, #1
 8004270:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	4a08      	ldr	r2, [pc, #32]	; (8004298 <USB_FlushTxFifo+0x64>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d901      	bls.n	800427e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e006      	b.n	800428c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	f003 0320 	and.w	r3, r3, #32
 8004286:	2b20      	cmp	r3, #32
 8004288:	d0f0      	beq.n	800426c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800428a:	2300      	movs	r3, #0
}
 800428c:	4618      	mov	r0, r3
 800428e:	3714      	adds	r7, #20
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr
 8004298:	00030d40 	.word	0x00030d40

0800429c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	3301      	adds	r3, #1
 80042ac:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	4a11      	ldr	r2, [pc, #68]	; (80042f8 <USB_FlushRxFifo+0x5c>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d901      	bls.n	80042ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e018      	b.n	80042ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	daf2      	bge.n	80042a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80042c2:	2300      	movs	r3, #0
 80042c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2210      	movs	r2, #16
 80042ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3301      	adds	r3, #1
 80042d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	4a08      	ldr	r2, [pc, #32]	; (80042f8 <USB_FlushRxFifo+0x5c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d901      	bls.n	80042de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e006      	b.n	80042ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	f003 0310 	and.w	r3, r3, #16
 80042e6:	2b10      	cmp	r3, #16
 80042e8:	d0f0      	beq.n	80042cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	00030d40 	.word	0x00030d40

080042fc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	460b      	mov	r3, r1
 8004306:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	78fb      	ldrb	r3, [r7, #3]
 8004316:	68f9      	ldr	r1, [r7, #12]
 8004318:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800431c:	4313      	orrs	r3, r2
 800431e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr

0800432e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800432e:	b480      	push	{r7}
 8004330:	b087      	sub	sp, #28
 8004332:	af00      	add	r7, sp, #0
 8004334:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f003 0306 	and.w	r3, r3, #6
 8004346:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d102      	bne.n	8004354 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800434e:	2300      	movs	r3, #0
 8004350:	75fb      	strb	r3, [r7, #23]
 8004352:	e00a      	b.n	800436a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2b02      	cmp	r3, #2
 8004358:	d002      	beq.n	8004360 <USB_GetDevSpeed+0x32>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2b06      	cmp	r3, #6
 800435e:	d102      	bne.n	8004366 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004360:	2302      	movs	r3, #2
 8004362:	75fb      	strb	r3, [r7, #23]
 8004364:	e001      	b.n	800436a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004366:	230f      	movs	r3, #15
 8004368:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800436a:	7dfb      	ldrb	r3, [r7, #23]
}
 800436c:	4618      	mov	r0, r3
 800436e:	371c      	adds	r7, #28
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	785b      	ldrb	r3, [r3, #1]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d13a      	bne.n	800440a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800439a:	69da      	ldr	r2, [r3, #28]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	781b      	ldrb	r3, [r3, #0]
 80043a0:	f003 030f 	and.w	r3, r3, #15
 80043a4:	2101      	movs	r1, #1
 80043a6:	fa01 f303 	lsl.w	r3, r1, r3
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	68f9      	ldr	r1, [r7, #12]
 80043ae:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80043b2:	4313      	orrs	r3, r2
 80043b4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	015a      	lsls	r2, r3, #5
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	4413      	add	r3, r2
 80043be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d155      	bne.n	8004478 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	015a      	lsls	r2, r3, #5
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4413      	add	r3, r2
 80043d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	791b      	ldrb	r3, [r3, #4]
 80043e6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80043e8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	059b      	lsls	r3, r3, #22
 80043ee:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80043f0:	4313      	orrs	r3, r2
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	0151      	lsls	r1, r2, #5
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	440a      	add	r2, r1
 80043fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80043fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004402:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004406:	6013      	str	r3, [r2, #0]
 8004408:	e036      	b.n	8004478 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004410:	69da      	ldr	r2, [r3, #28]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	2101      	movs	r1, #1
 800441c:	fa01 f303 	lsl.w	r3, r1, r3
 8004420:	041b      	lsls	r3, r3, #16
 8004422:	68f9      	ldr	r1, [r7, #12]
 8004424:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004428:	4313      	orrs	r3, r2
 800442a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	015a      	lsls	r2, r3, #5
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	4413      	add	r3, r2
 8004434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d11a      	bne.n	8004478 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	015a      	lsls	r2, r3, #5
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	4413      	add	r3, r2
 800444a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	791b      	ldrb	r3, [r3, #4]
 800445c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800445e:	430b      	orrs	r3, r1
 8004460:	4313      	orrs	r3, r2
 8004462:	68ba      	ldr	r2, [r7, #8]
 8004464:	0151      	lsls	r1, r2, #5
 8004466:	68fa      	ldr	r2, [r7, #12]
 8004468:	440a      	add	r2, r1
 800446a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800446e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004472:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004476:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3714      	adds	r7, #20
 800447e:	46bd      	mov	sp, r7
 8004480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004484:	4770      	bx	lr
	...

08004488 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004488:	b480      	push	{r7}
 800448a:	b085      	sub	sp, #20
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	785b      	ldrb	r3, [r3, #1]
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d161      	bne.n	8004568 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	015a      	lsls	r2, r3, #5
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	4413      	add	r3, r2
 80044ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80044b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044ba:	d11f      	bne.n	80044fc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	015a      	lsls	r2, r3, #5
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	4413      	add	r3, r2
 80044c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	0151      	lsls	r1, r2, #5
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	440a      	add	r2, r1
 80044d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80044d6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80044da:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	015a      	lsls	r2, r3, #5
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4413      	add	r3, r2
 80044e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	0151      	lsls	r1, r2, #5
 80044ee:	68fa      	ldr	r2, [r7, #12]
 80044f0:	440a      	add	r2, r1
 80044f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80044f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80044fa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004502:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	781b      	ldrb	r3, [r3, #0]
 8004508:	f003 030f 	and.w	r3, r3, #15
 800450c:	2101      	movs	r1, #1
 800450e:	fa01 f303 	lsl.w	r3, r1, r3
 8004512:	b29b      	uxth	r3, r3
 8004514:	43db      	mvns	r3, r3
 8004516:	68f9      	ldr	r1, [r7, #12]
 8004518:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800451c:	4013      	ands	r3, r2
 800451e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004526:	69da      	ldr	r2, [r3, #28]
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	f003 030f 	and.w	r3, r3, #15
 8004530:	2101      	movs	r1, #1
 8004532:	fa01 f303 	lsl.w	r3, r1, r3
 8004536:	b29b      	uxth	r3, r3
 8004538:	43db      	mvns	r3, r3
 800453a:	68f9      	ldr	r1, [r7, #12]
 800453c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004540:	4013      	ands	r3, r2
 8004542:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	015a      	lsls	r2, r3, #5
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	4413      	add	r3, r2
 800454c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	0159      	lsls	r1, r3, #5
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	440b      	add	r3, r1
 800455a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800455e:	4619      	mov	r1, r3
 8004560:	4b35      	ldr	r3, [pc, #212]	; (8004638 <USB_DeactivateEndpoint+0x1b0>)
 8004562:	4013      	ands	r3, r2
 8004564:	600b      	str	r3, [r1, #0]
 8004566:	e060      	b.n	800462a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	015a      	lsls	r2, r3, #5
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	4413      	add	r3, r2
 8004570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800457a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800457e:	d11f      	bne.n	80045c0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	015a      	lsls	r2, r3, #5
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	4413      	add	r3, r2
 8004588:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	0151      	lsls	r1, r2, #5
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	440a      	add	r2, r1
 8004596:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800459a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800459e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	015a      	lsls	r2, r3, #5
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	4413      	add	r3, r2
 80045a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	0151      	lsls	r1, r2, #5
 80045b2:	68fa      	ldr	r2, [r7, #12]
 80045b4:	440a      	add	r2, r1
 80045b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80045ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80045be:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045c6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	781b      	ldrb	r3, [r3, #0]
 80045cc:	f003 030f 	and.w	r3, r3, #15
 80045d0:	2101      	movs	r1, #1
 80045d2:	fa01 f303 	lsl.w	r3, r1, r3
 80045d6:	041b      	lsls	r3, r3, #16
 80045d8:	43db      	mvns	r3, r3
 80045da:	68f9      	ldr	r1, [r7, #12]
 80045dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80045e0:	4013      	ands	r3, r2
 80045e2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045ea:	69da      	ldr	r2, [r3, #28]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	f003 030f 	and.w	r3, r3, #15
 80045f4:	2101      	movs	r1, #1
 80045f6:	fa01 f303 	lsl.w	r3, r1, r3
 80045fa:	041b      	lsls	r3, r3, #16
 80045fc:	43db      	mvns	r3, r3
 80045fe:	68f9      	ldr	r1, [r7, #12]
 8004600:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004604:	4013      	ands	r3, r2
 8004606:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	015a      	lsls	r2, r3, #5
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	4413      	add	r3, r2
 8004610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	0159      	lsls	r1, r3, #5
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	440b      	add	r3, r1
 800461e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004622:	4619      	mov	r1, r3
 8004624:	4b05      	ldr	r3, [pc, #20]	; (800463c <USB_DeactivateEndpoint+0x1b4>)
 8004626:	4013      	ands	r3, r2
 8004628:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800462a:	2300      	movs	r3, #0
}
 800462c:	4618      	mov	r0, r3
 800462e:	3714      	adds	r7, #20
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr
 8004638:	ec337800 	.word	0xec337800
 800463c:	eff37800 	.word	0xeff37800

08004640 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b08a      	sub	sp, #40	; 0x28
 8004644:	af02      	add	r7, sp, #8
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	4613      	mov	r3, r2
 800464c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	785b      	ldrb	r3, [r3, #1]
 800465c:	2b01      	cmp	r3, #1
 800465e:	f040 815c 	bne.w	800491a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d132      	bne.n	80046d0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	015a      	lsls	r2, r3, #5
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	4413      	add	r3, r2
 8004672:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004676:	691b      	ldr	r3, [r3, #16]
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	0151      	lsls	r1, r2, #5
 800467c:	69fa      	ldr	r2, [r7, #28]
 800467e:	440a      	add	r2, r1
 8004680:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004684:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004688:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800468c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800468e:	69bb      	ldr	r3, [r7, #24]
 8004690:	015a      	lsls	r2, r3, #5
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	4413      	add	r3, r2
 8004696:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	0151      	lsls	r1, r2, #5
 80046a0:	69fa      	ldr	r2, [r7, #28]
 80046a2:	440a      	add	r2, r1
 80046a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80046ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80046ae:	69bb      	ldr	r3, [r7, #24]
 80046b0:	015a      	lsls	r2, r3, #5
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	4413      	add	r3, r2
 80046b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	0151      	lsls	r1, r2, #5
 80046c0:	69fa      	ldr	r2, [r7, #28]
 80046c2:	440a      	add	r2, r1
 80046c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046c8:	0cdb      	lsrs	r3, r3, #19
 80046ca:	04db      	lsls	r3, r3, #19
 80046cc:	6113      	str	r3, [r2, #16]
 80046ce:	e074      	b.n	80047ba <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	015a      	lsls	r2, r3, #5
 80046d4:	69fb      	ldr	r3, [r7, #28]
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	0151      	lsls	r1, r2, #5
 80046e2:	69fa      	ldr	r2, [r7, #28]
 80046e4:	440a      	add	r2, r1
 80046e6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046ea:	0cdb      	lsrs	r3, r3, #19
 80046ec:	04db      	lsls	r3, r3, #19
 80046ee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	015a      	lsls	r2, r3, #5
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	4413      	add	r3, r2
 80046f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	0151      	lsls	r1, r2, #5
 8004702:	69fa      	ldr	r2, [r7, #28]
 8004704:	440a      	add	r2, r1
 8004706:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800470a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800470e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004712:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004714:	69bb      	ldr	r3, [r7, #24]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004720:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	6999      	ldr	r1, [r3, #24]
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	440b      	add	r3, r1
 800472c:	1e59      	subs	r1, r3, #1
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	fbb1 f3f3 	udiv	r3, r1, r3
 8004736:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004738:	4b9d      	ldr	r3, [pc, #628]	; (80049b0 <USB_EPStartXfer+0x370>)
 800473a:	400b      	ands	r3, r1
 800473c:	69b9      	ldr	r1, [r7, #24]
 800473e:	0148      	lsls	r0, r1, #5
 8004740:	69f9      	ldr	r1, [r7, #28]
 8004742:	4401      	add	r1, r0
 8004744:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004748:	4313      	orrs	r3, r2
 800474a:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800474c:	69bb      	ldr	r3, [r7, #24]
 800474e:	015a      	lsls	r2, r3, #5
 8004750:	69fb      	ldr	r3, [r7, #28]
 8004752:	4413      	add	r3, r2
 8004754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004758:	691a      	ldr	r2, [r3, #16]
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004762:	69b9      	ldr	r1, [r7, #24]
 8004764:	0148      	lsls	r0, r1, #5
 8004766:	69f9      	ldr	r1, [r7, #28]
 8004768:	4401      	add	r1, r0
 800476a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800476e:	4313      	orrs	r3, r2
 8004770:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	791b      	ldrb	r3, [r3, #4]
 8004776:	2b01      	cmp	r3, #1
 8004778:	d11f      	bne.n	80047ba <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	015a      	lsls	r2, r3, #5
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	4413      	add	r3, r2
 8004782:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	69ba      	ldr	r2, [r7, #24]
 800478a:	0151      	lsls	r1, r2, #5
 800478c:	69fa      	ldr	r2, [r7, #28]
 800478e:	440a      	add	r2, r1
 8004790:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004794:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004798:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	69ba      	ldr	r2, [r7, #24]
 80047aa:	0151      	lsls	r1, r2, #5
 80047ac:	69fa      	ldr	r2, [r7, #28]
 80047ae:	440a      	add	r2, r1
 80047b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80047b4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80047b8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80047ba:	79fb      	ldrb	r3, [r7, #7]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d14b      	bne.n	8004858 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d009      	beq.n	80047dc <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80047c8:	69bb      	ldr	r3, [r7, #24]
 80047ca:	015a      	lsls	r2, r3, #5
 80047cc:	69fb      	ldr	r3, [r7, #28]
 80047ce:	4413      	add	r3, r2
 80047d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047d4:	461a      	mov	r2, r3
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	791b      	ldrb	r3, [r3, #4]
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d128      	bne.n	8004836 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d110      	bne.n	8004816 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	015a      	lsls	r2, r3, #5
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	4413      	add	r3, r2
 80047fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	69ba      	ldr	r2, [r7, #24]
 8004804:	0151      	lsls	r1, r2, #5
 8004806:	69fa      	ldr	r2, [r7, #28]
 8004808:	440a      	add	r2, r1
 800480a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800480e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004812:	6013      	str	r3, [r2, #0]
 8004814:	e00f      	b.n	8004836 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004816:	69bb      	ldr	r3, [r7, #24]
 8004818:	015a      	lsls	r2, r3, #5
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	4413      	add	r3, r2
 800481e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	69ba      	ldr	r2, [r7, #24]
 8004826:	0151      	lsls	r1, r2, #5
 8004828:	69fa      	ldr	r2, [r7, #28]
 800482a:	440a      	add	r2, r1
 800482c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004834:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004836:	69bb      	ldr	r3, [r7, #24]
 8004838:	015a      	lsls	r2, r3, #5
 800483a:	69fb      	ldr	r3, [r7, #28]
 800483c:	4413      	add	r3, r2
 800483e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	69ba      	ldr	r2, [r7, #24]
 8004846:	0151      	lsls	r1, r2, #5
 8004848:	69fa      	ldr	r2, [r7, #28]
 800484a:	440a      	add	r2, r1
 800484c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004850:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004854:	6013      	str	r3, [r2, #0]
 8004856:	e133      	b.n	8004ac0 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004858:	69bb      	ldr	r3, [r7, #24]
 800485a:	015a      	lsls	r2, r3, #5
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	4413      	add	r3, r2
 8004860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	69ba      	ldr	r2, [r7, #24]
 8004868:	0151      	lsls	r1, r2, #5
 800486a:	69fa      	ldr	r2, [r7, #28]
 800486c:	440a      	add	r2, r1
 800486e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004872:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004876:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	791b      	ldrb	r3, [r3, #4]
 800487c:	2b01      	cmp	r3, #1
 800487e:	d015      	beq.n	80048ac <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 811b 	beq.w	8004ac0 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004890:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	781b      	ldrb	r3, [r3, #0]
 8004896:	f003 030f 	and.w	r3, r3, #15
 800489a:	2101      	movs	r1, #1
 800489c:	fa01 f303 	lsl.w	r3, r1, r3
 80048a0:	69f9      	ldr	r1, [r7, #28]
 80048a2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80048a6:	4313      	orrs	r3, r2
 80048a8:	634b      	str	r3, [r1, #52]	; 0x34
 80048aa:	e109      	b.n	8004ac0 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80048ac:	69fb      	ldr	r3, [r7, #28]
 80048ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d110      	bne.n	80048de <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	015a      	lsls	r2, r3, #5
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	4413      	add	r3, r2
 80048c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	69ba      	ldr	r2, [r7, #24]
 80048cc:	0151      	lsls	r1, r2, #5
 80048ce:	69fa      	ldr	r2, [r7, #28]
 80048d0:	440a      	add	r2, r1
 80048d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048d6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80048da:	6013      	str	r3, [r2, #0]
 80048dc:	e00f      	b.n	80048fe <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	015a      	lsls	r2, r3, #5
 80048e2:	69fb      	ldr	r3, [r7, #28]
 80048e4:	4413      	add	r3, r2
 80048e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	0151      	lsls	r1, r2, #5
 80048f0:	69fa      	ldr	r2, [r7, #28]
 80048f2:	440a      	add	r2, r1
 80048f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80048f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048fc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	6919      	ldr	r1, [r3, #16]
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	781a      	ldrb	r2, [r3, #0]
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	b298      	uxth	r0, r3
 800490c:	79fb      	ldrb	r3, [r7, #7]
 800490e:	9300      	str	r3, [sp, #0]
 8004910:	4603      	mov	r3, r0
 8004912:	68f8      	ldr	r0, [r7, #12]
 8004914:	f000 fade 	bl	8004ed4 <USB_WritePacket>
 8004918:	e0d2      	b.n	8004ac0 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	4413      	add	r3, r2
 8004922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	0151      	lsls	r1, r2, #5
 800492c:	69fa      	ldr	r2, [r7, #28]
 800492e:	440a      	add	r2, r1
 8004930:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004934:	0cdb      	lsrs	r3, r3, #19
 8004936:	04db      	lsls	r3, r3, #19
 8004938:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	4413      	add	r3, r2
 8004942:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	0151      	lsls	r1, r2, #5
 800494c:	69fa      	ldr	r2, [r7, #28]
 800494e:	440a      	add	r2, r1
 8004950:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004954:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004958:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800495c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d126      	bne.n	80049b4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	015a      	lsls	r2, r3, #5
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	4413      	add	r3, r2
 800496e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004972:	691a      	ldr	r2, [r3, #16]
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800497c:	69b9      	ldr	r1, [r7, #24]
 800497e:	0148      	lsls	r0, r1, #5
 8004980:	69f9      	ldr	r1, [r7, #28]
 8004982:	4401      	add	r1, r0
 8004984:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004988:	4313      	orrs	r3, r2
 800498a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	015a      	lsls	r2, r3, #5
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	4413      	add	r3, r2
 8004994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	69ba      	ldr	r2, [r7, #24]
 800499c:	0151      	lsls	r1, r2, #5
 800499e:	69fa      	ldr	r2, [r7, #28]
 80049a0:	440a      	add	r2, r1
 80049a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80049a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80049aa:	6113      	str	r3, [r2, #16]
 80049ac:	e03a      	b.n	8004a24 <USB_EPStartXfer+0x3e4>
 80049ae:	bf00      	nop
 80049b0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	699a      	ldr	r2, [r3, #24]
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	4413      	add	r3, r2
 80049be:	1e5a      	subs	r2, r3, #1
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049c8:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	8afa      	ldrh	r2, [r7, #22]
 80049d0:	fb03 f202 	mul.w	r2, r3, r2
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	015a      	lsls	r2, r3, #5
 80049dc:	69fb      	ldr	r3, [r7, #28]
 80049de:	4413      	add	r3, r2
 80049e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049e4:	691a      	ldr	r2, [r3, #16]
 80049e6:	8afb      	ldrh	r3, [r7, #22]
 80049e8:	04d9      	lsls	r1, r3, #19
 80049ea:	4b38      	ldr	r3, [pc, #224]	; (8004acc <USB_EPStartXfer+0x48c>)
 80049ec:	400b      	ands	r3, r1
 80049ee:	69b9      	ldr	r1, [r7, #24]
 80049f0:	0148      	lsls	r0, r1, #5
 80049f2:	69f9      	ldr	r1, [r7, #28]
 80049f4:	4401      	add	r1, r0
 80049f6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80049fa:	4313      	orrs	r3, r2
 80049fc:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80049fe:	69bb      	ldr	r3, [r7, #24]
 8004a00:	015a      	lsls	r2, r3, #5
 8004a02:	69fb      	ldr	r3, [r7, #28]
 8004a04:	4413      	add	r3, r2
 8004a06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a0a:	691a      	ldr	r2, [r3, #16]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	69db      	ldr	r3, [r3, #28]
 8004a10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a14:	69b9      	ldr	r1, [r7, #24]
 8004a16:	0148      	lsls	r0, r1, #5
 8004a18:	69f9      	ldr	r1, [r7, #28]
 8004a1a:	4401      	add	r1, r0
 8004a1c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004a20:	4313      	orrs	r3, r2
 8004a22:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004a24:	79fb      	ldrb	r3, [r7, #7]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d10d      	bne.n	8004a46 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d009      	beq.n	8004a46 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	6919      	ldr	r1, [r3, #16]
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	015a      	lsls	r2, r3, #5
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a42:	460a      	mov	r2, r1
 8004a44:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	791b      	ldrb	r3, [r3, #4]
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d128      	bne.n	8004aa0 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d110      	bne.n	8004a80 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	015a      	lsls	r2, r3, #5
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	4413      	add	r3, r2
 8004a66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	0151      	lsls	r1, r2, #5
 8004a70:	69fa      	ldr	r2, [r7, #28]
 8004a72:	440a      	add	r2, r1
 8004a74:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a78:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004a7c:	6013      	str	r3, [r2, #0]
 8004a7e:	e00f      	b.n	8004aa0 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	0151      	lsls	r1, r2, #5
 8004a92:	69fa      	ldr	r2, [r7, #28]
 8004a94:	440a      	add	r2, r1
 8004a96:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a9e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	015a      	lsls	r2, r3, #5
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	69ba      	ldr	r2, [r7, #24]
 8004ab0:	0151      	lsls	r1, r2, #5
 8004ab2:	69fa      	ldr	r2, [r7, #28]
 8004ab4:	440a      	add	r2, r1
 8004ab6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004aba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004abe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004ac0:	2300      	movs	r3, #0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3720      	adds	r7, #32
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
 8004aca:	bf00      	nop
 8004acc:	1ff80000 	.word	0x1ff80000

08004ad0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b087      	sub	sp, #28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	4613      	mov	r3, r2
 8004adc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	785b      	ldrb	r3, [r3, #1]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	f040 80ce 	bne.w	8004c8e <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	699b      	ldr	r3, [r3, #24]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d132      	bne.n	8004b60 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	015a      	lsls	r2, r3, #5
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	4413      	add	r3, r2
 8004b02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	0151      	lsls	r1, r2, #5
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	440a      	add	r2, r1
 8004b10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b14:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b18:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004b1c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	0151      	lsls	r1, r2, #5
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	440a      	add	r2, r1
 8004b34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b3c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	015a      	lsls	r2, r3, #5
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	4413      	add	r3, r2
 8004b46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	693a      	ldr	r2, [r7, #16]
 8004b4e:	0151      	lsls	r1, r2, #5
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	440a      	add	r2, r1
 8004b54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b58:	0cdb      	lsrs	r3, r3, #19
 8004b5a:	04db      	lsls	r3, r3, #19
 8004b5c:	6113      	str	r3, [r2, #16]
 8004b5e:	e04e      	b.n	8004bfe <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	015a      	lsls	r2, r3, #5
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	4413      	add	r3, r2
 8004b68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b6c:	691b      	ldr	r3, [r3, #16]
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	0151      	lsls	r1, r2, #5
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	440a      	add	r2, r1
 8004b76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b7a:	0cdb      	lsrs	r3, r3, #19
 8004b7c:	04db      	lsls	r3, r3, #19
 8004b7e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	015a      	lsls	r2, r3, #5
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	4413      	add	r3, r2
 8004b88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	693a      	ldr	r2, [r7, #16]
 8004b90:	0151      	lsls	r1, r2, #5
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	440a      	add	r2, r1
 8004b96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b9a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004b9e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004ba2:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	699a      	ldr	r2, [r3, #24]
 8004ba8:	68bb      	ldr	r3, [r7, #8]
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d903      	bls.n	8004bb8 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	68da      	ldr	r2, [r3, #12]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	015a      	lsls	r2, r3, #5
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	693a      	ldr	r2, [r7, #16]
 8004bc8:	0151      	lsls	r1, r2, #5
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	440a      	add	r2, r1
 8004bce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bd2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004bd6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	015a      	lsls	r2, r3, #5
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	4413      	add	r3, r2
 8004be0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004be4:	691a      	ldr	r2, [r3, #16]
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	699b      	ldr	r3, [r3, #24]
 8004bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bee:	6939      	ldr	r1, [r7, #16]
 8004bf0:	0148      	lsls	r0, r1, #5
 8004bf2:	6979      	ldr	r1, [r7, #20]
 8004bf4:	4401      	add	r1, r0
 8004bf6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004bfe:	79fb      	ldrb	r3, [r7, #7]
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d11e      	bne.n	8004c42 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	695b      	ldr	r3, [r3, #20]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d009      	beq.n	8004c20 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	015a      	lsls	r2, r3, #5
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	4413      	add	r3, r2
 8004c14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c18:	461a      	mov	r2, r3
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	0151      	lsls	r1, r2, #5
 8004c32:	697a      	ldr	r2, [r7, #20]
 8004c34:	440a      	add	r2, r1
 8004c36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c3a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c3e:	6013      	str	r3, [r2, #0]
 8004c40:	e097      	b.n	8004d72 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	015a      	lsls	r2, r3, #5
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	4413      	add	r3, r2
 8004c4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	0151      	lsls	r1, r2, #5
 8004c54:	697a      	ldr	r2, [r7, #20]
 8004c56:	440a      	add	r2, r1
 8004c58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004c5c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004c60:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	699b      	ldr	r3, [r3, #24]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f000 8083 	beq.w	8004d72 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	f003 030f 	and.w	r3, r3, #15
 8004c7c:	2101      	movs	r1, #1
 8004c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c82:	6979      	ldr	r1, [r7, #20]
 8004c84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	634b      	str	r3, [r1, #52]	; 0x34
 8004c8c:	e071      	b.n	8004d72 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	015a      	lsls	r2, r3, #5
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	4413      	add	r3, r2
 8004c96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	0151      	lsls	r1, r2, #5
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	440a      	add	r2, r1
 8004ca4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ca8:	0cdb      	lsrs	r3, r3, #19
 8004caa:	04db      	lsls	r3, r3, #19
 8004cac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	015a      	lsls	r2, r3, #5
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cba:	691b      	ldr	r3, [r3, #16]
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	0151      	lsls	r1, r2, #5
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	440a      	add	r2, r1
 8004cc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004cc8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004ccc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004cd0:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d003      	beq.n	8004ce2 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	68da      	ldr	r2, [r3, #12]
 8004cde:	68bb      	ldr	r3, [r7, #8]
 8004ce0:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	68da      	ldr	r2, [r3, #12]
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	015a      	lsls	r2, r3, #5
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	4413      	add	r3, r2
 8004cf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	0151      	lsls	r1, r2, #5
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	440a      	add	r2, r1
 8004d00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d04:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d08:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	015a      	lsls	r2, r3, #5
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	4413      	add	r3, r2
 8004d12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d16:	691a      	ldr	r2, [r3, #16]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	69db      	ldr	r3, [r3, #28]
 8004d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d20:	6939      	ldr	r1, [r7, #16]
 8004d22:	0148      	lsls	r0, r1, #5
 8004d24:	6979      	ldr	r1, [r7, #20]
 8004d26:	4401      	add	r1, r0
 8004d28:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8004d30:	79fb      	ldrb	r3, [r7, #7]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d10d      	bne.n	8004d52 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	691b      	ldr	r3, [r3, #16]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d009      	beq.n	8004d52 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	6919      	ldr	r1, [r3, #16]
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	015a      	lsls	r2, r3, #5
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d4e:	460a      	mov	r2, r1
 8004d50:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	015a      	lsls	r2, r3, #5
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	4413      	add	r3, r2
 8004d5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	0151      	lsls	r1, r2, #5
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	440a      	add	r2, r1
 8004d68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d6c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004d70:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	371c      	adds	r7, #28
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b087      	sub	sp, #28
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
 8004d88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	785b      	ldrb	r3, [r3, #1]
 8004d9a:	2b01      	cmp	r3, #1
 8004d9c:	d14a      	bne.n	8004e34 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	015a      	lsls	r2, r3, #5
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	4413      	add	r3, r2
 8004da8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004db2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004db6:	f040 8086 	bne.w	8004ec6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	015a      	lsls	r2, r3, #5
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	4413      	add	r3, r2
 8004dc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	683a      	ldr	r2, [r7, #0]
 8004dcc:	7812      	ldrb	r2, [r2, #0]
 8004dce:	0151      	lsls	r1, r2, #5
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	440a      	add	r2, r1
 8004dd4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dd8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004ddc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	015a      	lsls	r2, r3, #5
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	4413      	add	r3, r2
 8004de8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	683a      	ldr	r2, [r7, #0]
 8004df0:	7812      	ldrb	r2, [r2, #0]
 8004df2:	0151      	lsls	r1, r2, #5
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	440a      	add	r2, r1
 8004df8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dfc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004e00:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	3301      	adds	r3, #1
 8004e06:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f242 7210 	movw	r2, #10000	; 0x2710
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d902      	bls.n	8004e18 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004e12:	2301      	movs	r3, #1
 8004e14:	75fb      	strb	r3, [r7, #23]
          break;
 8004e16:	e056      	b.n	8004ec6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e2c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e30:	d0e7      	beq.n	8004e02 <USB_EPStopXfer+0x82>
 8004e32:	e048      	b.n	8004ec6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	015a      	lsls	r2, r3, #5
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	4413      	add	r3, r2
 8004e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e4c:	d13b      	bne.n	8004ec6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	015a      	lsls	r2, r3, #5
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	4413      	add	r3, r2
 8004e58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	683a      	ldr	r2, [r7, #0]
 8004e60:	7812      	ldrb	r2, [r2, #0]
 8004e62:	0151      	lsls	r1, r2, #5
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	440a      	add	r2, r1
 8004e68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e6c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004e70:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	781b      	ldrb	r3, [r3, #0]
 8004e76:	015a      	lsls	r2, r3, #5
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	683a      	ldr	r2, [r7, #0]
 8004e84:	7812      	ldrb	r2, [r2, #0]
 8004e86:	0151      	lsls	r1, r2, #5
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	440a      	add	r2, r1
 8004e8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e90:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004e94:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	3301      	adds	r3, #1
 8004e9a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f242 7210 	movw	r2, #10000	; 0x2710
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d902      	bls.n	8004eac <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	75fb      	strb	r3, [r7, #23]
          break;
 8004eaa:	e00c      	b.n	8004ec6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	015a      	lsls	r2, r3, #5
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ec0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004ec4:	d0e7      	beq.n	8004e96 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	371c      	adds	r7, #28
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr

08004ed4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b089      	sub	sp, #36	; 0x24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	4611      	mov	r1, r2
 8004ee0:	461a      	mov	r2, r3
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	71fb      	strb	r3, [r7, #7]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004ef2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d123      	bne.n	8004f42 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004efa:	88bb      	ldrh	r3, [r7, #4]
 8004efc:	3303      	adds	r3, #3
 8004efe:	089b      	lsrs	r3, r3, #2
 8004f00:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004f02:	2300      	movs	r3, #0
 8004f04:	61bb      	str	r3, [r7, #24]
 8004f06:	e018      	b.n	8004f3a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004f08:	79fb      	ldrb	r3, [r7, #7]
 8004f0a:	031a      	lsls	r2, r3, #12
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f14:	461a      	mov	r2, r3
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	3301      	adds	r3, #1
 8004f20:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	3301      	adds	r3, #1
 8004f26:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004f2e:	69fb      	ldr	r3, [r7, #28]
 8004f30:	3301      	adds	r3, #1
 8004f32:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	3301      	adds	r3, #1
 8004f38:	61bb      	str	r3, [r7, #24]
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d3e2      	bcc.n	8004f08 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004f42:	2300      	movs	r3, #0
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3724      	adds	r7, #36	; 0x24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b08b      	sub	sp, #44	; 0x2c
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004f66:	88fb      	ldrh	r3, [r7, #6]
 8004f68:	089b      	lsrs	r3, r3, #2
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004f6e:	88fb      	ldrh	r3, [r7, #6]
 8004f70:	f003 0303 	and.w	r3, r3, #3
 8004f74:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004f76:	2300      	movs	r3, #0
 8004f78:	623b      	str	r3, [r7, #32]
 8004f7a:	e014      	b.n	8004fa6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f86:	601a      	str	r2, [r3, #0]
    pDest++;
 8004f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8a:	3301      	adds	r3, #1
 8004f8c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f90:	3301      	adds	r3, #1
 8004f92:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f96:	3301      	adds	r3, #1
 8004f98:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	3301      	adds	r3, #1
 8004fa4:	623b      	str	r3, [r7, #32]
 8004fa6:	6a3a      	ldr	r2, [r7, #32]
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	429a      	cmp	r2, r3
 8004fac:	d3e6      	bcc.n	8004f7c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004fae:	8bfb      	ldrh	r3, [r7, #30]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d01e      	beq.n	8004ff2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	f107 0310 	add.w	r3, r7, #16
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	6a3b      	ldr	r3, [r7, #32]
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	00db      	lsls	r3, r3, #3
 8004fd0:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd4:	b2da      	uxtb	r2, r3
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd8:	701a      	strb	r2, [r3, #0]
      i++;
 8004fda:	6a3b      	ldr	r3, [r7, #32]
 8004fdc:	3301      	adds	r3, #1
 8004fde:	623b      	str	r3, [r7, #32]
      pDest++;
 8004fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe2:	3301      	adds	r3, #1
 8004fe4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004fe6:	8bfb      	ldrh	r3, [r7, #30]
 8004fe8:	3b01      	subs	r3, #1
 8004fea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004fec:	8bfb      	ldrh	r3, [r7, #30]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1ea      	bne.n	8004fc8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	372c      	adds	r7, #44	; 0x2c
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	785b      	ldrb	r3, [r3, #1]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d12c      	bne.n	8005076 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	015a      	lsls	r2, r3, #5
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	4413      	add	r3, r2
 8005024:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	db12      	blt.n	8005054 <USB_EPSetStall+0x54>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00f      	beq.n	8005054 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	015a      	lsls	r2, r3, #5
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	4413      	add	r3, r2
 800503c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68ba      	ldr	r2, [r7, #8]
 8005044:	0151      	lsls	r1, r2, #5
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	440a      	add	r2, r1
 800504a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800504e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005052:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	015a      	lsls	r2, r3, #5
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	4413      	add	r3, r2
 800505c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	68ba      	ldr	r2, [r7, #8]
 8005064:	0151      	lsls	r1, r2, #5
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	440a      	add	r2, r1
 800506a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800506e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005072:	6013      	str	r3, [r2, #0]
 8005074:	e02b      	b.n	80050ce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	015a      	lsls	r2, r3, #5
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	4413      	add	r3, r2
 800507e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	2b00      	cmp	r3, #0
 8005086:	db12      	blt.n	80050ae <USB_EPSetStall+0xae>
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00f      	beq.n	80050ae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	015a      	lsls	r2, r3, #5
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	4413      	add	r3, r2
 8005096:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	0151      	lsls	r1, r2, #5
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	440a      	add	r2, r1
 80050a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050a8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80050ac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	015a      	lsls	r2, r3, #5
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	4413      	add	r3, r2
 80050b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	68ba      	ldr	r2, [r7, #8]
 80050be:	0151      	lsls	r1, r2, #5
 80050c0:	68fa      	ldr	r2, [r7, #12]
 80050c2:	440a      	add	r2, r1
 80050c4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80050cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3714      	adds	r7, #20
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	785b      	ldrb	r3, [r3, #1]
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d128      	bne.n	800514a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	015a      	lsls	r2, r3, #5
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	4413      	add	r3, r2
 8005100:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68ba      	ldr	r2, [r7, #8]
 8005108:	0151      	lsls	r1, r2, #5
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	440a      	add	r2, r1
 800510e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005112:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005116:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	791b      	ldrb	r3, [r3, #4]
 800511c:	2b03      	cmp	r3, #3
 800511e:	d003      	beq.n	8005128 <USB_EPClearStall+0x4c>
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	791b      	ldrb	r3, [r3, #4]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d138      	bne.n	800519a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	015a      	lsls	r2, r3, #5
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	4413      	add	r3, r2
 8005130:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68ba      	ldr	r2, [r7, #8]
 8005138:	0151      	lsls	r1, r2, #5
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	440a      	add	r2, r1
 800513e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005142:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005146:	6013      	str	r3, [r2, #0]
 8005148:	e027      	b.n	800519a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	015a      	lsls	r2, r3, #5
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	4413      	add	r3, r2
 8005152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	0151      	lsls	r1, r2, #5
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	440a      	add	r2, r1
 8005160:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005164:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005168:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	791b      	ldrb	r3, [r3, #4]
 800516e:	2b03      	cmp	r3, #3
 8005170:	d003      	beq.n	800517a <USB_EPClearStall+0x9e>
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	791b      	ldrb	r3, [r3, #4]
 8005176:	2b02      	cmp	r3, #2
 8005178:	d10f      	bne.n	800519a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	015a      	lsls	r2, r3, #5
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	4413      	add	r3, r2
 8005182:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	0151      	lsls	r1, r2, #5
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	440a      	add	r2, r1
 8005190:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005198:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800519a:	2300      	movs	r3, #0
}
 800519c:	4618      	mov	r0, r3
 800519e:	3714      	adds	r7, #20
 80051a0:	46bd      	mov	sp, r7
 80051a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a6:	4770      	bx	lr

080051a8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80051a8:	b480      	push	{r7}
 80051aa:	b085      	sub	sp, #20
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
 80051b0:	460b      	mov	r3, r1
 80051b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80051c6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80051ca:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	78fb      	ldrb	r3, [r7, #3]
 80051d6:	011b      	lsls	r3, r3, #4
 80051d8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80051dc:	68f9      	ldr	r1, [r7, #12]
 80051de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80051e2:	4313      	orrs	r3, r2
 80051e4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80051e6:	2300      	movs	r3, #0
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68fa      	ldr	r2, [r7, #12]
 800520a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800520e:	f023 0303 	bic.w	r3, r3, #3
 8005212:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005222:	f023 0302 	bic.w	r3, r3, #2
 8005226:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	3714      	adds	r7, #20
 800522e:	46bd      	mov	sp, r7
 8005230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005234:	4770      	bx	lr

08005236 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005236:	b480      	push	{r7}
 8005238:	b085      	sub	sp, #20
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005250:	f023 0303 	bic.w	r3, r3, #3
 8005254:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005264:	f043 0302 	orr.w	r3, r3, #2
 8005268:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	3714      	adds	r7, #20
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	4013      	ands	r3, r2
 800528e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005290:	68fb      	ldr	r3, [r7, #12]
}
 8005292:	4618      	mov	r0, r3
 8005294:	3714      	adds	r7, #20
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr

0800529e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800529e:	b480      	push	{r7}
 80052a0:	b085      	sub	sp, #20
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052b0:	699b      	ldr	r3, [r3, #24]
 80052b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052ba:	69db      	ldr	r3, [r3, #28]
 80052bc:	68ba      	ldr	r2, [r7, #8]
 80052be:	4013      	ands	r3, r2
 80052c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	0c1b      	lsrs	r3, r3, #16
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr

080052d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80052d2:	b480      	push	{r7}
 80052d4:	b085      	sub	sp, #20
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052ee:	69db      	ldr	r3, [r3, #28]
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	4013      	ands	r3, r2
 80052f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	b29b      	uxth	r3, r3
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr

08005306 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005306:	b480      	push	{r7}
 8005308:	b085      	sub	sp, #20
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
 800530e:	460b      	mov	r3, r1
 8005310:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005316:	78fb      	ldrb	r3, [r7, #3]
 8005318:	015a      	lsls	r2, r3, #5
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	4413      	add	r3, r2
 800531e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800532c:	695b      	ldr	r3, [r3, #20]
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	4013      	ands	r3, r2
 8005332:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005334:	68bb      	ldr	r3, [r7, #8]
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005342:	b480      	push	{r7}
 8005344:	b087      	sub	sp, #28
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	460b      	mov	r3, r1
 800534c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005364:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005366:	78fb      	ldrb	r3, [r7, #3]
 8005368:	f003 030f 	and.w	r3, r3, #15
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	fa22 f303 	lsr.w	r3, r2, r3
 8005372:	01db      	lsls	r3, r3, #7
 8005374:	b2db      	uxtb	r3, r3
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	4313      	orrs	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800537c:	78fb      	ldrb	r3, [r7, #3]
 800537e:	015a      	lsls	r2, r3, #5
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	4413      	add	r3, r2
 8005384:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	4013      	ands	r3, r2
 800538e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005390:	68bb      	ldr	r3, [r7, #8]
}
 8005392:	4618      	mov	r0, r3
 8005394:	371c      	adds	r7, #28
 8005396:	46bd      	mov	sp, r7
 8005398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539c:	4770      	bx	lr

0800539e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800539e:	b480      	push	{r7}
 80053a0:	b083      	sub	sp, #12
 80053a2:	af00      	add	r7, sp, #0
 80053a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	f003 0301 	and.w	r3, r3, #1
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	370c      	adds	r7, #12
 80053b2:	46bd      	mov	sp, r7
 80053b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b8:	4770      	bx	lr

080053ba <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80053ba:	b480      	push	{r7}
 80053bc:	b085      	sub	sp, #20
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053d4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80053d8:	f023 0307 	bic.w	r3, r3, #7
 80053dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80053ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3714      	adds	r7, #20
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005400:	b480      	push	{r7}
 8005402:	b087      	sub	sp, #28
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	460b      	mov	r3, r1
 800540a:	607a      	str	r2, [r7, #4]
 800540c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	333c      	adds	r3, #60	; 0x3c
 8005416:	3304      	adds	r3, #4
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	4a26      	ldr	r2, [pc, #152]	; (80054b8 <USB_EP0_OutStart+0xb8>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d90a      	bls.n	800543a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005430:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005434:	d101      	bne.n	800543a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005436:	2300      	movs	r3, #0
 8005438:	e037      	b.n	80054aa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005440:	461a      	mov	r2, r3
 8005442:	2300      	movs	r3, #0
 8005444:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	697a      	ldr	r2, [r7, #20]
 8005450:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005454:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005458:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005468:	f043 0318 	orr.w	r3, r3, #24
 800546c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800547c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005480:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005482:	7afb      	ldrb	r3, [r7, #11]
 8005484:	2b01      	cmp	r3, #1
 8005486:	d10f      	bne.n	80054a8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800548e:	461a      	mov	r2, r3
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80054a2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80054a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	4f54300a 	.word	0x4f54300a

080054bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80054c4:	2300      	movs	r3, #0
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	3301      	adds	r3, #1
 80054cc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	4a13      	ldr	r2, [pc, #76]	; (8005520 <USB_CoreReset+0x64>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d901      	bls.n	80054da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	e01b      	b.n	8005512 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	daf2      	bge.n	80054c8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80054e2:	2300      	movs	r3, #0
 80054e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	f043 0201 	orr.w	r2, r3, #1
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	3301      	adds	r3, #1
 80054f6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	4a09      	ldr	r2, [pc, #36]	; (8005520 <USB_CoreReset+0x64>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d901      	bls.n	8005504 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005500:	2303      	movs	r3, #3
 8005502:	e006      	b.n	8005512 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	691b      	ldr	r3, [r3, #16]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b01      	cmp	r3, #1
 800550e:	d0f0      	beq.n	80054f2 <USB_CoreReset+0x36>

  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	00030d40 	.word	0x00030d40

08005524 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	460b      	mov	r3, r1
 800552e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005530:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005534:	f002 fc94 	bl	8007e60 <USBD_static_malloc>
 8005538:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d109      	bne.n	8005554 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	32b0      	adds	r2, #176	; 0xb0
 800554a:	2100      	movs	r1, #0
 800554c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005550:	2302      	movs	r3, #2
 8005552:	e0d4      	b.n	80056fe <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8005554:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8005558:	2100      	movs	r1, #0
 800555a:	68f8      	ldr	r0, [r7, #12]
 800555c:	f002 fce8 	bl	8007f30 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	32b0      	adds	r2, #176	; 0xb0
 800556a:	68f9      	ldr	r1, [r7, #12]
 800556c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	32b0      	adds	r2, #176	; 0xb0
 800557a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	7c1b      	ldrb	r3, [r3, #16]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d138      	bne.n	80055fe <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800558c:	4b5e      	ldr	r3, [pc, #376]	; (8005708 <USBD_CDC_Init+0x1e4>)
 800558e:	7819      	ldrb	r1, [r3, #0]
 8005590:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005594:	2202      	movs	r2, #2
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	f002 fb3f 	bl	8007c1a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800559c:	4b5a      	ldr	r3, [pc, #360]	; (8005708 <USBD_CDC_Init+0x1e4>)
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	f003 020f 	and.w	r2, r3, #15
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	4613      	mov	r3, r2
 80055a8:	009b      	lsls	r3, r3, #2
 80055aa:	4413      	add	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	440b      	add	r3, r1
 80055b0:	3324      	adds	r3, #36	; 0x24
 80055b2:	2201      	movs	r2, #1
 80055b4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80055b6:	4b55      	ldr	r3, [pc, #340]	; (800570c <USBD_CDC_Init+0x1e8>)
 80055b8:	7819      	ldrb	r1, [r3, #0]
 80055ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 80055be:	2202      	movs	r2, #2
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f002 fb2a 	bl	8007c1a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80055c6:	4b51      	ldr	r3, [pc, #324]	; (800570c <USBD_CDC_Init+0x1e8>)
 80055c8:	781b      	ldrb	r3, [r3, #0]
 80055ca:	f003 020f 	and.w	r2, r3, #15
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	4613      	mov	r3, r2
 80055d2:	009b      	lsls	r3, r3, #2
 80055d4:	4413      	add	r3, r2
 80055d6:	009b      	lsls	r3, r3, #2
 80055d8:	440b      	add	r3, r1
 80055da:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80055de:	2201      	movs	r2, #1
 80055e0:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80055e2:	4b4b      	ldr	r3, [pc, #300]	; (8005710 <USBD_CDC_Init+0x1ec>)
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	f003 020f 	and.w	r2, r3, #15
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	4613      	mov	r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4413      	add	r3, r2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	440b      	add	r3, r1
 80055f6:	3326      	adds	r3, #38	; 0x26
 80055f8:	2210      	movs	r2, #16
 80055fa:	801a      	strh	r2, [r3, #0]
 80055fc:	e035      	b.n	800566a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80055fe:	4b42      	ldr	r3, [pc, #264]	; (8005708 <USBD_CDC_Init+0x1e4>)
 8005600:	7819      	ldrb	r1, [r3, #0]
 8005602:	2340      	movs	r3, #64	; 0x40
 8005604:	2202      	movs	r2, #2
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f002 fb07 	bl	8007c1a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800560c:	4b3e      	ldr	r3, [pc, #248]	; (8005708 <USBD_CDC_Init+0x1e4>)
 800560e:	781b      	ldrb	r3, [r3, #0]
 8005610:	f003 020f 	and.w	r2, r3, #15
 8005614:	6879      	ldr	r1, [r7, #4]
 8005616:	4613      	mov	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4413      	add	r3, r2
 800561c:	009b      	lsls	r3, r3, #2
 800561e:	440b      	add	r3, r1
 8005620:	3324      	adds	r3, #36	; 0x24
 8005622:	2201      	movs	r2, #1
 8005624:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005626:	4b39      	ldr	r3, [pc, #228]	; (800570c <USBD_CDC_Init+0x1e8>)
 8005628:	7819      	ldrb	r1, [r3, #0]
 800562a:	2340      	movs	r3, #64	; 0x40
 800562c:	2202      	movs	r2, #2
 800562e:	6878      	ldr	r0, [r7, #4]
 8005630:	f002 faf3 	bl	8007c1a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005634:	4b35      	ldr	r3, [pc, #212]	; (800570c <USBD_CDC_Init+0x1e8>)
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	f003 020f 	and.w	r2, r3, #15
 800563c:	6879      	ldr	r1, [r7, #4]
 800563e:	4613      	mov	r3, r2
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	009b      	lsls	r3, r3, #2
 8005646:	440b      	add	r3, r1
 8005648:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800564c:	2201      	movs	r2, #1
 800564e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005650:	4b2f      	ldr	r3, [pc, #188]	; (8005710 <USBD_CDC_Init+0x1ec>)
 8005652:	781b      	ldrb	r3, [r3, #0]
 8005654:	f003 020f 	and.w	r2, r3, #15
 8005658:	6879      	ldr	r1, [r7, #4]
 800565a:	4613      	mov	r3, r2
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	4413      	add	r3, r2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	440b      	add	r3, r1
 8005664:	3326      	adds	r3, #38	; 0x26
 8005666:	2210      	movs	r2, #16
 8005668:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800566a:	4b29      	ldr	r3, [pc, #164]	; (8005710 <USBD_CDC_Init+0x1ec>)
 800566c:	7819      	ldrb	r1, [r3, #0]
 800566e:	2308      	movs	r3, #8
 8005670:	2203      	movs	r2, #3
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f002 fad1 	bl	8007c1a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005678:	4b25      	ldr	r3, [pc, #148]	; (8005710 <USBD_CDC_Init+0x1ec>)
 800567a:	781b      	ldrb	r3, [r3, #0]
 800567c:	f003 020f 	and.w	r2, r3, #15
 8005680:	6879      	ldr	r1, [r7, #4]
 8005682:	4613      	mov	r3, r2
 8005684:	009b      	lsls	r3, r3, #2
 8005686:	4413      	add	r3, r2
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	440b      	add	r3, r1
 800568c:	3324      	adds	r3, #36	; 0x24
 800568e:	2201      	movs	r2, #1
 8005690:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2200      	movs	r2, #0
 8005696:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80056a0:	687a      	ldr	r2, [r7, #4]
 80056a2:	33b0      	adds	r3, #176	; 0xb0
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	4413      	add	r3, r2
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d101      	bne.n	80056cc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80056c8:	2302      	movs	r3, #2
 80056ca:	e018      	b.n	80056fe <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	7c1b      	ldrb	r3, [r3, #16]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d10a      	bne.n	80056ea <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80056d4:	4b0d      	ldr	r3, [pc, #52]	; (800570c <USBD_CDC_Init+0x1e8>)
 80056d6:	7819      	ldrb	r1, [r3, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80056de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f002 fb88 	bl	8007df8 <USBD_LL_PrepareReceive>
 80056e8:	e008      	b.n	80056fc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80056ea:	4b08      	ldr	r3, [pc, #32]	; (800570c <USBD_CDC_Init+0x1e8>)
 80056ec:	7819      	ldrb	r1, [r3, #0]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80056f4:	2340      	movs	r3, #64	; 0x40
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f002 fb7e 	bl	8007df8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3710      	adds	r7, #16
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	20000093 	.word	0x20000093
 800570c:	20000094 	.word	0x20000094
 8005710:	20000095 	.word	0x20000095

08005714 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	460b      	mov	r3, r1
 800571e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005720:	4b3a      	ldr	r3, [pc, #232]	; (800580c <USBD_CDC_DeInit+0xf8>)
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	4619      	mov	r1, r3
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f002 fa9d 	bl	8007c66 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800572c:	4b37      	ldr	r3, [pc, #220]	; (800580c <USBD_CDC_DeInit+0xf8>)
 800572e:	781b      	ldrb	r3, [r3, #0]
 8005730:	f003 020f 	and.w	r2, r3, #15
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4413      	add	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	440b      	add	r3, r1
 8005740:	3324      	adds	r3, #36	; 0x24
 8005742:	2200      	movs	r2, #0
 8005744:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005746:	4b32      	ldr	r3, [pc, #200]	; (8005810 <USBD_CDC_DeInit+0xfc>)
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	4619      	mov	r1, r3
 800574c:	6878      	ldr	r0, [r7, #4]
 800574e:	f002 fa8a 	bl	8007c66 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005752:	4b2f      	ldr	r3, [pc, #188]	; (8005810 <USBD_CDC_DeInit+0xfc>)
 8005754:	781b      	ldrb	r3, [r3, #0]
 8005756:	f003 020f 	and.w	r2, r3, #15
 800575a:	6879      	ldr	r1, [r7, #4]
 800575c:	4613      	mov	r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	4413      	add	r3, r2
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	440b      	add	r3, r1
 8005766:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800576a:	2200      	movs	r2, #0
 800576c:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800576e:	4b29      	ldr	r3, [pc, #164]	; (8005814 <USBD_CDC_DeInit+0x100>)
 8005770:	781b      	ldrb	r3, [r3, #0]
 8005772:	4619      	mov	r1, r3
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f002 fa76 	bl	8007c66 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800577a:	4b26      	ldr	r3, [pc, #152]	; (8005814 <USBD_CDC_DeInit+0x100>)
 800577c:	781b      	ldrb	r3, [r3, #0]
 800577e:	f003 020f 	and.w	r2, r3, #15
 8005782:	6879      	ldr	r1, [r7, #4]
 8005784:	4613      	mov	r3, r2
 8005786:	009b      	lsls	r3, r3, #2
 8005788:	4413      	add	r3, r2
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	440b      	add	r3, r1
 800578e:	3324      	adds	r3, #36	; 0x24
 8005790:	2200      	movs	r2, #0
 8005792:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005794:	4b1f      	ldr	r3, [pc, #124]	; (8005814 <USBD_CDC_DeInit+0x100>)
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	f003 020f 	and.w	r2, r3, #15
 800579c:	6879      	ldr	r1, [r7, #4]
 800579e:	4613      	mov	r3, r2
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	4413      	add	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	440b      	add	r3, r1
 80057a8:	3326      	adds	r3, #38	; 0x26
 80057aa:	2200      	movs	r2, #0
 80057ac:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	32b0      	adds	r2, #176	; 0xb0
 80057b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d01f      	beq.n	8005800 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80057c6:	687a      	ldr	r2, [r7, #4]
 80057c8:	33b0      	adds	r3, #176	; 0xb0
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	4413      	add	r3, r2
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	32b0      	adds	r2, #176	; 0xb0
 80057de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f002 fb4a 	bl	8007e7c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	32b0      	adds	r2, #176	; 0xb0
 80057f2:	2100      	movs	r1, #0
 80057f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3708      	adds	r7, #8
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	20000093 	.word	0x20000093
 8005810:	20000094 	.word	0x20000094
 8005814:	20000095 	.word	0x20000095

08005818 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	32b0      	adds	r2, #176	; 0xb0
 800582c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005830:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005832:	2300      	movs	r3, #0
 8005834:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005836:	2300      	movs	r3, #0
 8005838:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d101      	bne.n	8005848 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005844:	2303      	movs	r3, #3
 8005846:	e0bf      	b.n	80059c8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005850:	2b00      	cmp	r3, #0
 8005852:	d050      	beq.n	80058f6 <USBD_CDC_Setup+0xde>
 8005854:	2b20      	cmp	r3, #32
 8005856:	f040 80af 	bne.w	80059b8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	88db      	ldrh	r3, [r3, #6]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d03a      	beq.n	80058d8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	781b      	ldrb	r3, [r3, #0]
 8005866:	b25b      	sxtb	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	da1b      	bge.n	80058a4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	33b0      	adds	r3, #176	; 0xb0
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	4413      	add	r3, r2
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005882:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005884:	683a      	ldr	r2, [r7, #0]
 8005886:	88d2      	ldrh	r2, [r2, #6]
 8005888:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	88db      	ldrh	r3, [r3, #6]
 800588e:	2b07      	cmp	r3, #7
 8005890:	bf28      	it	cs
 8005892:	2307      	movcs	r3, #7
 8005894:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	89fa      	ldrh	r2, [r7, #14]
 800589a:	4619      	mov	r1, r3
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f001 fd89 	bl	80073b4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80058a2:	e090      	b.n	80059c6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80058a4:	683b      	ldr	r3, [r7, #0]
 80058a6:	785a      	ldrb	r2, [r3, #1]
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	88db      	ldrh	r3, [r3, #6]
 80058b2:	2b3f      	cmp	r3, #63	; 0x3f
 80058b4:	d803      	bhi.n	80058be <USBD_CDC_Setup+0xa6>
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	88db      	ldrh	r3, [r3, #6]
 80058ba:	b2da      	uxtb	r2, r3
 80058bc:	e000      	b.n	80058c0 <USBD_CDC_Setup+0xa8>
 80058be:	2240      	movs	r2, #64	; 0x40
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80058c6:	6939      	ldr	r1, [r7, #16]
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80058ce:	461a      	mov	r2, r3
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f001 fd9b 	bl	800740c <USBD_CtlPrepareRx>
      break;
 80058d6:	e076      	b.n	80059c6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	33b0      	adds	r3, #176	; 0xb0
 80058e2:	009b      	lsls	r3, r3, #2
 80058e4:	4413      	add	r3, r2
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	683a      	ldr	r2, [r7, #0]
 80058ec:	7850      	ldrb	r0, [r2, #1]
 80058ee:	2200      	movs	r2, #0
 80058f0:	6839      	ldr	r1, [r7, #0]
 80058f2:	4798      	blx	r3
      break;
 80058f4:	e067      	b.n	80059c6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	785b      	ldrb	r3, [r3, #1]
 80058fa:	2b0b      	cmp	r3, #11
 80058fc:	d851      	bhi.n	80059a2 <USBD_CDC_Setup+0x18a>
 80058fe:	a201      	add	r2, pc, #4	; (adr r2, 8005904 <USBD_CDC_Setup+0xec>)
 8005900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005904:	08005935 	.word	0x08005935
 8005908:	080059b1 	.word	0x080059b1
 800590c:	080059a3 	.word	0x080059a3
 8005910:	080059a3 	.word	0x080059a3
 8005914:	080059a3 	.word	0x080059a3
 8005918:	080059a3 	.word	0x080059a3
 800591c:	080059a3 	.word	0x080059a3
 8005920:	080059a3 	.word	0x080059a3
 8005924:	080059a3 	.word	0x080059a3
 8005928:	080059a3 	.word	0x080059a3
 800592c:	0800595f 	.word	0x0800595f
 8005930:	08005989 	.word	0x08005989
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b03      	cmp	r3, #3
 800593e:	d107      	bne.n	8005950 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005940:	f107 030a 	add.w	r3, r7, #10
 8005944:	2202      	movs	r2, #2
 8005946:	4619      	mov	r1, r3
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f001 fd33 	bl	80073b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800594e:	e032      	b.n	80059b6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005950:	6839      	ldr	r1, [r7, #0]
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f001 fcbd 	bl	80072d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005958:	2303      	movs	r3, #3
 800595a:	75fb      	strb	r3, [r7, #23]
          break;
 800595c:	e02b      	b.n	80059b6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b03      	cmp	r3, #3
 8005968:	d107      	bne.n	800597a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800596a:	f107 030d 	add.w	r3, r7, #13
 800596e:	2201      	movs	r2, #1
 8005970:	4619      	mov	r1, r3
 8005972:	6878      	ldr	r0, [r7, #4]
 8005974:	f001 fd1e 	bl	80073b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005978:	e01d      	b.n	80059b6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800597a:	6839      	ldr	r1, [r7, #0]
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f001 fca8 	bl	80072d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8005982:	2303      	movs	r3, #3
 8005984:	75fb      	strb	r3, [r7, #23]
          break;
 8005986:	e016      	b.n	80059b6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800598e:	b2db      	uxtb	r3, r3
 8005990:	2b03      	cmp	r3, #3
 8005992:	d00f      	beq.n	80059b4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005994:	6839      	ldr	r1, [r7, #0]
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f001 fc9b 	bl	80072d2 <USBD_CtlError>
            ret = USBD_FAIL;
 800599c:	2303      	movs	r3, #3
 800599e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80059a0:	e008      	b.n	80059b4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80059a2:	6839      	ldr	r1, [r7, #0]
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f001 fc94 	bl	80072d2 <USBD_CtlError>
          ret = USBD_FAIL;
 80059aa:	2303      	movs	r3, #3
 80059ac:	75fb      	strb	r3, [r7, #23]
          break;
 80059ae:	e002      	b.n	80059b6 <USBD_CDC_Setup+0x19e>
          break;
 80059b0:	bf00      	nop
 80059b2:	e008      	b.n	80059c6 <USBD_CDC_Setup+0x1ae>
          break;
 80059b4:	bf00      	nop
      }
      break;
 80059b6:	e006      	b.n	80059c6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80059b8:	6839      	ldr	r1, [r7, #0]
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f001 fc89 	bl	80072d2 <USBD_CtlError>
      ret = USBD_FAIL;
 80059c0:	2303      	movs	r3, #3
 80059c2:	75fb      	strb	r3, [r7, #23]
      break;
 80059c4:	bf00      	nop
  }

  return (uint8_t)ret;
 80059c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3718      	adds	r7, #24
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	460b      	mov	r3, r1
 80059da:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80059e2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	32b0      	adds	r2, #176	; 0xb0
 80059ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d101      	bne.n	80059fa <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e065      	b.n	8005ac6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	32b0      	adds	r2, #176	; 0xb0
 8005a04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a08:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005a0a:	78fb      	ldrb	r3, [r7, #3]
 8005a0c:	f003 020f 	and.w	r2, r3, #15
 8005a10:	6879      	ldr	r1, [r7, #4]
 8005a12:	4613      	mov	r3, r2
 8005a14:	009b      	lsls	r3, r3, #2
 8005a16:	4413      	add	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	440b      	add	r3, r1
 8005a1c:	3318      	adds	r3, #24
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d02f      	beq.n	8005a84 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005a24:	78fb      	ldrb	r3, [r7, #3]
 8005a26:	f003 020f 	and.w	r2, r3, #15
 8005a2a:	6879      	ldr	r1, [r7, #4]
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	440b      	add	r3, r1
 8005a36:	3318      	adds	r3, #24
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	78fb      	ldrb	r3, [r7, #3]
 8005a3c:	f003 010f 	and.w	r1, r3, #15
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	460b      	mov	r3, r1
 8005a44:	00db      	lsls	r3, r3, #3
 8005a46:	440b      	add	r3, r1
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	4403      	add	r3, r0
 8005a4c:	3348      	adds	r3, #72	; 0x48
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	fbb2 f1f3 	udiv	r1, r2, r3
 8005a54:	fb01 f303 	mul.w	r3, r1, r3
 8005a58:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d112      	bne.n	8005a84 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005a5e:	78fb      	ldrb	r3, [r7, #3]
 8005a60:	f003 020f 	and.w	r2, r3, #15
 8005a64:	6879      	ldr	r1, [r7, #4]
 8005a66:	4613      	mov	r3, r2
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	4413      	add	r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	440b      	add	r3, r1
 8005a70:	3318      	adds	r3, #24
 8005a72:	2200      	movs	r2, #0
 8005a74:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005a76:	78f9      	ldrb	r1, [r7, #3]
 8005a78:	2300      	movs	r3, #0
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f002 f99a 	bl	8007db6 <USBD_LL_Transmit>
 8005a82:	e01f      	b.n	8005ac4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	33b0      	adds	r3, #176	; 0xb0
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	691b      	ldr	r3, [r3, #16]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d010      	beq.n	8005ac4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	33b0      	adds	r3, #176	; 0xb0
 8005aac:	009b      	lsls	r3, r3, #2
 8005aae:	4413      	add	r3, r2
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005ac0:	78fa      	ldrb	r2, [r7, #3]
 8005ac2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}

08005ace <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b084      	sub	sp, #16
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
 8005ad6:	460b      	mov	r3, r1
 8005ad8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	32b0      	adds	r2, #176	; 0xb0
 8005ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ae8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	32b0      	adds	r2, #176	; 0xb0
 8005af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005afc:	2303      	movs	r3, #3
 8005afe:	e01a      	b.n	8005b36 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005b00:	78fb      	ldrb	r3, [r7, #3]
 8005b02:	4619      	mov	r1, r3
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	f002 f998 	bl	8007e3a <USBD_LL_GetRxDataSize>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005b18:	687a      	ldr	r2, [r7, #4]
 8005b1a:	33b0      	adds	r3, #176	; 0xb0
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	4413      	add	r3, r2
 8005b20:	685b      	ldr	r3, [r3, #4]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005b30:	4611      	mov	r1, r2
 8005b32:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005b34:	2300      	movs	r3, #0
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3710      	adds	r7, #16
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}

08005b3e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005b3e:	b580      	push	{r7, lr}
 8005b40:	b084      	sub	sp, #16
 8005b42:	af00      	add	r7, sp, #0
 8005b44:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	32b0      	adds	r2, #176	; 0xb0
 8005b50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b54:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d101      	bne.n	8005b60 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e025      	b.n	8005bac <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005b66:	687a      	ldr	r2, [r7, #4]
 8005b68:	33b0      	adds	r3, #176	; 0xb0
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	4413      	add	r3, r2
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d01a      	beq.n	8005baa <USBD_CDC_EP0_RxReady+0x6c>
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005b7a:	2bff      	cmp	r3, #255	; 0xff
 8005b7c:	d015      	beq.n	8005baa <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	33b0      	adds	r3, #176	; 0xb0
 8005b88:	009b      	lsls	r3, r3, #2
 8005b8a:	4413      	add	r3, r2
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	68fa      	ldr	r2, [r7, #12]
 8005b92:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8005b96:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8005b9e:	b292      	uxth	r2, r2
 8005ba0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	22ff      	movs	r2, #255	; 0xff
 8005ba6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3710      	adds	r7, #16
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b086      	sub	sp, #24
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005bbc:	2182      	movs	r1, #130	; 0x82
 8005bbe:	4818      	ldr	r0, [pc, #96]	; (8005c20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005bc0:	f000 fd4f 	bl	8006662 <USBD_GetEpDesc>
 8005bc4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	4815      	ldr	r0, [pc, #84]	; (8005c20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005bca:	f000 fd4a 	bl	8006662 <USBD_GetEpDesc>
 8005bce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005bd0:	2181      	movs	r1, #129	; 0x81
 8005bd2:	4813      	ldr	r0, [pc, #76]	; (8005c20 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005bd4:	f000 fd45 	bl	8006662 <USBD_GetEpDesc>
 8005bd8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005bda:	697b      	ldr	r3, [r7, #20]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d002      	beq.n	8005be6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005be0:	697b      	ldr	r3, [r7, #20]
 8005be2:	2210      	movs	r2, #16
 8005be4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d006      	beq.n	8005bfa <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005bec:	693b      	ldr	r3, [r7, #16]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bf4:	711a      	strb	r2, [r3, #4]
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d006      	beq.n	8005c0e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c08:	711a      	strb	r2, [r3, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2243      	movs	r2, #67	; 0x43
 8005c12:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005c14:	4b02      	ldr	r3, [pc, #8]	; (8005c20 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	3718      	adds	r7, #24
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bd80      	pop	{r7, pc}
 8005c1e:	bf00      	nop
 8005c20:	20000050 	.word	0x20000050

08005c24 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b086      	sub	sp, #24
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005c2c:	2182      	movs	r1, #130	; 0x82
 8005c2e:	4818      	ldr	r0, [pc, #96]	; (8005c90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005c30:	f000 fd17 	bl	8006662 <USBD_GetEpDesc>
 8005c34:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005c36:	2101      	movs	r1, #1
 8005c38:	4815      	ldr	r0, [pc, #84]	; (8005c90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005c3a:	f000 fd12 	bl	8006662 <USBD_GetEpDesc>
 8005c3e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005c40:	2181      	movs	r1, #129	; 0x81
 8005c42:	4813      	ldr	r0, [pc, #76]	; (8005c90 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005c44:	f000 fd0d 	bl	8006662 <USBD_GetEpDesc>
 8005c48:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d002      	beq.n	8005c56 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005c50:	697b      	ldr	r3, [r7, #20]
 8005c52:	2210      	movs	r2, #16
 8005c54:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d006      	beq.n	8005c6a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	711a      	strb	r2, [r3, #4]
 8005c62:	2200      	movs	r2, #0
 8005c64:	f042 0202 	orr.w	r2, r2, #2
 8005c68:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d006      	beq.n	8005c7e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	2200      	movs	r2, #0
 8005c74:	711a      	strb	r2, [r3, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	f042 0202 	orr.w	r2, r2, #2
 8005c7c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2243      	movs	r2, #67	; 0x43
 8005c82:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005c84:	4b02      	ldr	r3, [pc, #8]	; (8005c90 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3718      	adds	r7, #24
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
 8005c8e:	bf00      	nop
 8005c90:	20000050 	.word	0x20000050

08005c94 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b086      	sub	sp, #24
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005c9c:	2182      	movs	r1, #130	; 0x82
 8005c9e:	4818      	ldr	r0, [pc, #96]	; (8005d00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005ca0:	f000 fcdf 	bl	8006662 <USBD_GetEpDesc>
 8005ca4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8005ca6:	2101      	movs	r1, #1
 8005ca8:	4815      	ldr	r0, [pc, #84]	; (8005d00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005caa:	f000 fcda 	bl	8006662 <USBD_GetEpDesc>
 8005cae:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005cb0:	2181      	movs	r1, #129	; 0x81
 8005cb2:	4813      	ldr	r0, [pc, #76]	; (8005d00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8005cb4:	f000 fcd5 	bl	8006662 <USBD_GetEpDesc>
 8005cb8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d002      	beq.n	8005cc6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005cc0:	697b      	ldr	r3, [r7, #20]
 8005cc2:	2210      	movs	r2, #16
 8005cc4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d006      	beq.n	8005cda <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005cd4:	711a      	strb	r2, [r3, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d006      	beq.n	8005cee <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ce8:	711a      	strb	r2, [r3, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2243      	movs	r2, #67	; 0x43
 8005cf2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8005cf4:	4b02      	ldr	r3, [pc, #8]	; (8005d00 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
 8005cfe:	bf00      	nop
 8005d00:	20000050 	.word	0x20000050

08005d04 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	220a      	movs	r2, #10
 8005d10:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8005d12:	4b03      	ldr	r3, [pc, #12]	; (8005d20 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	2000000c 	.word	0x2000000c

08005d24 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d101      	bne.n	8005d38 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005d34:	2303      	movs	r3, #3
 8005d36:	e009      	b.n	8005d4c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	33b0      	adds	r3, #176	; 0xb0
 8005d42:	009b      	lsls	r3, r3, #2
 8005d44:	4413      	add	r3, r2
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	370c      	adds	r7, #12
 8005d50:	46bd      	mov	sp, r7
 8005d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d56:	4770      	bx	lr

08005d58 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	32b0      	adds	r2, #176	; 0xb0
 8005d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d72:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d101      	bne.n	8005d7e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005d7a:	2303      	movs	r3, #3
 8005d7c:	e008      	b.n	8005d90 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	68ba      	ldr	r2, [r7, #8]
 8005d82:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005d86:	697b      	ldr	r3, [r7, #20]
 8005d88:	687a      	ldr	r2, [r7, #4]
 8005d8a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8005d8e:	2300      	movs	r3, #0
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	371c      	adds	r7, #28
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	32b0      	adds	r2, #176	; 0xb0
 8005db0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005db4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d101      	bne.n	8005dc0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e004      	b.n	8005dca <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005dc8:	2300      	movs	r3, #0
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
	...

08005dd8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	32b0      	adds	r2, #176	; 0xb0
 8005dea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dee:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8005df0:	2301      	movs	r3, #1
 8005df2:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	32b0      	adds	r2, #176	; 0xb0
 8005dfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d101      	bne.n	8005e0a <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e025      	b.n	8005e56 <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d11f      	bne.n	8005e54 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	2201      	movs	r2, #1
 8005e18:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8005e1c:	4b10      	ldr	r3, [pc, #64]	; (8005e60 <USBD_CDC_TransmitPacket+0x88>)
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	f003 020f 	and.w	r2, r3, #15
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	4413      	add	r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	4403      	add	r3, r0
 8005e36:	3318      	adds	r3, #24
 8005e38:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8005e3a:	4b09      	ldr	r3, [pc, #36]	; (8005e60 <USBD_CDC_TransmitPacket+0x88>)
 8005e3c:	7819      	ldrb	r1, [r3, #0]
 8005e3e:	68bb      	ldr	r3, [r7, #8]
 8005e40:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f001 ffb3 	bl	8007db6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8005e50:	2300      	movs	r3, #0
 8005e52:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e56:	4618      	mov	r0, r3
 8005e58:	3710      	adds	r7, #16
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	bf00      	nop
 8005e60:	20000093 	.word	0x20000093

08005e64 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	32b0      	adds	r2, #176	; 0xb0
 8005e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e7a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	32b0      	adds	r2, #176	; 0xb0
 8005e86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d101      	bne.n	8005e92 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e018      	b.n	8005ec4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	7c1b      	ldrb	r3, [r3, #16]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10a      	bne.n	8005eb0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005e9a:	4b0c      	ldr	r3, [pc, #48]	; (8005ecc <USBD_CDC_ReceivePacket+0x68>)
 8005e9c:	7819      	ldrb	r1, [r3, #0]
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005ea4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f001 ffa5 	bl	8007df8 <USBD_LL_PrepareReceive>
 8005eae:	e008      	b.n	8005ec2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005eb0:	4b06      	ldr	r3, [pc, #24]	; (8005ecc <USBD_CDC_ReceivePacket+0x68>)
 8005eb2:	7819      	ldrb	r1, [r3, #0]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005eba:	2340      	movs	r3, #64	; 0x40
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f001 ff9b 	bl	8007df8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3710      	adds	r7, #16
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}
 8005ecc:	20000094 	.word	0x20000094

08005ed0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b086      	sub	sp, #24
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	60f8      	str	r0, [r7, #12]
 8005ed8:	60b9      	str	r1, [r7, #8]
 8005eda:	4613      	mov	r3, r2
 8005edc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d101      	bne.n	8005ee8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e01f      	b.n	8005f28 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2200      	movs	r2, #0
 8005efc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d003      	beq.n	8005f0e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	68ba      	ldr	r2, [r7, #8]
 8005f0a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2201      	movs	r2, #1
 8005f12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	79fa      	ldrb	r2, [r7, #7]
 8005f1a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f001 fe15 	bl	8007b4c <USBD_LL_Init>
 8005f22:	4603      	mov	r3, r0
 8005f24:	75fb      	strb	r3, [r7, #23]

  return ret;
 8005f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f28:	4618      	mov	r0, r3
 8005f2a:	3718      	adds	r7, #24
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e025      	b.n	8005f94 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	683a      	ldr	r2, [r7, #0]
 8005f4c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	32ae      	adds	r2, #174	; 0xae
 8005f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00f      	beq.n	8005f84 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	32ae      	adds	r2, #174	; 0xae
 8005f6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f74:	f107 020e 	add.w	r2, r7, #14
 8005f78:	4610      	mov	r0, r2
 8005f7a:	4798      	blx	r3
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8005f8a:	1c5a      	adds	r2, r3, #1
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8005f92:	2300      	movs	r3, #0
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3710      	adds	r7, #16
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}

08005f9c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f001 fe1d 	bl	8007be4 <USBD_LL_Start>
 8005faa:	4603      	mov	r3, r0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3708      	adds	r7, #8
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005fbc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	370c      	adds	r7, #12
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr

08005fca <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b084      	sub	sp, #16
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
 8005fd2:	460b      	mov	r3, r1
 8005fd4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d009      	beq.n	8005ff8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	78fa      	ldrb	r2, [r7, #3]
 8005fee:	4611      	mov	r1, r2
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	4798      	blx	r3
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005ff8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3710      	adds	r7, #16
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b084      	sub	sp, #16
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
 800600a:	460b      	mov	r3, r1
 800600c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800600e:	2300      	movs	r3, #0
 8006010:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	78fa      	ldrb	r2, [r7, #3]
 800601c:	4611      	mov	r1, r2
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	4798      	blx	r3
 8006022:	4603      	mov	r3, r0
 8006024:	2b00      	cmp	r3, #0
 8006026:	d001      	beq.n	800602c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006028:	2303      	movs	r3, #3
 800602a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800602c:	7bfb      	ldrb	r3, [r7, #15]
}
 800602e:	4618      	mov	r0, r3
 8006030:	3710      	adds	r7, #16
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}

08006036 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006036:	b580      	push	{r7, lr}
 8006038:	b084      	sub	sp, #16
 800603a:	af00      	add	r7, sp, #0
 800603c:	6078      	str	r0, [r7, #4]
 800603e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006046:	6839      	ldr	r1, [r7, #0]
 8006048:	4618      	mov	r0, r3
 800604a:	f001 f908 	bl	800725e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2201      	movs	r2, #1
 8006052:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800605c:	461a      	mov	r2, r3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800606a:	f003 031f 	and.w	r3, r3, #31
 800606e:	2b02      	cmp	r3, #2
 8006070:	d01a      	beq.n	80060a8 <USBD_LL_SetupStage+0x72>
 8006072:	2b02      	cmp	r3, #2
 8006074:	d822      	bhi.n	80060bc <USBD_LL_SetupStage+0x86>
 8006076:	2b00      	cmp	r3, #0
 8006078:	d002      	beq.n	8006080 <USBD_LL_SetupStage+0x4a>
 800607a:	2b01      	cmp	r3, #1
 800607c:	d00a      	beq.n	8006094 <USBD_LL_SetupStage+0x5e>
 800607e:	e01d      	b.n	80060bc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006086:	4619      	mov	r1, r3
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f000 fb5f 	bl	800674c <USBD_StdDevReq>
 800608e:	4603      	mov	r3, r0
 8006090:	73fb      	strb	r3, [r7, #15]
      break;
 8006092:	e020      	b.n	80060d6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800609a:	4619      	mov	r1, r3
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 fbc7 	bl	8006830 <USBD_StdItfReq>
 80060a2:	4603      	mov	r3, r0
 80060a4:	73fb      	strb	r3, [r7, #15]
      break;
 80060a6:	e016      	b.n	80060d6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80060ae:	4619      	mov	r1, r3
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f000 fc29 	bl	8006908 <USBD_StdEPReq>
 80060b6:	4603      	mov	r3, r0
 80060b8:	73fb      	strb	r3, [r7, #15]
      break;
 80060ba:	e00c      	b.n	80060d6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80060c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	4619      	mov	r1, r3
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f001 fdea 	bl	8007ca4 <USBD_LL_StallEP>
 80060d0:	4603      	mov	r3, r0
 80060d2:	73fb      	strb	r3, [r7, #15]
      break;
 80060d4:	bf00      	nop
  }

  return ret;
 80060d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d8:	4618      	mov	r0, r3
 80060da:	3710      	adds	r7, #16
 80060dc:	46bd      	mov	sp, r7
 80060de:	bd80      	pop	{r7, pc}

080060e0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b086      	sub	sp, #24
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	460b      	mov	r3, r1
 80060ea:	607a      	str	r2, [r7, #4]
 80060ec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80060ee:	2300      	movs	r3, #0
 80060f0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80060f2:	7afb      	ldrb	r3, [r7, #11]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d16e      	bne.n	80061d6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80060fe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006106:	2b03      	cmp	r3, #3
 8006108:	f040 8098 	bne.w	800623c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	689a      	ldr	r2, [r3, #8]
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	429a      	cmp	r2, r3
 8006116:	d913      	bls.n	8006140 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	689a      	ldr	r2, [r3, #8]
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	1ad2      	subs	r2, r2, r3
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	68da      	ldr	r2, [r3, #12]
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	4293      	cmp	r3, r2
 8006130:	bf28      	it	cs
 8006132:	4613      	movcs	r3, r2
 8006134:	461a      	mov	r2, r3
 8006136:	6879      	ldr	r1, [r7, #4]
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f001 f984 	bl	8007446 <USBD_CtlContinueRx>
 800613e:	e07d      	b.n	800623c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006146:	f003 031f 	and.w	r3, r3, #31
 800614a:	2b02      	cmp	r3, #2
 800614c:	d014      	beq.n	8006178 <USBD_LL_DataOutStage+0x98>
 800614e:	2b02      	cmp	r3, #2
 8006150:	d81d      	bhi.n	800618e <USBD_LL_DataOutStage+0xae>
 8006152:	2b00      	cmp	r3, #0
 8006154:	d002      	beq.n	800615c <USBD_LL_DataOutStage+0x7c>
 8006156:	2b01      	cmp	r3, #1
 8006158:	d003      	beq.n	8006162 <USBD_LL_DataOutStage+0x82>
 800615a:	e018      	b.n	800618e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800615c:	2300      	movs	r3, #0
 800615e:	75bb      	strb	r3, [r7, #22]
            break;
 8006160:	e018      	b.n	8006194 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006168:	b2db      	uxtb	r3, r3
 800616a:	4619      	mov	r1, r3
 800616c:	68f8      	ldr	r0, [r7, #12]
 800616e:	f000 fa5e 	bl	800662e <USBD_CoreFindIF>
 8006172:	4603      	mov	r3, r0
 8006174:	75bb      	strb	r3, [r7, #22]
            break;
 8006176:	e00d      	b.n	8006194 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800617e:	b2db      	uxtb	r3, r3
 8006180:	4619      	mov	r1, r3
 8006182:	68f8      	ldr	r0, [r7, #12]
 8006184:	f000 fa60 	bl	8006648 <USBD_CoreFindEP>
 8006188:	4603      	mov	r3, r0
 800618a:	75bb      	strb	r3, [r7, #22]
            break;
 800618c:	e002      	b.n	8006194 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800618e:	2300      	movs	r3, #0
 8006190:	75bb      	strb	r3, [r7, #22]
            break;
 8006192:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006194:	7dbb      	ldrb	r3, [r7, #22]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d119      	bne.n	80061ce <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80061a0:	b2db      	uxtb	r3, r3
 80061a2:	2b03      	cmp	r3, #3
 80061a4:	d113      	bne.n	80061ce <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80061a6:	7dba      	ldrb	r2, [r7, #22]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	32ae      	adds	r2, #174	; 0xae
 80061ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00b      	beq.n	80061ce <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80061b6:	7dba      	ldrb	r2, [r7, #22]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80061be:	7dba      	ldrb	r2, [r7, #22]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	32ae      	adds	r2, #174	; 0xae
 80061c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80061ce:	68f8      	ldr	r0, [r7, #12]
 80061d0:	f001 f94a 	bl	8007468 <USBD_CtlSendStatus>
 80061d4:	e032      	b.n	800623c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80061d6:	7afb      	ldrb	r3, [r7, #11]
 80061d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	4619      	mov	r1, r3
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f000 fa31 	bl	8006648 <USBD_CoreFindEP>
 80061e6:	4603      	mov	r3, r0
 80061e8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80061ea:	7dbb      	ldrb	r3, [r7, #22]
 80061ec:	2bff      	cmp	r3, #255	; 0xff
 80061ee:	d025      	beq.n	800623c <USBD_LL_DataOutStage+0x15c>
 80061f0:	7dbb      	ldrb	r3, [r7, #22]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d122      	bne.n	800623c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	2b03      	cmp	r3, #3
 8006200:	d117      	bne.n	8006232 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8006202:	7dba      	ldrb	r2, [r7, #22]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	32ae      	adds	r2, #174	; 0xae
 8006208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800620c:	699b      	ldr	r3, [r3, #24]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00f      	beq.n	8006232 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8006212:	7dba      	ldrb	r2, [r7, #22]
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800621a:	7dba      	ldrb	r2, [r7, #22]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	32ae      	adds	r2, #174	; 0xae
 8006220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	7afa      	ldrb	r2, [r7, #11]
 8006228:	4611      	mov	r1, r2
 800622a:	68f8      	ldr	r0, [r7, #12]
 800622c:	4798      	blx	r3
 800622e:	4603      	mov	r3, r0
 8006230:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8006232:	7dfb      	ldrb	r3, [r7, #23]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d001      	beq.n	800623c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006238:	7dfb      	ldrb	r3, [r7, #23]
 800623a:	e000      	b.n	800623e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3718      	adds	r7, #24
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006246:	b580      	push	{r7, lr}
 8006248:	b086      	sub	sp, #24
 800624a:	af00      	add	r7, sp, #0
 800624c:	60f8      	str	r0, [r7, #12]
 800624e:	460b      	mov	r3, r1
 8006250:	607a      	str	r2, [r7, #4]
 8006252:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006254:	7afb      	ldrb	r3, [r7, #11]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d16f      	bne.n	800633a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	3314      	adds	r3, #20
 800625e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006266:	2b02      	cmp	r3, #2
 8006268:	d15a      	bne.n	8006320 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	689a      	ldr	r2, [r3, #8]
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	429a      	cmp	r2, r3
 8006274:	d914      	bls.n	80062a0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	689a      	ldr	r2, [r3, #8]
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	1ad2      	subs	r2, r2, r3
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006284:	693b      	ldr	r3, [r7, #16]
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	461a      	mov	r2, r3
 800628a:	6879      	ldr	r1, [r7, #4]
 800628c:	68f8      	ldr	r0, [r7, #12]
 800628e:	f001 f8ac 	bl	80073ea <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006292:	2300      	movs	r3, #0
 8006294:	2200      	movs	r2, #0
 8006296:	2100      	movs	r1, #0
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f001 fdad 	bl	8007df8 <USBD_LL_PrepareReceive>
 800629e:	e03f      	b.n	8006320 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	68da      	ldr	r2, [r3, #12]
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d11c      	bne.n	80062e6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	685a      	ldr	r2, [r3, #4]
 80062b0:	693b      	ldr	r3, [r7, #16]
 80062b2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d316      	bcc.n	80062e6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d20f      	bcs.n	80062e6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80062c6:	2200      	movs	r2, #0
 80062c8:	2100      	movs	r1, #0
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f001 f88d 	bl	80073ea <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80062d8:	2300      	movs	r3, #0
 80062da:	2200      	movs	r2, #0
 80062dc:	2100      	movs	r1, #0
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f001 fd8a 	bl	8007df8 <USBD_LL_PrepareReceive>
 80062e4:	e01c      	b.n	8006320 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b03      	cmp	r3, #3
 80062f0:	d10f      	bne.n	8006312 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80062f8:	68db      	ldr	r3, [r3, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d009      	beq.n	8006312 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006312:	2180      	movs	r1, #128	; 0x80
 8006314:	68f8      	ldr	r0, [r7, #12]
 8006316:	f001 fcc5 	bl	8007ca4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f001 f8b7 	bl	800748e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d03a      	beq.n	80063a0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800632a:	68f8      	ldr	r0, [r7, #12]
 800632c:	f7ff fe42 	bl	8005fb4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2200      	movs	r2, #0
 8006334:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006338:	e032      	b.n	80063a0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800633a:	7afb      	ldrb	r3, [r7, #11]
 800633c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006340:	b2db      	uxtb	r3, r3
 8006342:	4619      	mov	r1, r3
 8006344:	68f8      	ldr	r0, [r7, #12]
 8006346:	f000 f97f 	bl	8006648 <USBD_CoreFindEP>
 800634a:	4603      	mov	r3, r0
 800634c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800634e:	7dfb      	ldrb	r3, [r7, #23]
 8006350:	2bff      	cmp	r3, #255	; 0xff
 8006352:	d025      	beq.n	80063a0 <USBD_LL_DataInStage+0x15a>
 8006354:	7dfb      	ldrb	r3, [r7, #23]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d122      	bne.n	80063a0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006360:	b2db      	uxtb	r3, r3
 8006362:	2b03      	cmp	r3, #3
 8006364:	d11c      	bne.n	80063a0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006366:	7dfa      	ldrb	r2, [r7, #23]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	32ae      	adds	r2, #174	; 0xae
 800636c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d014      	beq.n	80063a0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006376:	7dfa      	ldrb	r2, [r7, #23]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800637e:	7dfa      	ldrb	r2, [r7, #23]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	32ae      	adds	r2, #174	; 0xae
 8006384:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006388:	695b      	ldr	r3, [r3, #20]
 800638a:	7afa      	ldrb	r2, [r7, #11]
 800638c:	4611      	mov	r1, r2
 800638e:	68f8      	ldr	r0, [r7, #12]
 8006390:	4798      	blx	r3
 8006392:	4603      	mov	r3, r0
 8006394:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006396:	7dbb      	ldrb	r3, [r7, #22]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d001      	beq.n	80063a0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800639c:	7dbb      	ldrb	r3, [r7, #22]
 800639e:	e000      	b.n	80063a2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80063a0:	2300      	movs	r3, #0
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	3718      	adds	r7, #24
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}

080063aa <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b084      	sub	sp, #16
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2201      	movs	r2, #1
 80063ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d014      	beq.n	8006410 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00e      	beq.n	8006410 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	6852      	ldr	r2, [r2, #4]
 80063fe:	b2d2      	uxtb	r2, r2
 8006400:	4611      	mov	r1, r2
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	4798      	blx	r3
 8006406:	4603      	mov	r3, r0
 8006408:	2b00      	cmp	r3, #0
 800640a:	d001      	beq.n	8006410 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800640c:	2303      	movs	r3, #3
 800640e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006410:	2340      	movs	r3, #64	; 0x40
 8006412:	2200      	movs	r2, #0
 8006414:	2100      	movs	r1, #0
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f001 fbff 	bl	8007c1a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2240      	movs	r2, #64	; 0x40
 8006428:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800642c:	2340      	movs	r3, #64	; 0x40
 800642e:	2200      	movs	r2, #0
 8006430:	2180      	movs	r1, #128	; 0x80
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f001 fbf1 	bl	8007c1a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2240      	movs	r2, #64	; 0x40
 8006442:	621a      	str	r2, [r3, #32]

  return ret;
 8006444:	7bfb      	ldrb	r3, [r7, #15]
}
 8006446:	4618      	mov	r0, r3
 8006448:	3710      	adds	r7, #16
 800644a:	46bd      	mov	sp, r7
 800644c:	bd80      	pop	{r7, pc}

0800644e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800644e:	b480      	push	{r7}
 8006450:	b083      	sub	sp, #12
 8006452:	af00      	add	r7, sp, #0
 8006454:	6078      	str	r0, [r7, #4]
 8006456:	460b      	mov	r3, r1
 8006458:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	78fa      	ldrb	r2, [r7, #3]
 800645e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006460:	2300      	movs	r3, #0
}
 8006462:	4618      	mov	r0, r3
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr

0800646e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800646e:	b480      	push	{r7}
 8006470:	b083      	sub	sp, #12
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800647c:	b2da      	uxtb	r2, r3
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2204      	movs	r2, #4
 8006488:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800648c:	2300      	movs	r3, #0
}
 800648e:	4618      	mov	r0, r3
 8006490:	370c      	adds	r7, #12
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr

0800649a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800649a:	b480      	push	{r7}
 800649c:	b083      	sub	sp, #12
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064a8:	b2db      	uxtb	r3, r3
 80064aa:	2b04      	cmp	r3, #4
 80064ac:	d106      	bne.n	80064bc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	370c      	adds	r7, #12
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b082      	sub	sp, #8
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	2b03      	cmp	r3, #3
 80064dc:	d110      	bne.n	8006500 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d00b      	beq.n	8006500 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d005      	beq.n	8006500 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80064fa:	69db      	ldr	r3, [r3, #28]
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006500:	2300      	movs	r3, #0
}
 8006502:	4618      	mov	r0, r3
 8006504:	3708      	adds	r7, #8
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b082      	sub	sp, #8
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
 8006512:	460b      	mov	r3, r1
 8006514:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	32ae      	adds	r2, #174	; 0xae
 8006520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d101      	bne.n	800652c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006528:	2303      	movs	r3, #3
 800652a:	e01c      	b.n	8006566 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006532:	b2db      	uxtb	r3, r3
 8006534:	2b03      	cmp	r3, #3
 8006536:	d115      	bne.n	8006564 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	32ae      	adds	r2, #174	; 0xae
 8006542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006546:	6a1b      	ldr	r3, [r3, #32]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00b      	beq.n	8006564 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	32ae      	adds	r2, #174	; 0xae
 8006556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800655a:	6a1b      	ldr	r3, [r3, #32]
 800655c:	78fa      	ldrb	r2, [r7, #3]
 800655e:	4611      	mov	r1, r2
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b082      	sub	sp, #8
 8006572:	af00      	add	r7, sp, #0
 8006574:	6078      	str	r0, [r7, #4]
 8006576:	460b      	mov	r3, r1
 8006578:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	32ae      	adds	r2, #174	; 0xae
 8006584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d101      	bne.n	8006590 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800658c:	2303      	movs	r3, #3
 800658e:	e01c      	b.n	80065ca <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b03      	cmp	r3, #3
 800659a:	d115      	bne.n	80065c8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	32ae      	adds	r2, #174	; 0xae
 80065a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00b      	beq.n	80065c8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	32ae      	adds	r2, #174	; 0xae
 80065ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c0:	78fa      	ldrb	r2, [r7, #3]
 80065c2:	4611      	mov	r1, r2
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3708      	adds	r7, #8
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80065d2:	b480      	push	{r7}
 80065d4:	b083      	sub	sp, #12
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	370c      	adds	r7, #12
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80065f0:	2300      	movs	r3, #0
 80065f2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006602:	2b00      	cmp	r3, #0
 8006604:	d00e      	beq.n	8006624 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	6852      	ldr	r2, [r2, #4]
 8006612:	b2d2      	uxtb	r2, r2
 8006614:	4611      	mov	r1, r2
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	4798      	blx	r3
 800661a:	4603      	mov	r3, r0
 800661c:	2b00      	cmp	r3, #0
 800661e:	d001      	beq.n	8006624 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006620:	2303      	movs	r3, #3
 8006622:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006624:	7bfb      	ldrb	r3, [r7, #15]
}
 8006626:	4618      	mov	r0, r3
 8006628:	3710      	adds	r7, #16
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}

0800662e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800662e:	b480      	push	{r7}
 8006630:	b083      	sub	sp, #12
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
 8006636:	460b      	mov	r3, r1
 8006638:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800663a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800663c:	4618      	mov	r0, r3
 800663e:	370c      	adds	r7, #12
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	460b      	mov	r3, r1
 8006652:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006654:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006656:	4618      	mov	r0, r3
 8006658:	370c      	adds	r7, #12
 800665a:	46bd      	mov	sp, r7
 800665c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006660:	4770      	bx	lr

08006662 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006662:	b580      	push	{r7, lr}
 8006664:	b086      	sub	sp, #24
 8006666:	af00      	add	r7, sp, #0
 8006668:	6078      	str	r0, [r7, #4]
 800666a:	460b      	mov	r3, r1
 800666c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006676:	2300      	movs	r3, #0
 8006678:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	885b      	ldrh	r3, [r3, #2]
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	b29b      	uxth	r3, r3
 8006686:	429a      	cmp	r2, r3
 8006688:	d920      	bls.n	80066cc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	781b      	ldrb	r3, [r3, #0]
 800668e:	b29b      	uxth	r3, r3
 8006690:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006692:	e013      	b.n	80066bc <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006694:	f107 030a 	add.w	r3, r7, #10
 8006698:	4619      	mov	r1, r3
 800669a:	6978      	ldr	r0, [r7, #20]
 800669c:	f000 f81b 	bl	80066d6 <USBD_GetNextDesc>
 80066a0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	785b      	ldrb	r3, [r3, #1]
 80066a6:	2b05      	cmp	r3, #5
 80066a8:	d108      	bne.n	80066bc <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	789b      	ldrb	r3, [r3, #2]
 80066b2:	78fa      	ldrb	r2, [r7, #3]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d008      	beq.n	80066ca <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80066b8:	2300      	movs	r3, #0
 80066ba:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	885b      	ldrh	r3, [r3, #2]
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	897b      	ldrh	r3, [r7, #10]
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d8e5      	bhi.n	8006694 <USBD_GetEpDesc+0x32>
 80066c8:	e000      	b.n	80066cc <USBD_GetEpDesc+0x6a>
          break;
 80066ca:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80066cc:	693b      	ldr	r3, [r7, #16]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3718      	adds	r7, #24
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80066d6:	b480      	push	{r7}
 80066d8:	b085      	sub	sp, #20
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
 80066de:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	881a      	ldrh	r2, [r3, #0]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	4413      	add	r3, r2
 80066f0:	b29a      	uxth	r2, r3
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	781b      	ldrb	r3, [r3, #0]
 80066fa:	461a      	mov	r2, r3
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4413      	add	r3, r2
 8006700:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006702:	68fb      	ldr	r3, [r7, #12]
}
 8006704:	4618      	mov	r0, r3
 8006706:	3714      	adds	r7, #20
 8006708:	46bd      	mov	sp, r7
 800670a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670e:	4770      	bx	lr

08006710 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006710:	b480      	push	{r7}
 8006712:	b087      	sub	sp, #28
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	781b      	ldrb	r3, [r3, #0]
 8006720:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	3301      	adds	r3, #1
 8006726:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006728:	697b      	ldr	r3, [r7, #20]
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800672e:	8a3b      	ldrh	r3, [r7, #16]
 8006730:	021b      	lsls	r3, r3, #8
 8006732:	b21a      	sxth	r2, r3
 8006734:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006738:	4313      	orrs	r3, r2
 800673a:	b21b      	sxth	r3, r3
 800673c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800673e:	89fb      	ldrh	r3, [r7, #14]
}
 8006740:	4618      	mov	r0, r3
 8006742:	371c      	adds	r7, #28
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b084      	sub	sp, #16
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
 8006754:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006756:	2300      	movs	r3, #0
 8006758:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006762:	2b40      	cmp	r3, #64	; 0x40
 8006764:	d005      	beq.n	8006772 <USBD_StdDevReq+0x26>
 8006766:	2b40      	cmp	r3, #64	; 0x40
 8006768:	d857      	bhi.n	800681a <USBD_StdDevReq+0xce>
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00f      	beq.n	800678e <USBD_StdDevReq+0x42>
 800676e:	2b20      	cmp	r3, #32
 8006770:	d153      	bne.n	800681a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	32ae      	adds	r2, #174	; 0xae
 800677c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	6839      	ldr	r1, [r7, #0]
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	4798      	blx	r3
 8006788:	4603      	mov	r3, r0
 800678a:	73fb      	strb	r3, [r7, #15]
      break;
 800678c:	e04a      	b.n	8006824 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	785b      	ldrb	r3, [r3, #1]
 8006792:	2b09      	cmp	r3, #9
 8006794:	d83b      	bhi.n	800680e <USBD_StdDevReq+0xc2>
 8006796:	a201      	add	r2, pc, #4	; (adr r2, 800679c <USBD_StdDevReq+0x50>)
 8006798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800679c:	080067f1 	.word	0x080067f1
 80067a0:	08006805 	.word	0x08006805
 80067a4:	0800680f 	.word	0x0800680f
 80067a8:	080067fb 	.word	0x080067fb
 80067ac:	0800680f 	.word	0x0800680f
 80067b0:	080067cf 	.word	0x080067cf
 80067b4:	080067c5 	.word	0x080067c5
 80067b8:	0800680f 	.word	0x0800680f
 80067bc:	080067e7 	.word	0x080067e7
 80067c0:	080067d9 	.word	0x080067d9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80067c4:	6839      	ldr	r1, [r7, #0]
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 fa3c 	bl	8006c44 <USBD_GetDescriptor>
          break;
 80067cc:	e024      	b.n	8006818 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80067ce:	6839      	ldr	r1, [r7, #0]
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f000 fba1 	bl	8006f18 <USBD_SetAddress>
          break;
 80067d6:	e01f      	b.n	8006818 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80067d8:	6839      	ldr	r1, [r7, #0]
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f000 fbe0 	bl	8006fa0 <USBD_SetConfig>
 80067e0:	4603      	mov	r3, r0
 80067e2:	73fb      	strb	r3, [r7, #15]
          break;
 80067e4:	e018      	b.n	8006818 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80067e6:	6839      	ldr	r1, [r7, #0]
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 fc83 	bl	80070f4 <USBD_GetConfig>
          break;
 80067ee:	e013      	b.n	8006818 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80067f0:	6839      	ldr	r1, [r7, #0]
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 fcb4 	bl	8007160 <USBD_GetStatus>
          break;
 80067f8:	e00e      	b.n	8006818 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80067fa:	6839      	ldr	r1, [r7, #0]
 80067fc:	6878      	ldr	r0, [r7, #4]
 80067fe:	f000 fce3 	bl	80071c8 <USBD_SetFeature>
          break;
 8006802:	e009      	b.n	8006818 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006804:	6839      	ldr	r1, [r7, #0]
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 fd07 	bl	800721a <USBD_ClrFeature>
          break;
 800680c:	e004      	b.n	8006818 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800680e:	6839      	ldr	r1, [r7, #0]
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 fd5e 	bl	80072d2 <USBD_CtlError>
          break;
 8006816:	bf00      	nop
      }
      break;
 8006818:	e004      	b.n	8006824 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800681a:	6839      	ldr	r1, [r7, #0]
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 fd58 	bl	80072d2 <USBD_CtlError>
      break;
 8006822:	bf00      	nop
  }

  return ret;
 8006824:	7bfb      	ldrb	r3, [r7, #15]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3710      	adds	r7, #16
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop

08006830 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800683a:	2300      	movs	r3, #0
 800683c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006846:	2b40      	cmp	r3, #64	; 0x40
 8006848:	d005      	beq.n	8006856 <USBD_StdItfReq+0x26>
 800684a:	2b40      	cmp	r3, #64	; 0x40
 800684c:	d852      	bhi.n	80068f4 <USBD_StdItfReq+0xc4>
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <USBD_StdItfReq+0x26>
 8006852:	2b20      	cmp	r3, #32
 8006854:	d14e      	bne.n	80068f4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800685c:	b2db      	uxtb	r3, r3
 800685e:	3b01      	subs	r3, #1
 8006860:	2b02      	cmp	r3, #2
 8006862:	d840      	bhi.n	80068e6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	889b      	ldrh	r3, [r3, #4]
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2b01      	cmp	r3, #1
 800686c:	d836      	bhi.n	80068dc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	889b      	ldrh	r3, [r3, #4]
 8006872:	b2db      	uxtb	r3, r3
 8006874:	4619      	mov	r1, r3
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f7ff fed9 	bl	800662e <USBD_CoreFindIF>
 800687c:	4603      	mov	r3, r0
 800687e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006880:	7bbb      	ldrb	r3, [r7, #14]
 8006882:	2bff      	cmp	r3, #255	; 0xff
 8006884:	d01d      	beq.n	80068c2 <USBD_StdItfReq+0x92>
 8006886:	7bbb      	ldrb	r3, [r7, #14]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d11a      	bne.n	80068c2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800688c:	7bba      	ldrb	r2, [r7, #14]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	32ae      	adds	r2, #174	; 0xae
 8006892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00f      	beq.n	80068bc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800689c:	7bba      	ldrb	r2, [r7, #14]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80068a4:	7bba      	ldrb	r2, [r7, #14]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	32ae      	adds	r2, #174	; 0xae
 80068aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	6839      	ldr	r1, [r7, #0]
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	4798      	blx	r3
 80068b6:	4603      	mov	r3, r0
 80068b8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80068ba:	e004      	b.n	80068c6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80068bc:	2303      	movs	r3, #3
 80068be:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80068c0:	e001      	b.n	80068c6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80068c2:	2303      	movs	r3, #3
 80068c4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80068c6:	683b      	ldr	r3, [r7, #0]
 80068c8:	88db      	ldrh	r3, [r3, #6]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d110      	bne.n	80068f0 <USBD_StdItfReq+0xc0>
 80068ce:	7bfb      	ldrb	r3, [r7, #15]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d10d      	bne.n	80068f0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 fdc7 	bl	8007468 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80068da:	e009      	b.n	80068f0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80068dc:	6839      	ldr	r1, [r7, #0]
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 fcf7 	bl	80072d2 <USBD_CtlError>
          break;
 80068e4:	e004      	b.n	80068f0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80068e6:	6839      	ldr	r1, [r7, #0]
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 fcf2 	bl	80072d2 <USBD_CtlError>
          break;
 80068ee:	e000      	b.n	80068f2 <USBD_StdItfReq+0xc2>
          break;
 80068f0:	bf00      	nop
      }
      break;
 80068f2:	e004      	b.n	80068fe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80068f4:	6839      	ldr	r1, [r7, #0]
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f000 fceb 	bl	80072d2 <USBD_CtlError>
      break;
 80068fc:	bf00      	nop
  }

  return ret;
 80068fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006900:	4618      	mov	r0, r3
 8006902:	3710      	adds	r7, #16
 8006904:	46bd      	mov	sp, r7
 8006906:	bd80      	pop	{r7, pc}

08006908 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b084      	sub	sp, #16
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	889b      	ldrh	r3, [r3, #4]
 800691a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	781b      	ldrb	r3, [r3, #0]
 8006920:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006924:	2b40      	cmp	r3, #64	; 0x40
 8006926:	d007      	beq.n	8006938 <USBD_StdEPReq+0x30>
 8006928:	2b40      	cmp	r3, #64	; 0x40
 800692a:	f200 817f 	bhi.w	8006c2c <USBD_StdEPReq+0x324>
 800692e:	2b00      	cmp	r3, #0
 8006930:	d02a      	beq.n	8006988 <USBD_StdEPReq+0x80>
 8006932:	2b20      	cmp	r3, #32
 8006934:	f040 817a 	bne.w	8006c2c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006938:	7bbb      	ldrb	r3, [r7, #14]
 800693a:	4619      	mov	r1, r3
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f7ff fe83 	bl	8006648 <USBD_CoreFindEP>
 8006942:	4603      	mov	r3, r0
 8006944:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006946:	7b7b      	ldrb	r3, [r7, #13]
 8006948:	2bff      	cmp	r3, #255	; 0xff
 800694a:	f000 8174 	beq.w	8006c36 <USBD_StdEPReq+0x32e>
 800694e:	7b7b      	ldrb	r3, [r7, #13]
 8006950:	2b00      	cmp	r3, #0
 8006952:	f040 8170 	bne.w	8006c36 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006956:	7b7a      	ldrb	r2, [r7, #13]
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800695e:	7b7a      	ldrb	r2, [r7, #13]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	32ae      	adds	r2, #174	; 0xae
 8006964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006968:	689b      	ldr	r3, [r3, #8]
 800696a:	2b00      	cmp	r3, #0
 800696c:	f000 8163 	beq.w	8006c36 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006970:	7b7a      	ldrb	r2, [r7, #13]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	32ae      	adds	r2, #174	; 0xae
 8006976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	6839      	ldr	r1, [r7, #0]
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	4798      	blx	r3
 8006982:	4603      	mov	r3, r0
 8006984:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006986:	e156      	b.n	8006c36 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	785b      	ldrb	r3, [r3, #1]
 800698c:	2b03      	cmp	r3, #3
 800698e:	d008      	beq.n	80069a2 <USBD_StdEPReq+0x9a>
 8006990:	2b03      	cmp	r3, #3
 8006992:	f300 8145 	bgt.w	8006c20 <USBD_StdEPReq+0x318>
 8006996:	2b00      	cmp	r3, #0
 8006998:	f000 809b 	beq.w	8006ad2 <USBD_StdEPReq+0x1ca>
 800699c:	2b01      	cmp	r3, #1
 800699e:	d03c      	beq.n	8006a1a <USBD_StdEPReq+0x112>
 80069a0:	e13e      	b.n	8006c20 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d002      	beq.n	80069b4 <USBD_StdEPReq+0xac>
 80069ae:	2b03      	cmp	r3, #3
 80069b0:	d016      	beq.n	80069e0 <USBD_StdEPReq+0xd8>
 80069b2:	e02c      	b.n	8006a0e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80069b4:	7bbb      	ldrb	r3, [r7, #14]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00d      	beq.n	80069d6 <USBD_StdEPReq+0xce>
 80069ba:	7bbb      	ldrb	r3, [r7, #14]
 80069bc:	2b80      	cmp	r3, #128	; 0x80
 80069be:	d00a      	beq.n	80069d6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80069c0:	7bbb      	ldrb	r3, [r7, #14]
 80069c2:	4619      	mov	r1, r3
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f001 f96d 	bl	8007ca4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80069ca:	2180      	movs	r1, #128	; 0x80
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f001 f969 	bl	8007ca4 <USBD_LL_StallEP>
 80069d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80069d4:	e020      	b.n	8006a18 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80069d6:	6839      	ldr	r1, [r7, #0]
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 fc7a 	bl	80072d2 <USBD_CtlError>
              break;
 80069de:	e01b      	b.n	8006a18 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	885b      	ldrh	r3, [r3, #2]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d10e      	bne.n	8006a06 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80069e8:	7bbb      	ldrb	r3, [r7, #14]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00b      	beq.n	8006a06 <USBD_StdEPReq+0xfe>
 80069ee:	7bbb      	ldrb	r3, [r7, #14]
 80069f0:	2b80      	cmp	r3, #128	; 0x80
 80069f2:	d008      	beq.n	8006a06 <USBD_StdEPReq+0xfe>
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	88db      	ldrh	r3, [r3, #6]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d104      	bne.n	8006a06 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80069fc:	7bbb      	ldrb	r3, [r7, #14]
 80069fe:	4619      	mov	r1, r3
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f001 f94f 	bl	8007ca4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006a06:	6878      	ldr	r0, [r7, #4]
 8006a08:	f000 fd2e 	bl	8007468 <USBD_CtlSendStatus>

              break;
 8006a0c:	e004      	b.n	8006a18 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006a0e:	6839      	ldr	r1, [r7, #0]
 8006a10:	6878      	ldr	r0, [r7, #4]
 8006a12:	f000 fc5e 	bl	80072d2 <USBD_CtlError>
              break;
 8006a16:	bf00      	nop
          }
          break;
 8006a18:	e107      	b.n	8006c2a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d002      	beq.n	8006a2c <USBD_StdEPReq+0x124>
 8006a26:	2b03      	cmp	r3, #3
 8006a28:	d016      	beq.n	8006a58 <USBD_StdEPReq+0x150>
 8006a2a:	e04b      	b.n	8006ac4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006a2c:	7bbb      	ldrb	r3, [r7, #14]
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00d      	beq.n	8006a4e <USBD_StdEPReq+0x146>
 8006a32:	7bbb      	ldrb	r3, [r7, #14]
 8006a34:	2b80      	cmp	r3, #128	; 0x80
 8006a36:	d00a      	beq.n	8006a4e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006a38:	7bbb      	ldrb	r3, [r7, #14]
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f001 f931 	bl	8007ca4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006a42:	2180      	movs	r1, #128	; 0x80
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f001 f92d 	bl	8007ca4 <USBD_LL_StallEP>
 8006a4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006a4c:	e040      	b.n	8006ad0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006a4e:	6839      	ldr	r1, [r7, #0]
 8006a50:	6878      	ldr	r0, [r7, #4]
 8006a52:	f000 fc3e 	bl	80072d2 <USBD_CtlError>
              break;
 8006a56:	e03b      	b.n	8006ad0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	885b      	ldrh	r3, [r3, #2]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d136      	bne.n	8006ace <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006a60:	7bbb      	ldrb	r3, [r7, #14]
 8006a62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d004      	beq.n	8006a74 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006a6a:	7bbb      	ldrb	r3, [r7, #14]
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f001 f937 	bl	8007ce2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f000 fcf7 	bl	8007468 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006a7a:	7bbb      	ldrb	r3, [r7, #14]
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f7ff fde2 	bl	8006648 <USBD_CoreFindEP>
 8006a84:	4603      	mov	r3, r0
 8006a86:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006a88:	7b7b      	ldrb	r3, [r7, #13]
 8006a8a:	2bff      	cmp	r3, #255	; 0xff
 8006a8c:	d01f      	beq.n	8006ace <USBD_StdEPReq+0x1c6>
 8006a8e:	7b7b      	ldrb	r3, [r7, #13]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d11c      	bne.n	8006ace <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006a94:	7b7a      	ldrb	r2, [r7, #13]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006a9c:	7b7a      	ldrb	r2, [r7, #13]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	32ae      	adds	r2, #174	; 0xae
 8006aa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d010      	beq.n	8006ace <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006aac:	7b7a      	ldrb	r2, [r7, #13]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	32ae      	adds	r2, #174	; 0xae
 8006ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	6839      	ldr	r1, [r7, #0]
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	4798      	blx	r3
 8006abe:	4603      	mov	r3, r0
 8006ac0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006ac2:	e004      	b.n	8006ace <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006ac4:	6839      	ldr	r1, [r7, #0]
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 fc03 	bl	80072d2 <USBD_CtlError>
              break;
 8006acc:	e000      	b.n	8006ad0 <USBD_StdEPReq+0x1c8>
              break;
 8006ace:	bf00      	nop
          }
          break;
 8006ad0:	e0ab      	b.n	8006c2a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d002      	beq.n	8006ae4 <USBD_StdEPReq+0x1dc>
 8006ade:	2b03      	cmp	r3, #3
 8006ae0:	d032      	beq.n	8006b48 <USBD_StdEPReq+0x240>
 8006ae2:	e097      	b.n	8006c14 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ae4:	7bbb      	ldrb	r3, [r7, #14]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d007      	beq.n	8006afa <USBD_StdEPReq+0x1f2>
 8006aea:	7bbb      	ldrb	r3, [r7, #14]
 8006aec:	2b80      	cmp	r3, #128	; 0x80
 8006aee:	d004      	beq.n	8006afa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006af0:	6839      	ldr	r1, [r7, #0]
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 fbed 	bl	80072d2 <USBD_CtlError>
                break;
 8006af8:	e091      	b.n	8006c1e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006afa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	da0b      	bge.n	8006b1a <USBD_StdEPReq+0x212>
 8006b02:	7bbb      	ldrb	r3, [r7, #14]
 8006b04:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006b08:	4613      	mov	r3, r2
 8006b0a:	009b      	lsls	r3, r3, #2
 8006b0c:	4413      	add	r3, r2
 8006b0e:	009b      	lsls	r3, r3, #2
 8006b10:	3310      	adds	r3, #16
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	4413      	add	r3, r2
 8006b16:	3304      	adds	r3, #4
 8006b18:	e00b      	b.n	8006b32 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006b1a:	7bbb      	ldrb	r3, [r7, #14]
 8006b1c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b20:	4613      	mov	r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4413      	add	r3, r2
 8006b26:	009b      	lsls	r3, r3, #2
 8006b28:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	4413      	add	r3, r2
 8006b30:	3304      	adds	r3, #4
 8006b32:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2200      	movs	r2, #0
 8006b38:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	4619      	mov	r1, r3
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	f000 fc37 	bl	80073b4 <USBD_CtlSendData>
              break;
 8006b46:	e06a      	b.n	8006c1e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006b48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	da11      	bge.n	8006b74 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006b50:	7bbb      	ldrb	r3, [r7, #14]
 8006b52:	f003 020f 	and.w	r2, r3, #15
 8006b56:	6879      	ldr	r1, [r7, #4]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	4413      	add	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	440b      	add	r3, r1
 8006b62:	3324      	adds	r3, #36	; 0x24
 8006b64:	881b      	ldrh	r3, [r3, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d117      	bne.n	8006b9a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006b6a:	6839      	ldr	r1, [r7, #0]
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f000 fbb0 	bl	80072d2 <USBD_CtlError>
                  break;
 8006b72:	e054      	b.n	8006c1e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006b74:	7bbb      	ldrb	r3, [r7, #14]
 8006b76:	f003 020f 	and.w	r2, r3, #15
 8006b7a:	6879      	ldr	r1, [r7, #4]
 8006b7c:	4613      	mov	r3, r2
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	4413      	add	r3, r2
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	440b      	add	r3, r1
 8006b86:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006b8a:	881b      	ldrh	r3, [r3, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d104      	bne.n	8006b9a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006b90:	6839      	ldr	r1, [r7, #0]
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 fb9d 	bl	80072d2 <USBD_CtlError>
                  break;
 8006b98:	e041      	b.n	8006c1e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006b9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	da0b      	bge.n	8006bba <USBD_StdEPReq+0x2b2>
 8006ba2:	7bbb      	ldrb	r3, [r7, #14]
 8006ba4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006ba8:	4613      	mov	r3, r2
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	4413      	add	r3, r2
 8006bae:	009b      	lsls	r3, r3, #2
 8006bb0:	3310      	adds	r3, #16
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	3304      	adds	r3, #4
 8006bb8:	e00b      	b.n	8006bd2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006bba:	7bbb      	ldrb	r3, [r7, #14]
 8006bbc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006bc0:	4613      	mov	r3, r2
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	4413      	add	r3, r2
 8006bc6:	009b      	lsls	r3, r3, #2
 8006bc8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	4413      	add	r3, r2
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006bd4:	7bbb      	ldrb	r3, [r7, #14]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d002      	beq.n	8006be0 <USBD_StdEPReq+0x2d8>
 8006bda:	7bbb      	ldrb	r3, [r7, #14]
 8006bdc:	2b80      	cmp	r3, #128	; 0x80
 8006bde:	d103      	bne.n	8006be8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	2200      	movs	r2, #0
 8006be4:	601a      	str	r2, [r3, #0]
 8006be6:	e00e      	b.n	8006c06 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006be8:	7bbb      	ldrb	r3, [r7, #14]
 8006bea:	4619      	mov	r1, r3
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f001 f897 	bl	8007d20 <USBD_LL_IsStallEP>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d003      	beq.n	8006c00 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	2201      	movs	r2, #1
 8006bfc:	601a      	str	r2, [r3, #0]
 8006bfe:	e002      	b.n	8006c06 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	2200      	movs	r2, #0
 8006c04:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2202      	movs	r2, #2
 8006c0a:	4619      	mov	r1, r3
 8006c0c:	6878      	ldr	r0, [r7, #4]
 8006c0e:	f000 fbd1 	bl	80073b4 <USBD_CtlSendData>
              break;
 8006c12:	e004      	b.n	8006c1e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006c14:	6839      	ldr	r1, [r7, #0]
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f000 fb5b 	bl	80072d2 <USBD_CtlError>
              break;
 8006c1c:	bf00      	nop
          }
          break;
 8006c1e:	e004      	b.n	8006c2a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006c20:	6839      	ldr	r1, [r7, #0]
 8006c22:	6878      	ldr	r0, [r7, #4]
 8006c24:	f000 fb55 	bl	80072d2 <USBD_CtlError>
          break;
 8006c28:	bf00      	nop
      }
      break;
 8006c2a:	e005      	b.n	8006c38 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006c2c:	6839      	ldr	r1, [r7, #0]
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 fb4f 	bl	80072d2 <USBD_CtlError>
      break;
 8006c34:	e000      	b.n	8006c38 <USBD_StdEPReq+0x330>
      break;
 8006c36:	bf00      	nop
  }

  return ret;
 8006c38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3710      	adds	r7, #16
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}
	...

08006c44 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006c52:	2300      	movs	r3, #0
 8006c54:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006c56:	2300      	movs	r3, #0
 8006c58:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	885b      	ldrh	r3, [r3, #2]
 8006c5e:	0a1b      	lsrs	r3, r3, #8
 8006c60:	b29b      	uxth	r3, r3
 8006c62:	3b01      	subs	r3, #1
 8006c64:	2b06      	cmp	r3, #6
 8006c66:	f200 8128 	bhi.w	8006eba <USBD_GetDescriptor+0x276>
 8006c6a:	a201      	add	r2, pc, #4	; (adr r2, 8006c70 <USBD_GetDescriptor+0x2c>)
 8006c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c70:	08006c8d 	.word	0x08006c8d
 8006c74:	08006ca5 	.word	0x08006ca5
 8006c78:	08006ce5 	.word	0x08006ce5
 8006c7c:	08006ebb 	.word	0x08006ebb
 8006c80:	08006ebb 	.word	0x08006ebb
 8006c84:	08006e5b 	.word	0x08006e5b
 8006c88:	08006e87 	.word	0x08006e87
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	7c12      	ldrb	r2, [r2, #16]
 8006c98:	f107 0108 	add.w	r1, r7, #8
 8006c9c:	4610      	mov	r0, r2
 8006c9e:	4798      	blx	r3
 8006ca0:	60f8      	str	r0, [r7, #12]
      break;
 8006ca2:	e112      	b.n	8006eca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	7c1b      	ldrb	r3, [r3, #16]
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d10d      	bne.n	8006cc8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cb4:	f107 0208 	add.w	r2, r7, #8
 8006cb8:	4610      	mov	r0, r2
 8006cba:	4798      	blx	r3
 8006cbc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	3301      	adds	r3, #1
 8006cc2:	2202      	movs	r2, #2
 8006cc4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006cc6:	e100      	b.n	8006eca <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cd0:	f107 0208 	add.w	r2, r7, #8
 8006cd4:	4610      	mov	r0, r2
 8006cd6:	4798      	blx	r3
 8006cd8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	3301      	adds	r3, #1
 8006cde:	2202      	movs	r2, #2
 8006ce0:	701a      	strb	r2, [r3, #0]
      break;
 8006ce2:	e0f2      	b.n	8006eca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	885b      	ldrh	r3, [r3, #2]
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	2b05      	cmp	r3, #5
 8006cec:	f200 80ac 	bhi.w	8006e48 <USBD_GetDescriptor+0x204>
 8006cf0:	a201      	add	r2, pc, #4	; (adr r2, 8006cf8 <USBD_GetDescriptor+0xb4>)
 8006cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf6:	bf00      	nop
 8006cf8:	08006d11 	.word	0x08006d11
 8006cfc:	08006d45 	.word	0x08006d45
 8006d00:	08006d79 	.word	0x08006d79
 8006d04:	08006dad 	.word	0x08006dad
 8006d08:	08006de1 	.word	0x08006de1
 8006d0c:	08006e15 	.word	0x08006e15
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d00b      	beq.n	8006d34 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	687a      	ldr	r2, [r7, #4]
 8006d26:	7c12      	ldrb	r2, [r2, #16]
 8006d28:	f107 0108 	add.w	r1, r7, #8
 8006d2c:	4610      	mov	r0, r2
 8006d2e:	4798      	blx	r3
 8006d30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d32:	e091      	b.n	8006e58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006d34:	6839      	ldr	r1, [r7, #0]
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f000 facb 	bl	80072d2 <USBD_CtlError>
            err++;
 8006d3c:	7afb      	ldrb	r3, [r7, #11]
 8006d3e:	3301      	adds	r3, #1
 8006d40:	72fb      	strb	r3, [r7, #11]
          break;
 8006d42:	e089      	b.n	8006e58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d4a:	689b      	ldr	r3, [r3, #8]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d00b      	beq.n	8006d68 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	7c12      	ldrb	r2, [r2, #16]
 8006d5c:	f107 0108 	add.w	r1, r7, #8
 8006d60:	4610      	mov	r0, r2
 8006d62:	4798      	blx	r3
 8006d64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d66:	e077      	b.n	8006e58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006d68:	6839      	ldr	r1, [r7, #0]
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 fab1 	bl	80072d2 <USBD_CtlError>
            err++;
 8006d70:	7afb      	ldrb	r3, [r7, #11]
 8006d72:	3301      	adds	r3, #1
 8006d74:	72fb      	strb	r3, [r7, #11]
          break;
 8006d76:	e06f      	b.n	8006e58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d7e:	68db      	ldr	r3, [r3, #12]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d00b      	beq.n	8006d9c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006d8a:	68db      	ldr	r3, [r3, #12]
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	7c12      	ldrb	r2, [r2, #16]
 8006d90:	f107 0108 	add.w	r1, r7, #8
 8006d94:	4610      	mov	r0, r2
 8006d96:	4798      	blx	r3
 8006d98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006d9a:	e05d      	b.n	8006e58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006d9c:	6839      	ldr	r1, [r7, #0]
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 fa97 	bl	80072d2 <USBD_CtlError>
            err++;
 8006da4:	7afb      	ldrb	r3, [r7, #11]
 8006da6:	3301      	adds	r3, #1
 8006da8:	72fb      	strb	r3, [r7, #11]
          break;
 8006daa:	e055      	b.n	8006e58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d00b      	beq.n	8006dd0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006dbe:	691b      	ldr	r3, [r3, #16]
 8006dc0:	687a      	ldr	r2, [r7, #4]
 8006dc2:	7c12      	ldrb	r2, [r2, #16]
 8006dc4:	f107 0108 	add.w	r1, r7, #8
 8006dc8:	4610      	mov	r0, r2
 8006dca:	4798      	blx	r3
 8006dcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006dce:	e043      	b.n	8006e58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006dd0:	6839      	ldr	r1, [r7, #0]
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fa7d 	bl	80072d2 <USBD_CtlError>
            err++;
 8006dd8:	7afb      	ldrb	r3, [r7, #11]
 8006dda:	3301      	adds	r3, #1
 8006ddc:	72fb      	strb	r3, [r7, #11]
          break;
 8006dde:	e03b      	b.n	8006e58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d00b      	beq.n	8006e04 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006df2:	695b      	ldr	r3, [r3, #20]
 8006df4:	687a      	ldr	r2, [r7, #4]
 8006df6:	7c12      	ldrb	r2, [r2, #16]
 8006df8:	f107 0108 	add.w	r1, r7, #8
 8006dfc:	4610      	mov	r0, r2
 8006dfe:	4798      	blx	r3
 8006e00:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e02:	e029      	b.n	8006e58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e04:	6839      	ldr	r1, [r7, #0]
 8006e06:	6878      	ldr	r0, [r7, #4]
 8006e08:	f000 fa63 	bl	80072d2 <USBD_CtlError>
            err++;
 8006e0c:	7afb      	ldrb	r3, [r7, #11]
 8006e0e:	3301      	adds	r3, #1
 8006e10:	72fb      	strb	r3, [r7, #11]
          break;
 8006e12:	e021      	b.n	8006e58 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e1a:	699b      	ldr	r3, [r3, #24]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d00b      	beq.n	8006e38 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006e26:	699b      	ldr	r3, [r3, #24]
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	7c12      	ldrb	r2, [r2, #16]
 8006e2c:	f107 0108 	add.w	r1, r7, #8
 8006e30:	4610      	mov	r0, r2
 8006e32:	4798      	blx	r3
 8006e34:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006e36:	e00f      	b.n	8006e58 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006e38:	6839      	ldr	r1, [r7, #0]
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 fa49 	bl	80072d2 <USBD_CtlError>
            err++;
 8006e40:	7afb      	ldrb	r3, [r7, #11]
 8006e42:	3301      	adds	r3, #1
 8006e44:	72fb      	strb	r3, [r7, #11]
          break;
 8006e46:	e007      	b.n	8006e58 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006e48:	6839      	ldr	r1, [r7, #0]
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f000 fa41 	bl	80072d2 <USBD_CtlError>
          err++;
 8006e50:	7afb      	ldrb	r3, [r7, #11]
 8006e52:	3301      	adds	r3, #1
 8006e54:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006e56:	bf00      	nop
      }
      break;
 8006e58:	e037      	b.n	8006eca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	7c1b      	ldrb	r3, [r3, #16]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d109      	bne.n	8006e76 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e6a:	f107 0208 	add.w	r2, r7, #8
 8006e6e:	4610      	mov	r0, r2
 8006e70:	4798      	blx	r3
 8006e72:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006e74:	e029      	b.n	8006eca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006e76:	6839      	ldr	r1, [r7, #0]
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 fa2a 	bl	80072d2 <USBD_CtlError>
        err++;
 8006e7e:	7afb      	ldrb	r3, [r7, #11]
 8006e80:	3301      	adds	r3, #1
 8006e82:	72fb      	strb	r3, [r7, #11]
      break;
 8006e84:	e021      	b.n	8006eca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	7c1b      	ldrb	r3, [r3, #16]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10d      	bne.n	8006eaa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e96:	f107 0208 	add.w	r2, r7, #8
 8006e9a:	4610      	mov	r0, r2
 8006e9c:	4798      	blx	r3
 8006e9e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	3301      	adds	r3, #1
 8006ea4:	2207      	movs	r2, #7
 8006ea6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006ea8:	e00f      	b.n	8006eca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006eaa:	6839      	ldr	r1, [r7, #0]
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 fa10 	bl	80072d2 <USBD_CtlError>
        err++;
 8006eb2:	7afb      	ldrb	r3, [r7, #11]
 8006eb4:	3301      	adds	r3, #1
 8006eb6:	72fb      	strb	r3, [r7, #11]
      break;
 8006eb8:	e007      	b.n	8006eca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006eba:	6839      	ldr	r1, [r7, #0]
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f000 fa08 	bl	80072d2 <USBD_CtlError>
      err++;
 8006ec2:	7afb      	ldrb	r3, [r7, #11]
 8006ec4:	3301      	adds	r3, #1
 8006ec6:	72fb      	strb	r3, [r7, #11]
      break;
 8006ec8:	bf00      	nop
  }

  if (err != 0U)
 8006eca:	7afb      	ldrb	r3, [r7, #11]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d11e      	bne.n	8006f0e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	88db      	ldrh	r3, [r3, #6]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d016      	beq.n	8006f06 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006ed8:	893b      	ldrh	r3, [r7, #8]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00e      	beq.n	8006efc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	88da      	ldrh	r2, [r3, #6]
 8006ee2:	893b      	ldrh	r3, [r7, #8]
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	bf28      	it	cs
 8006ee8:	4613      	movcs	r3, r2
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006eee:	893b      	ldrh	r3, [r7, #8]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	68f9      	ldr	r1, [r7, #12]
 8006ef4:	6878      	ldr	r0, [r7, #4]
 8006ef6:	f000 fa5d 	bl	80073b4 <USBD_CtlSendData>
 8006efa:	e009      	b.n	8006f10 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8006efc:	6839      	ldr	r1, [r7, #0]
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f9e7 	bl	80072d2 <USBD_CtlError>
 8006f04:	e004      	b.n	8006f10 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 faae 	bl	8007468 <USBD_CtlSendStatus>
 8006f0c:	e000      	b.n	8006f10 <USBD_GetDescriptor+0x2cc>
    return;
 8006f0e:	bf00      	nop
  }
}
 8006f10:	3710      	adds	r7, #16
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}
 8006f16:	bf00      	nop

08006f18 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b084      	sub	sp, #16
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	889b      	ldrh	r3, [r3, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d131      	bne.n	8006f8e <USBD_SetAddress+0x76>
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	88db      	ldrh	r3, [r3, #6]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d12d      	bne.n	8006f8e <USBD_SetAddress+0x76>
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	885b      	ldrh	r3, [r3, #2]
 8006f36:	2b7f      	cmp	r3, #127	; 0x7f
 8006f38:	d829      	bhi.n	8006f8e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	885b      	ldrh	r3, [r3, #2]
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006f44:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b03      	cmp	r3, #3
 8006f50:	d104      	bne.n	8006f5c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8006f52:	6839      	ldr	r1, [r7, #0]
 8006f54:	6878      	ldr	r0, [r7, #4]
 8006f56:	f000 f9bc 	bl	80072d2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f5a:	e01d      	b.n	8006f98 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	7bfa      	ldrb	r2, [r7, #15]
 8006f60:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006f64:	7bfb      	ldrb	r3, [r7, #15]
 8006f66:	4619      	mov	r1, r3
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 ff05 	bl	8007d78 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 fa7a 	bl	8007468 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006f74:	7bfb      	ldrb	r3, [r7, #15]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d004      	beq.n	8006f84 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f82:	e009      	b.n	8006f98 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f8c:	e004      	b.n	8006f98 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006f8e:	6839      	ldr	r1, [r7, #0]
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 f99e 	bl	80072d2 <USBD_CtlError>
  }
}
 8006f96:	bf00      	nop
 8006f98:	bf00      	nop
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b084      	sub	sp, #16
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006faa:	2300      	movs	r3, #0
 8006fac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	885b      	ldrh	r3, [r3, #2]
 8006fb2:	b2da      	uxtb	r2, r3
 8006fb4:	4b4e      	ldr	r3, [pc, #312]	; (80070f0 <USBD_SetConfig+0x150>)
 8006fb6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006fb8:	4b4d      	ldr	r3, [pc, #308]	; (80070f0 <USBD_SetConfig+0x150>)
 8006fba:	781b      	ldrb	r3, [r3, #0]
 8006fbc:	2b01      	cmp	r3, #1
 8006fbe:	d905      	bls.n	8006fcc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8006fc0:	6839      	ldr	r1, [r7, #0]
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f000 f985 	bl	80072d2 <USBD_CtlError>
    return USBD_FAIL;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e08c      	b.n	80070e6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	2b02      	cmp	r3, #2
 8006fd6:	d002      	beq.n	8006fde <USBD_SetConfig+0x3e>
 8006fd8:	2b03      	cmp	r3, #3
 8006fda:	d029      	beq.n	8007030 <USBD_SetConfig+0x90>
 8006fdc:	e075      	b.n	80070ca <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8006fde:	4b44      	ldr	r3, [pc, #272]	; (80070f0 <USBD_SetConfig+0x150>)
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d020      	beq.n	8007028 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8006fe6:	4b42      	ldr	r3, [pc, #264]	; (80070f0 <USBD_SetConfig+0x150>)
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	461a      	mov	r2, r3
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006ff0:	4b3f      	ldr	r3, [pc, #252]	; (80070f0 <USBD_SetConfig+0x150>)
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7fe ffe7 	bl	8005fca <USBD_SetClassConfig>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007000:	7bfb      	ldrb	r3, [r7, #15]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d008      	beq.n	8007018 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8007006:	6839      	ldr	r1, [r7, #0]
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 f962 	bl	80072d2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2202      	movs	r2, #2
 8007012:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007016:	e065      	b.n	80070e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 fa25 	bl	8007468 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2203      	movs	r2, #3
 8007022:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007026:	e05d      	b.n	80070e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 fa1d 	bl	8007468 <USBD_CtlSendStatus>
      break;
 800702e:	e059      	b.n	80070e4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007030:	4b2f      	ldr	r3, [pc, #188]	; (80070f0 <USBD_SetConfig+0x150>)
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d112      	bne.n	800705e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007040:	4b2b      	ldr	r3, [pc, #172]	; (80070f0 <USBD_SetConfig+0x150>)
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	461a      	mov	r2, r3
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800704a:	4b29      	ldr	r3, [pc, #164]	; (80070f0 <USBD_SetConfig+0x150>)
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	4619      	mov	r1, r3
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f7fe ffd6 	bl	8006002 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007056:	6878      	ldr	r0, [r7, #4]
 8007058:	f000 fa06 	bl	8007468 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800705c:	e042      	b.n	80070e4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800705e:	4b24      	ldr	r3, [pc, #144]	; (80070f0 <USBD_SetConfig+0x150>)
 8007060:	781b      	ldrb	r3, [r3, #0]
 8007062:	461a      	mov	r2, r3
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	685b      	ldr	r3, [r3, #4]
 8007068:	429a      	cmp	r2, r3
 800706a:	d02a      	beq.n	80070c2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	b2db      	uxtb	r3, r3
 8007072:	4619      	mov	r1, r3
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f7fe ffc4 	bl	8006002 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800707a:	4b1d      	ldr	r3, [pc, #116]	; (80070f0 <USBD_SetConfig+0x150>)
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	461a      	mov	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007084:	4b1a      	ldr	r3, [pc, #104]	; (80070f0 <USBD_SetConfig+0x150>)
 8007086:	781b      	ldrb	r3, [r3, #0]
 8007088:	4619      	mov	r1, r3
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f7fe ff9d 	bl	8005fca <USBD_SetClassConfig>
 8007090:	4603      	mov	r3, r0
 8007092:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007094:	7bfb      	ldrb	r3, [r7, #15]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00f      	beq.n	80070ba <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800709a:	6839      	ldr	r1, [r7, #0]
 800709c:	6878      	ldr	r0, [r7, #4]
 800709e:	f000 f918 	bl	80072d2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	4619      	mov	r1, r3
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f7fe ffa9 	bl	8006002 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2202      	movs	r2, #2
 80070b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80070b8:	e014      	b.n	80070e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 f9d4 	bl	8007468 <USBD_CtlSendStatus>
      break;
 80070c0:	e010      	b.n	80070e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f000 f9d0 	bl	8007468 <USBD_CtlSendStatus>
      break;
 80070c8:	e00c      	b.n	80070e4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80070ca:	6839      	ldr	r1, [r7, #0]
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 f900 	bl	80072d2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80070d2:	4b07      	ldr	r3, [pc, #28]	; (80070f0 <USBD_SetConfig+0x150>)
 80070d4:	781b      	ldrb	r3, [r3, #0]
 80070d6:	4619      	mov	r1, r3
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7fe ff92 	bl	8006002 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80070de:	2303      	movs	r3, #3
 80070e0:	73fb      	strb	r3, [r7, #15]
      break;
 80070e2:	bf00      	nop
  }

  return ret;
 80070e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3710      	adds	r7, #16
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	200001b0 	.word	0x200001b0

080070f4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	88db      	ldrh	r3, [r3, #6]
 8007102:	2b01      	cmp	r3, #1
 8007104:	d004      	beq.n	8007110 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007106:	6839      	ldr	r1, [r7, #0]
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f000 f8e2 	bl	80072d2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800710e:	e023      	b.n	8007158 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007116:	b2db      	uxtb	r3, r3
 8007118:	2b02      	cmp	r3, #2
 800711a:	dc02      	bgt.n	8007122 <USBD_GetConfig+0x2e>
 800711c:	2b00      	cmp	r3, #0
 800711e:	dc03      	bgt.n	8007128 <USBD_GetConfig+0x34>
 8007120:	e015      	b.n	800714e <USBD_GetConfig+0x5a>
 8007122:	2b03      	cmp	r3, #3
 8007124:	d00b      	beq.n	800713e <USBD_GetConfig+0x4a>
 8007126:	e012      	b.n	800714e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	3308      	adds	r3, #8
 8007132:	2201      	movs	r2, #1
 8007134:	4619      	mov	r1, r3
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 f93c 	bl	80073b4 <USBD_CtlSendData>
        break;
 800713c:	e00c      	b.n	8007158 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	3304      	adds	r3, #4
 8007142:	2201      	movs	r2, #1
 8007144:	4619      	mov	r1, r3
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 f934 	bl	80073b4 <USBD_CtlSendData>
        break;
 800714c:	e004      	b.n	8007158 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800714e:	6839      	ldr	r1, [r7, #0]
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 f8be 	bl	80072d2 <USBD_CtlError>
        break;
 8007156:	bf00      	nop
}
 8007158:	bf00      	nop
 800715a:	3708      	adds	r7, #8
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007170:	b2db      	uxtb	r3, r3
 8007172:	3b01      	subs	r3, #1
 8007174:	2b02      	cmp	r3, #2
 8007176:	d81e      	bhi.n	80071b6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	88db      	ldrh	r3, [r3, #6]
 800717c:	2b02      	cmp	r3, #2
 800717e:	d004      	beq.n	800718a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007180:	6839      	ldr	r1, [r7, #0]
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f8a5 	bl	80072d2 <USBD_CtlError>
        break;
 8007188:	e01a      	b.n	80071c0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2201      	movs	r2, #1
 800718e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007196:	2b00      	cmp	r3, #0
 8007198:	d005      	beq.n	80071a6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	f043 0202 	orr.w	r2, r3, #2
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	330c      	adds	r3, #12
 80071aa:	2202      	movs	r2, #2
 80071ac:	4619      	mov	r1, r3
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f900 	bl	80073b4 <USBD_CtlSendData>
      break;
 80071b4:	e004      	b.n	80071c0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80071b6:	6839      	ldr	r1, [r7, #0]
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 f88a 	bl	80072d2 <USBD_CtlError>
      break;
 80071be:	bf00      	nop
  }
}
 80071c0:	bf00      	nop
 80071c2:	3708      	adds	r7, #8
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	885b      	ldrh	r3, [r3, #2]
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d107      	bne.n	80071ea <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2201      	movs	r2, #1
 80071de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f940 	bl	8007468 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80071e8:	e013      	b.n	8007212 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	885b      	ldrh	r3, [r3, #2]
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	d10b      	bne.n	800720a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	889b      	ldrh	r3, [r3, #4]
 80071f6:	0a1b      	lsrs	r3, r3, #8
 80071f8:	b29b      	uxth	r3, r3
 80071fa:	b2da      	uxtb	r2, r3
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 f930 	bl	8007468 <USBD_CtlSendStatus>
}
 8007208:	e003      	b.n	8007212 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800720a:	6839      	ldr	r1, [r7, #0]
 800720c:	6878      	ldr	r0, [r7, #4]
 800720e:	f000 f860 	bl	80072d2 <USBD_CtlError>
}
 8007212:	bf00      	nop
 8007214:	3708      	adds	r7, #8
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}

0800721a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800721a:	b580      	push	{r7, lr}
 800721c:	b082      	sub	sp, #8
 800721e:	af00      	add	r7, sp, #0
 8007220:	6078      	str	r0, [r7, #4]
 8007222:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800722a:	b2db      	uxtb	r3, r3
 800722c:	3b01      	subs	r3, #1
 800722e:	2b02      	cmp	r3, #2
 8007230:	d80b      	bhi.n	800724a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	885b      	ldrh	r3, [r3, #2]
 8007236:	2b01      	cmp	r3, #1
 8007238:	d10c      	bne.n	8007254 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007242:	6878      	ldr	r0, [r7, #4]
 8007244:	f000 f910 	bl	8007468 <USBD_CtlSendStatus>
      }
      break;
 8007248:	e004      	b.n	8007254 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800724a:	6839      	ldr	r1, [r7, #0]
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f000 f840 	bl	80072d2 <USBD_CtlError>
      break;
 8007252:	e000      	b.n	8007256 <USBD_ClrFeature+0x3c>
      break;
 8007254:	bf00      	nop
  }
}
 8007256:	bf00      	nop
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}

0800725e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b084      	sub	sp, #16
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
 8007266:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007268:	683b      	ldr	r3, [r7, #0]
 800726a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	781a      	ldrb	r2, [r3, #0]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	3301      	adds	r3, #1
 8007278:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	781a      	ldrb	r2, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	3301      	adds	r3, #1
 8007286:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007288:	68f8      	ldr	r0, [r7, #12]
 800728a:	f7ff fa41 	bl	8006710 <SWAPBYTE>
 800728e:	4603      	mov	r3, r0
 8007290:	461a      	mov	r2, r3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	3301      	adds	r3, #1
 800729a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	3301      	adds	r3, #1
 80072a0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80072a2:	68f8      	ldr	r0, [r7, #12]
 80072a4:	f7ff fa34 	bl	8006710 <SWAPBYTE>
 80072a8:	4603      	mov	r3, r0
 80072aa:	461a      	mov	r2, r3
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	3301      	adds	r3, #1
 80072b4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	3301      	adds	r3, #1
 80072ba:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f7ff fa27 	bl	8006710 <SWAPBYTE>
 80072c2:	4603      	mov	r3, r0
 80072c4:	461a      	mov	r2, r3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	80da      	strh	r2, [r3, #6]
}
 80072ca:	bf00      	nop
 80072cc:	3710      	adds	r7, #16
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}

080072d2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072d2:	b580      	push	{r7, lr}
 80072d4:	b082      	sub	sp, #8
 80072d6:	af00      	add	r7, sp, #0
 80072d8:	6078      	str	r0, [r7, #4]
 80072da:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80072dc:	2180      	movs	r1, #128	; 0x80
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 fce0 	bl	8007ca4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80072e4:	2100      	movs	r1, #0
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f000 fcdc 	bl	8007ca4 <USBD_LL_StallEP>
}
 80072ec:	bf00      	nop
 80072ee:	3708      	adds	r7, #8
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}

080072f4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007300:	2300      	movs	r3, #0
 8007302:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d036      	beq.n	8007378 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800730e:	6938      	ldr	r0, [r7, #16]
 8007310:	f000 f836 	bl	8007380 <USBD_GetLen>
 8007314:	4603      	mov	r3, r0
 8007316:	3301      	adds	r3, #1
 8007318:	b29b      	uxth	r3, r3
 800731a:	005b      	lsls	r3, r3, #1
 800731c:	b29a      	uxth	r2, r3
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007322:	7dfb      	ldrb	r3, [r7, #23]
 8007324:	68ba      	ldr	r2, [r7, #8]
 8007326:	4413      	add	r3, r2
 8007328:	687a      	ldr	r2, [r7, #4]
 800732a:	7812      	ldrb	r2, [r2, #0]
 800732c:	701a      	strb	r2, [r3, #0]
  idx++;
 800732e:	7dfb      	ldrb	r3, [r7, #23]
 8007330:	3301      	adds	r3, #1
 8007332:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007334:	7dfb      	ldrb	r3, [r7, #23]
 8007336:	68ba      	ldr	r2, [r7, #8]
 8007338:	4413      	add	r3, r2
 800733a:	2203      	movs	r2, #3
 800733c:	701a      	strb	r2, [r3, #0]
  idx++;
 800733e:	7dfb      	ldrb	r3, [r7, #23]
 8007340:	3301      	adds	r3, #1
 8007342:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007344:	e013      	b.n	800736e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007346:	7dfb      	ldrb	r3, [r7, #23]
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	4413      	add	r3, r2
 800734c:	693a      	ldr	r2, [r7, #16]
 800734e:	7812      	ldrb	r2, [r2, #0]
 8007350:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	3301      	adds	r3, #1
 8007356:	613b      	str	r3, [r7, #16]
    idx++;
 8007358:	7dfb      	ldrb	r3, [r7, #23]
 800735a:	3301      	adds	r3, #1
 800735c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800735e:	7dfb      	ldrb	r3, [r7, #23]
 8007360:	68ba      	ldr	r2, [r7, #8]
 8007362:	4413      	add	r3, r2
 8007364:	2200      	movs	r2, #0
 8007366:	701a      	strb	r2, [r3, #0]
    idx++;
 8007368:	7dfb      	ldrb	r3, [r7, #23]
 800736a:	3301      	adds	r3, #1
 800736c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	781b      	ldrb	r3, [r3, #0]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d1e7      	bne.n	8007346 <USBD_GetString+0x52>
 8007376:	e000      	b.n	800737a <USBD_GetString+0x86>
    return;
 8007378:	bf00      	nop
  }
}
 800737a:	3718      	adds	r7, #24
 800737c:	46bd      	mov	sp, r7
 800737e:	bd80      	pop	{r7, pc}

08007380 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007388:	2300      	movs	r3, #0
 800738a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007390:	e005      	b.n	800739e <USBD_GetLen+0x1e>
  {
    len++;
 8007392:	7bfb      	ldrb	r3, [r7, #15]
 8007394:	3301      	adds	r3, #1
 8007396:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	3301      	adds	r3, #1
 800739c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1f5      	bne.n	8007392 <USBD_GetLen+0x12>
  }

  return len;
 80073a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3714      	adds	r7, #20
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr

080073b4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	60f8      	str	r0, [r7, #12]
 80073bc:	60b9      	str	r1, [r7, #8]
 80073be:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2202      	movs	r2, #2
 80073c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	68ba      	ldr	r2, [r7, #8]
 80073d8:	2100      	movs	r1, #0
 80073da:	68f8      	ldr	r0, [r7, #12]
 80073dc:	f000 fceb 	bl	8007db6 <USBD_LL_Transmit>

  return USBD_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}

080073ea <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80073ea:	b580      	push	{r7, lr}
 80073ec:	b084      	sub	sp, #16
 80073ee:	af00      	add	r7, sp, #0
 80073f0:	60f8      	str	r0, [r7, #12]
 80073f2:	60b9      	str	r1, [r7, #8]
 80073f4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	2100      	movs	r1, #0
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f000 fcda 	bl	8007db6 <USBD_LL_Transmit>

  return USBD_OK;
 8007402:	2300      	movs	r3, #0
}
 8007404:	4618      	mov	r0, r3
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2203      	movs	r2, #3
 800741c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	2100      	movs	r1, #0
 8007436:	68f8      	ldr	r0, [r7, #12]
 8007438:	f000 fcde 	bl	8007df8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800743c:	2300      	movs	r3, #0
}
 800743e:	4618      	mov	r0, r3
 8007440:	3710      	adds	r7, #16
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}

08007446 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007446:	b580      	push	{r7, lr}
 8007448:	b084      	sub	sp, #16
 800744a:	af00      	add	r7, sp, #0
 800744c:	60f8      	str	r0, [r7, #12]
 800744e:	60b9      	str	r1, [r7, #8]
 8007450:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68ba      	ldr	r2, [r7, #8]
 8007456:	2100      	movs	r1, #0
 8007458:	68f8      	ldr	r0, [r7, #12]
 800745a:	f000 fccd 	bl	8007df8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800745e:	2300      	movs	r3, #0
}
 8007460:	4618      	mov	r0, r3
 8007462:	3710      	adds	r7, #16
 8007464:	46bd      	mov	sp, r7
 8007466:	bd80      	pop	{r7, pc}

08007468 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b082      	sub	sp, #8
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2204      	movs	r2, #4
 8007474:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007478:	2300      	movs	r3, #0
 800747a:	2200      	movs	r2, #0
 800747c:	2100      	movs	r1, #0
 800747e:	6878      	ldr	r0, [r7, #4]
 8007480:	f000 fc99 	bl	8007db6 <USBD_LL_Transmit>

  return USBD_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3708      	adds	r7, #8
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}

0800748e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b082      	sub	sp, #8
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	2205      	movs	r2, #5
 800749a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800749e:	2300      	movs	r3, #0
 80074a0:	2200      	movs	r2, #0
 80074a2:	2100      	movs	r1, #0
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 fca7 	bl	8007df8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80074aa:	2300      	movs	r3, #0
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3708      	adds	r7, #8
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80074b8:	2200      	movs	r2, #0
 80074ba:	4912      	ldr	r1, [pc, #72]	; (8007504 <MX_USB_DEVICE_Init+0x50>)
 80074bc:	4812      	ldr	r0, [pc, #72]	; (8007508 <MX_USB_DEVICE_Init+0x54>)
 80074be:	f7fe fd07 	bl	8005ed0 <USBD_Init>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d001      	beq.n	80074cc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80074c8:	f7f9 fa08 	bl	80008dc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80074cc:	490f      	ldr	r1, [pc, #60]	; (800750c <MX_USB_DEVICE_Init+0x58>)
 80074ce:	480e      	ldr	r0, [pc, #56]	; (8007508 <MX_USB_DEVICE_Init+0x54>)
 80074d0:	f7fe fd2e 	bl	8005f30 <USBD_RegisterClass>
 80074d4:	4603      	mov	r3, r0
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d001      	beq.n	80074de <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80074da:	f7f9 f9ff 	bl	80008dc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80074de:	490c      	ldr	r1, [pc, #48]	; (8007510 <MX_USB_DEVICE_Init+0x5c>)
 80074e0:	4809      	ldr	r0, [pc, #36]	; (8007508 <MX_USB_DEVICE_Init+0x54>)
 80074e2:	f7fe fc1f 	bl	8005d24 <USBD_CDC_RegisterInterface>
 80074e6:	4603      	mov	r3, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d001      	beq.n	80074f0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80074ec:	f7f9 f9f6 	bl	80008dc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80074f0:	4805      	ldr	r0, [pc, #20]	; (8007508 <MX_USB_DEVICE_Init+0x54>)
 80074f2:	f7fe fd53 	bl	8005f9c <USBD_Start>
 80074f6:	4603      	mov	r3, r0
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d001      	beq.n	8007500 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80074fc:	f7f9 f9ee 	bl	80008dc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007500:	bf00      	nop
 8007502:	bd80      	pop	{r7, pc}
 8007504:	200000ac 	.word	0x200000ac
 8007508:	200001b4 	.word	0x200001b4
 800750c:	20000018 	.word	0x20000018
 8007510:	20000098 	.word	0x20000098

08007514 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007518:	2200      	movs	r2, #0
 800751a:	4905      	ldr	r1, [pc, #20]	; (8007530 <CDC_Init_FS+0x1c>)
 800751c:	4805      	ldr	r0, [pc, #20]	; (8007534 <CDC_Init_FS+0x20>)
 800751e:	f7fe fc1b 	bl	8005d58 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8007522:	4905      	ldr	r1, [pc, #20]	; (8007538 <CDC_Init_FS+0x24>)
 8007524:	4803      	ldr	r0, [pc, #12]	; (8007534 <CDC_Init_FS+0x20>)
 8007526:	f7fe fc39 	bl	8005d9c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800752a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800752c:	4618      	mov	r0, r3
 800752e:	bd80      	pop	{r7, pc}
 8007530:	20000c90 	.word	0x20000c90
 8007534:	200001b4 	.word	0x200001b4
 8007538:	20000490 	.word	0x20000490

0800753c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800753c:	b480      	push	{r7}
 800753e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007540:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007542:	4618      	mov	r0, r3
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800754c:	b480      	push	{r7}
 800754e:	b083      	sub	sp, #12
 8007550:	af00      	add	r7, sp, #0
 8007552:	4603      	mov	r3, r0
 8007554:	6039      	str	r1, [r7, #0]
 8007556:	71fb      	strb	r3, [r7, #7]
 8007558:	4613      	mov	r3, r2
 800755a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800755c:	79fb      	ldrb	r3, [r7, #7]
 800755e:	2b23      	cmp	r3, #35	; 0x23
 8007560:	d84a      	bhi.n	80075f8 <CDC_Control_FS+0xac>
 8007562:	a201      	add	r2, pc, #4	; (adr r2, 8007568 <CDC_Control_FS+0x1c>)
 8007564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007568:	080075f9 	.word	0x080075f9
 800756c:	080075f9 	.word	0x080075f9
 8007570:	080075f9 	.word	0x080075f9
 8007574:	080075f9 	.word	0x080075f9
 8007578:	080075f9 	.word	0x080075f9
 800757c:	080075f9 	.word	0x080075f9
 8007580:	080075f9 	.word	0x080075f9
 8007584:	080075f9 	.word	0x080075f9
 8007588:	080075f9 	.word	0x080075f9
 800758c:	080075f9 	.word	0x080075f9
 8007590:	080075f9 	.word	0x080075f9
 8007594:	080075f9 	.word	0x080075f9
 8007598:	080075f9 	.word	0x080075f9
 800759c:	080075f9 	.word	0x080075f9
 80075a0:	080075f9 	.word	0x080075f9
 80075a4:	080075f9 	.word	0x080075f9
 80075a8:	080075f9 	.word	0x080075f9
 80075ac:	080075f9 	.word	0x080075f9
 80075b0:	080075f9 	.word	0x080075f9
 80075b4:	080075f9 	.word	0x080075f9
 80075b8:	080075f9 	.word	0x080075f9
 80075bc:	080075f9 	.word	0x080075f9
 80075c0:	080075f9 	.word	0x080075f9
 80075c4:	080075f9 	.word	0x080075f9
 80075c8:	080075f9 	.word	0x080075f9
 80075cc:	080075f9 	.word	0x080075f9
 80075d0:	080075f9 	.word	0x080075f9
 80075d4:	080075f9 	.word	0x080075f9
 80075d8:	080075f9 	.word	0x080075f9
 80075dc:	080075f9 	.word	0x080075f9
 80075e0:	080075f9 	.word	0x080075f9
 80075e4:	080075f9 	.word	0x080075f9
 80075e8:	080075f9 	.word	0x080075f9
 80075ec:	080075f9 	.word	0x080075f9
 80075f0:	080075f9 	.word	0x080075f9
 80075f4:	080075f9 	.word	0x080075f9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80075f8:	bf00      	nop
  }

  return (USBD_OK);
 80075fa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8007612:	6879      	ldr	r1, [r7, #4]
 8007614:	4805      	ldr	r0, [pc, #20]	; (800762c <CDC_Receive_FS+0x24>)
 8007616:	f7fe fbc1 	bl	8005d9c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800761a:	4804      	ldr	r0, [pc, #16]	; (800762c <CDC_Receive_FS+0x24>)
 800761c:	f7fe fc22 	bl	8005e64 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007620:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007622:	4618      	mov	r0, r3
 8007624:	3708      	adds	r7, #8
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	200001b4 	.word	0x200001b4

08007630 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	460b      	mov	r3, r1
 800763a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800763c:	2300      	movs	r3, #0
 800763e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007640:	4b0d      	ldr	r3, [pc, #52]	; (8007678 <CDC_Transmit_FS+0x48>)
 8007642:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007646:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800764e:	2b00      	cmp	r3, #0
 8007650:	d001      	beq.n	8007656 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8007652:	2301      	movs	r3, #1
 8007654:	e00b      	b.n	800766e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8007656:	887b      	ldrh	r3, [r7, #2]
 8007658:	461a      	mov	r2, r3
 800765a:	6879      	ldr	r1, [r7, #4]
 800765c:	4806      	ldr	r0, [pc, #24]	; (8007678 <CDC_Transmit_FS+0x48>)
 800765e:	f7fe fb7b 	bl	8005d58 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8007662:	4805      	ldr	r0, [pc, #20]	; (8007678 <CDC_Transmit_FS+0x48>)
 8007664:	f7fe fbb8 	bl	8005dd8 <USBD_CDC_TransmitPacket>
 8007668:	4603      	mov	r3, r0
 800766a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800766c:	7bfb      	ldrb	r3, [r7, #15]
}
 800766e:	4618      	mov	r0, r3
 8007670:	3710      	adds	r7, #16
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
 8007676:	bf00      	nop
 8007678:	200001b4 	.word	0x200001b4

0800767c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800767c:	b480      	push	{r7}
 800767e:	b087      	sub	sp, #28
 8007680:	af00      	add	r7, sp, #0
 8007682:	60f8      	str	r0, [r7, #12]
 8007684:	60b9      	str	r1, [r7, #8]
 8007686:	4613      	mov	r3, r2
 8007688:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800768a:	2300      	movs	r3, #0
 800768c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800768e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007692:	4618      	mov	r0, r3
 8007694:	371c      	adds	r7, #28
 8007696:	46bd      	mov	sp, r7
 8007698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769c:	4770      	bx	lr
	...

080076a0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076a0:	b480      	push	{r7}
 80076a2:	b083      	sub	sp, #12
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	4603      	mov	r3, r0
 80076a8:	6039      	str	r1, [r7, #0]
 80076aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	2212      	movs	r2, #18
 80076b0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80076b2:	4b03      	ldr	r3, [pc, #12]	; (80076c0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	370c      	adds	r7, #12
 80076b8:	46bd      	mov	sp, r7
 80076ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076be:	4770      	bx	lr
 80076c0:	200000c8 	.word	0x200000c8

080076c4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	4603      	mov	r3, r0
 80076cc:	6039      	str	r1, [r7, #0]
 80076ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80076d0:	683b      	ldr	r3, [r7, #0]
 80076d2:	2204      	movs	r2, #4
 80076d4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80076d6:	4b03      	ldr	r3, [pc, #12]	; (80076e4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80076d8:	4618      	mov	r0, r3
 80076da:	370c      	adds	r7, #12
 80076dc:	46bd      	mov	sp, r7
 80076de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e2:	4770      	bx	lr
 80076e4:	200000dc 	.word	0x200000dc

080076e8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	4603      	mov	r3, r0
 80076f0:	6039      	str	r1, [r7, #0]
 80076f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80076f4:	79fb      	ldrb	r3, [r7, #7]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d105      	bne.n	8007706 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80076fa:	683a      	ldr	r2, [r7, #0]
 80076fc:	4907      	ldr	r1, [pc, #28]	; (800771c <USBD_FS_ProductStrDescriptor+0x34>)
 80076fe:	4808      	ldr	r0, [pc, #32]	; (8007720 <USBD_FS_ProductStrDescriptor+0x38>)
 8007700:	f7ff fdf8 	bl	80072f4 <USBD_GetString>
 8007704:	e004      	b.n	8007710 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	4904      	ldr	r1, [pc, #16]	; (800771c <USBD_FS_ProductStrDescriptor+0x34>)
 800770a:	4805      	ldr	r0, [pc, #20]	; (8007720 <USBD_FS_ProductStrDescriptor+0x38>)
 800770c:	f7ff fdf2 	bl	80072f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007710:	4b02      	ldr	r3, [pc, #8]	; (800771c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007712:	4618      	mov	r0, r3
 8007714:	3708      	adds	r7, #8
 8007716:	46bd      	mov	sp, r7
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	20001490 	.word	0x20001490
 8007720:	08007f60 	.word	0x08007f60

08007724 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	4603      	mov	r3, r0
 800772c:	6039      	str	r1, [r7, #0]
 800772e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007730:	683a      	ldr	r2, [r7, #0]
 8007732:	4904      	ldr	r1, [pc, #16]	; (8007744 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007734:	4804      	ldr	r0, [pc, #16]	; (8007748 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007736:	f7ff fddd 	bl	80072f4 <USBD_GetString>
  return USBD_StrDesc;
 800773a:	4b02      	ldr	r3, [pc, #8]	; (8007744 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800773c:	4618      	mov	r0, r3
 800773e:	3708      	adds	r7, #8
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}
 8007744:	20001490 	.word	0x20001490
 8007748:	08007f78 	.word	0x08007f78

0800774c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800774c:	b580      	push	{r7, lr}
 800774e:	b082      	sub	sp, #8
 8007750:	af00      	add	r7, sp, #0
 8007752:	4603      	mov	r3, r0
 8007754:	6039      	str	r1, [r7, #0]
 8007756:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	221a      	movs	r2, #26
 800775c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800775e:	f000 f843 	bl	80077e8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007762:	4b02      	ldr	r3, [pc, #8]	; (800776c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007764:	4618      	mov	r0, r3
 8007766:	3708      	adds	r7, #8
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}
 800776c:	200000e0 	.word	0x200000e0

08007770 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
 8007776:	4603      	mov	r3, r0
 8007778:	6039      	str	r1, [r7, #0]
 800777a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800777c:	79fb      	ldrb	r3, [r7, #7]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d105      	bne.n	800778e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	4907      	ldr	r1, [pc, #28]	; (80077a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007786:	4808      	ldr	r0, [pc, #32]	; (80077a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007788:	f7ff fdb4 	bl	80072f4 <USBD_GetString>
 800778c:	e004      	b.n	8007798 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800778e:	683a      	ldr	r2, [r7, #0]
 8007790:	4904      	ldr	r1, [pc, #16]	; (80077a4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007792:	4805      	ldr	r0, [pc, #20]	; (80077a8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007794:	f7ff fdae 	bl	80072f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007798:	4b02      	ldr	r3, [pc, #8]	; (80077a4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800779a:	4618      	mov	r0, r3
 800779c:	3708      	adds	r7, #8
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20001490 	.word	0x20001490
 80077a8:	08007f8c 	.word	0x08007f8c

080077ac <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b082      	sub	sp, #8
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	4603      	mov	r3, r0
 80077b4:	6039      	str	r1, [r7, #0]
 80077b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80077b8:	79fb      	ldrb	r3, [r7, #7]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d105      	bne.n	80077ca <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80077be:	683a      	ldr	r2, [r7, #0]
 80077c0:	4907      	ldr	r1, [pc, #28]	; (80077e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80077c2:	4808      	ldr	r0, [pc, #32]	; (80077e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80077c4:	f7ff fd96 	bl	80072f4 <USBD_GetString>
 80077c8:	e004      	b.n	80077d4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80077ca:	683a      	ldr	r2, [r7, #0]
 80077cc:	4904      	ldr	r1, [pc, #16]	; (80077e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80077ce:	4805      	ldr	r0, [pc, #20]	; (80077e4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80077d0:	f7ff fd90 	bl	80072f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 80077d4:	4b02      	ldr	r3, [pc, #8]	; (80077e0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80077d6:	4618      	mov	r0, r3
 80077d8:	3708      	adds	r7, #8
 80077da:	46bd      	mov	sp, r7
 80077dc:	bd80      	pop	{r7, pc}
 80077de:	bf00      	nop
 80077e0:	20001490 	.word	0x20001490
 80077e4:	08007f98 	.word	0x08007f98

080077e8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80077ee:	4b0f      	ldr	r3, [pc, #60]	; (800782c <Get_SerialNum+0x44>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80077f4:	4b0e      	ldr	r3, [pc, #56]	; (8007830 <Get_SerialNum+0x48>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80077fa:	4b0e      	ldr	r3, [pc, #56]	; (8007834 <Get_SerialNum+0x4c>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007800:	68fa      	ldr	r2, [r7, #12]
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	4413      	add	r3, r2
 8007806:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d009      	beq.n	8007822 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800780e:	2208      	movs	r2, #8
 8007810:	4909      	ldr	r1, [pc, #36]	; (8007838 <Get_SerialNum+0x50>)
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 f814 	bl	8007840 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007818:	2204      	movs	r2, #4
 800781a:	4908      	ldr	r1, [pc, #32]	; (800783c <Get_SerialNum+0x54>)
 800781c:	68b8      	ldr	r0, [r7, #8]
 800781e:	f000 f80f 	bl	8007840 <IntToUnicode>
  }
}
 8007822:	bf00      	nop
 8007824:	3710      	adds	r7, #16
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
 800782a:	bf00      	nop
 800782c:	1fff7a10 	.word	0x1fff7a10
 8007830:	1fff7a14 	.word	0x1fff7a14
 8007834:	1fff7a18 	.word	0x1fff7a18
 8007838:	200000e2 	.word	0x200000e2
 800783c:	200000f2 	.word	0x200000f2

08007840 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007840:	b480      	push	{r7}
 8007842:	b087      	sub	sp, #28
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	60b9      	str	r1, [r7, #8]
 800784a:	4613      	mov	r3, r2
 800784c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800784e:	2300      	movs	r3, #0
 8007850:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007852:	2300      	movs	r3, #0
 8007854:	75fb      	strb	r3, [r7, #23]
 8007856:	e027      	b.n	80078a8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	0f1b      	lsrs	r3, r3, #28
 800785c:	2b09      	cmp	r3, #9
 800785e:	d80b      	bhi.n	8007878 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	0f1b      	lsrs	r3, r3, #28
 8007864:	b2da      	uxtb	r2, r3
 8007866:	7dfb      	ldrb	r3, [r7, #23]
 8007868:	005b      	lsls	r3, r3, #1
 800786a:	4619      	mov	r1, r3
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	440b      	add	r3, r1
 8007870:	3230      	adds	r2, #48	; 0x30
 8007872:	b2d2      	uxtb	r2, r2
 8007874:	701a      	strb	r2, [r3, #0]
 8007876:	e00a      	b.n	800788e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	0f1b      	lsrs	r3, r3, #28
 800787c:	b2da      	uxtb	r2, r3
 800787e:	7dfb      	ldrb	r3, [r7, #23]
 8007880:	005b      	lsls	r3, r3, #1
 8007882:	4619      	mov	r1, r3
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	440b      	add	r3, r1
 8007888:	3237      	adds	r2, #55	; 0x37
 800788a:	b2d2      	uxtb	r2, r2
 800788c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	011b      	lsls	r3, r3, #4
 8007892:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007894:	7dfb      	ldrb	r3, [r7, #23]
 8007896:	005b      	lsls	r3, r3, #1
 8007898:	3301      	adds	r3, #1
 800789a:	68ba      	ldr	r2, [r7, #8]
 800789c:	4413      	add	r3, r2
 800789e:	2200      	movs	r2, #0
 80078a0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80078a2:	7dfb      	ldrb	r3, [r7, #23]
 80078a4:	3301      	adds	r3, #1
 80078a6:	75fb      	strb	r3, [r7, #23]
 80078a8:	7dfa      	ldrb	r2, [r7, #23]
 80078aa:	79fb      	ldrb	r3, [r7, #7]
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d3d3      	bcc.n	8007858 <IntToUnicode+0x18>
  }
}
 80078b0:	bf00      	nop
 80078b2:	bf00      	nop
 80078b4:	371c      	adds	r7, #28
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr
	...

080078c0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b08a      	sub	sp, #40	; 0x28
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078c8:	f107 0314 	add.w	r3, r7, #20
 80078cc:	2200      	movs	r2, #0
 80078ce:	601a      	str	r2, [r3, #0]
 80078d0:	605a      	str	r2, [r3, #4]
 80078d2:	609a      	str	r2, [r3, #8]
 80078d4:	60da      	str	r2, [r3, #12]
 80078d6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80078e0:	d13a      	bne.n	8007958 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80078e2:	2300      	movs	r3, #0
 80078e4:	613b      	str	r3, [r7, #16]
 80078e6:	4b1e      	ldr	r3, [pc, #120]	; (8007960 <HAL_PCD_MspInit+0xa0>)
 80078e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078ea:	4a1d      	ldr	r2, [pc, #116]	; (8007960 <HAL_PCD_MspInit+0xa0>)
 80078ec:	f043 0301 	orr.w	r3, r3, #1
 80078f0:	6313      	str	r3, [r2, #48]	; 0x30
 80078f2:	4b1b      	ldr	r3, [pc, #108]	; (8007960 <HAL_PCD_MspInit+0xa0>)
 80078f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	613b      	str	r3, [r7, #16]
 80078fc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80078fe:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8007902:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007904:	2302      	movs	r3, #2
 8007906:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007908:	2300      	movs	r3, #0
 800790a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800790c:	2303      	movs	r3, #3
 800790e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007910:	230a      	movs	r3, #10
 8007912:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007914:	f107 0314 	add.w	r3, r7, #20
 8007918:	4619      	mov	r1, r3
 800791a:	4812      	ldr	r0, [pc, #72]	; (8007964 <HAL_PCD_MspInit+0xa4>)
 800791c:	f7fa f8fa 	bl	8001b14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007920:	4b0f      	ldr	r3, [pc, #60]	; (8007960 <HAL_PCD_MspInit+0xa0>)
 8007922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007924:	4a0e      	ldr	r2, [pc, #56]	; (8007960 <HAL_PCD_MspInit+0xa0>)
 8007926:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800792a:	6353      	str	r3, [r2, #52]	; 0x34
 800792c:	2300      	movs	r3, #0
 800792e:	60fb      	str	r3, [r7, #12]
 8007930:	4b0b      	ldr	r3, [pc, #44]	; (8007960 <HAL_PCD_MspInit+0xa0>)
 8007932:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007934:	4a0a      	ldr	r2, [pc, #40]	; (8007960 <HAL_PCD_MspInit+0xa0>)
 8007936:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800793a:	6453      	str	r3, [r2, #68]	; 0x44
 800793c:	4b08      	ldr	r3, [pc, #32]	; (8007960 <HAL_PCD_MspInit+0xa0>)
 800793e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007940:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007944:	60fb      	str	r3, [r7, #12]
 8007946:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007948:	2200      	movs	r2, #0
 800794a:	2100      	movs	r1, #0
 800794c:	2043      	movs	r0, #67	; 0x43
 800794e:	f7fa f8aa 	bl	8001aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007952:	2043      	movs	r0, #67	; 0x43
 8007954:	f7fa f8c3 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007958:	bf00      	nop
 800795a:	3728      	adds	r7, #40	; 0x28
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}
 8007960:	40023800 	.word	0x40023800
 8007964:	40020000 	.word	0x40020000

08007968 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007968:	b580      	push	{r7, lr}
 800796a:	b082      	sub	sp, #8
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800797c:	4619      	mov	r1, r3
 800797e:	4610      	mov	r0, r2
 8007980:	f7fe fb59 	bl	8006036 <USBD_LL_SetupStage>
}
 8007984:	bf00      	nop
 8007986:	3708      	adds	r7, #8
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	460b      	mov	r3, r1
 8007996:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800799e:	78fa      	ldrb	r2, [r7, #3]
 80079a0:	6879      	ldr	r1, [r7, #4]
 80079a2:	4613      	mov	r3, r2
 80079a4:	00db      	lsls	r3, r3, #3
 80079a6:	4413      	add	r3, r2
 80079a8:	009b      	lsls	r3, r3, #2
 80079aa:	440b      	add	r3, r1
 80079ac:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	78fb      	ldrb	r3, [r7, #3]
 80079b4:	4619      	mov	r1, r3
 80079b6:	f7fe fb93 	bl	80060e0 <USBD_LL_DataOutStage>
}
 80079ba:	bf00      	nop
 80079bc:	3708      	adds	r7, #8
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b082      	sub	sp, #8
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	6078      	str	r0, [r7, #4]
 80079ca:	460b      	mov	r3, r1
 80079cc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80079d4:	78fa      	ldrb	r2, [r7, #3]
 80079d6:	6879      	ldr	r1, [r7, #4]
 80079d8:	4613      	mov	r3, r2
 80079da:	00db      	lsls	r3, r3, #3
 80079dc:	4413      	add	r3, r2
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	440b      	add	r3, r1
 80079e2:	334c      	adds	r3, #76	; 0x4c
 80079e4:	681a      	ldr	r2, [r3, #0]
 80079e6:	78fb      	ldrb	r3, [r7, #3]
 80079e8:	4619      	mov	r1, r3
 80079ea:	f7fe fc2c 	bl	8006246 <USBD_LL_DataInStage>
}
 80079ee:	bf00      	nop
 80079f0:	3708      	adds	r7, #8
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b082      	sub	sp, #8
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7fe fd60 	bl	80064ca <USBD_LL_SOF>
}
 8007a0a:	bf00      	nop
 8007a0c:	3708      	adds	r7, #8
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	bd80      	pop	{r7, pc}

08007a12 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a12:	b580      	push	{r7, lr}
 8007a14:	b084      	sub	sp, #16
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d102      	bne.n	8007a2c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8007a26:	2300      	movs	r3, #0
 8007a28:	73fb      	strb	r3, [r7, #15]
 8007a2a:	e008      	b.n	8007a3e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	2b02      	cmp	r3, #2
 8007a32:	d102      	bne.n	8007a3a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8007a34:	2301      	movs	r3, #1
 8007a36:	73fb      	strb	r3, [r7, #15]
 8007a38:	e001      	b.n	8007a3e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8007a3a:	f7f8 ff4f 	bl	80008dc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007a44:	7bfa      	ldrb	r2, [r7, #15]
 8007a46:	4611      	mov	r1, r2
 8007a48:	4618      	mov	r0, r3
 8007a4a:	f7fe fd00 	bl	800644e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007a54:	4618      	mov	r0, r3
 8007a56:	f7fe fca8 	bl	80063aa <USBD_LL_Reset>
}
 8007a5a:	bf00      	nop
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
	...

08007a64 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7fe fcfb 	bl	800646e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	6812      	ldr	r2, [r2, #0]
 8007a86:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007a8a:	f043 0301 	orr.w	r3, r3, #1
 8007a8e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	6a1b      	ldr	r3, [r3, #32]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d005      	beq.n	8007aa4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007a98:	4b04      	ldr	r3, [pc, #16]	; (8007aac <HAL_PCD_SuspendCallback+0x48>)
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	4a03      	ldr	r2, [pc, #12]	; (8007aac <HAL_PCD_SuspendCallback+0x48>)
 8007a9e:	f043 0306 	orr.w	r3, r3, #6
 8007aa2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007aa4:	bf00      	nop
 8007aa6:	3708      	adds	r7, #8
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	e000ed00 	.word	0xe000ed00

08007ab0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b082      	sub	sp, #8
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f7fe fceb 	bl	800649a <USBD_LL_Resume>
}
 8007ac4:	bf00      	nop
 8007ac6:	3708      	adds	r7, #8
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007ade:	78fa      	ldrb	r2, [r7, #3]
 8007ae0:	4611      	mov	r1, r2
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f7fe fd43 	bl	800656e <USBD_LL_IsoOUTIncomplete>
}
 8007ae8:	bf00      	nop
 8007aea:	3708      	adds	r7, #8
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}

08007af0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b082      	sub	sp, #8
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	460b      	mov	r3, r1
 8007afa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007b02:	78fa      	ldrb	r2, [r7, #3]
 8007b04:	4611      	mov	r1, r2
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7fe fcff 	bl	800650a <USBD_LL_IsoINIncomplete>
}
 8007b0c:	bf00      	nop
 8007b0e:	3708      	adds	r7, #8
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}

08007b14 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b082      	sub	sp, #8
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007b22:	4618      	mov	r0, r3
 8007b24:	f7fe fd55 	bl	80065d2 <USBD_LL_DevConnected>
}
 8007b28:	bf00      	nop
 8007b2a:	3708      	adds	r7, #8
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b082      	sub	sp, #8
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f7fe fd52 	bl	80065e8 <USBD_LL_DevDisconnected>
}
 8007b44:	bf00      	nop
 8007b46:	3708      	adds	r7, #8
 8007b48:	46bd      	mov	sp, r7
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b082      	sub	sp, #8
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	781b      	ldrb	r3, [r3, #0]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d13c      	bne.n	8007bd6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007b5c:	4a20      	ldr	r2, [pc, #128]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	4a1e      	ldr	r2, [pc, #120]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b68:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007b6c:	4b1c      	ldr	r3, [pc, #112]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b6e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007b72:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007b74:	4b1a      	ldr	r3, [pc, #104]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b76:	2204      	movs	r2, #4
 8007b78:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007b7a:	4b19      	ldr	r3, [pc, #100]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b7c:	2202      	movs	r2, #2
 8007b7e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007b80:	4b17      	ldr	r3, [pc, #92]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b82:	2200      	movs	r2, #0
 8007b84:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007b86:	4b16      	ldr	r3, [pc, #88]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b88:	2202      	movs	r2, #2
 8007b8a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007b8c:	4b14      	ldr	r3, [pc, #80]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b8e:	2200      	movs	r2, #0
 8007b90:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007b92:	4b13      	ldr	r3, [pc, #76]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b94:	2200      	movs	r2, #0
 8007b96:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007b98:	4b11      	ldr	r3, [pc, #68]	; (8007be0 <USBD_LL_Init+0x94>)
 8007b9a:	2200      	movs	r2, #0
 8007b9c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007b9e:	4b10      	ldr	r3, [pc, #64]	; (8007be0 <USBD_LL_Init+0x94>)
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007ba4:	4b0e      	ldr	r3, [pc, #56]	; (8007be0 <USBD_LL_Init+0x94>)
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007baa:	480d      	ldr	r0, [pc, #52]	; (8007be0 <USBD_LL_Init+0x94>)
 8007bac:	f7fa f981 	bl	8001eb2 <HAL_PCD_Init>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d001      	beq.n	8007bba <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007bb6:	f7f8 fe91 	bl	80008dc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007bba:	2180      	movs	r1, #128	; 0x80
 8007bbc:	4808      	ldr	r0, [pc, #32]	; (8007be0 <USBD_LL_Init+0x94>)
 8007bbe:	f7fb fbd8 	bl	8003372 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007bc2:	2240      	movs	r2, #64	; 0x40
 8007bc4:	2100      	movs	r1, #0
 8007bc6:	4806      	ldr	r0, [pc, #24]	; (8007be0 <USBD_LL_Init+0x94>)
 8007bc8:	f7fb fb8c 	bl	80032e4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007bcc:	2280      	movs	r2, #128	; 0x80
 8007bce:	2101      	movs	r1, #1
 8007bd0:	4803      	ldr	r0, [pc, #12]	; (8007be0 <USBD_LL_Init+0x94>)
 8007bd2:	f7fb fb87 	bl	80032e4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007bd6:	2300      	movs	r3, #0
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	3708      	adds	r7, #8
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	20001690 	.word	0x20001690

08007be4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b084      	sub	sp, #16
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007bec:	2300      	movs	r3, #0
 8007bee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7fa fa76 	bl	80020ec <HAL_PCD_Start>
 8007c00:	4603      	mov	r3, r0
 8007c02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c04:	7bfb      	ldrb	r3, [r7, #15]
 8007c06:	4618      	mov	r0, r3
 8007c08:	f000 f942 	bl	8007e90 <USBD_Get_USB_Status>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c10:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3710      	adds	r7, #16
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}

08007c1a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b084      	sub	sp, #16
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	4608      	mov	r0, r1
 8007c24:	4611      	mov	r1, r2
 8007c26:	461a      	mov	r2, r3
 8007c28:	4603      	mov	r3, r0
 8007c2a:	70fb      	strb	r3, [r7, #3]
 8007c2c:	460b      	mov	r3, r1
 8007c2e:	70bb      	strb	r3, [r7, #2]
 8007c30:	4613      	mov	r3, r2
 8007c32:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c34:	2300      	movs	r3, #0
 8007c36:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c38:	2300      	movs	r3, #0
 8007c3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8007c42:	78bb      	ldrb	r3, [r7, #2]
 8007c44:	883a      	ldrh	r2, [r7, #0]
 8007c46:	78f9      	ldrb	r1, [r7, #3]
 8007c48:	f7fa ff47 	bl	8002ada <HAL_PCD_EP_Open>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c50:	7bfb      	ldrb	r3, [r7, #15]
 8007c52:	4618      	mov	r0, r3
 8007c54:	f000 f91c 	bl	8007e90 <USBD_Get_USB_Status>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c5c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3710      	adds	r7, #16
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}

08007c66 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b084      	sub	sp, #16
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
 8007c6e:	460b      	mov	r3, r1
 8007c70:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007c72:	2300      	movs	r3, #0
 8007c74:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007c76:	2300      	movs	r3, #0
 8007c78:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007c80:	78fa      	ldrb	r2, [r7, #3]
 8007c82:	4611      	mov	r1, r2
 8007c84:	4618      	mov	r0, r3
 8007c86:	f7fa ff90 	bl	8002baa <HAL_PCD_EP_Close>
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007c8e:	7bfb      	ldrb	r3, [r7, #15]
 8007c90:	4618      	mov	r0, r3
 8007c92:	f000 f8fd 	bl	8007e90 <USBD_Get_USB_Status>
 8007c96:	4603      	mov	r3, r0
 8007c98:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007c9a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	3710      	adds	r7, #16
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	460b      	mov	r3, r1
 8007cae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007cbe:	78fa      	ldrb	r2, [r7, #3]
 8007cc0:	4611      	mov	r1, r2
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	f7fb f868 	bl	8002d98 <HAL_PCD_EP_SetStall>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007ccc:	7bfb      	ldrb	r3, [r7, #15]
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f000 f8de 	bl	8007e90 <USBD_Get_USB_Status>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007cd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3710      	adds	r7, #16
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}

08007ce2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007ce2:	b580      	push	{r7, lr}
 8007ce4:	b084      	sub	sp, #16
 8007ce6:	af00      	add	r7, sp, #0
 8007ce8:	6078      	str	r0, [r7, #4]
 8007cea:	460b      	mov	r3, r1
 8007cec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007cfc:	78fa      	ldrb	r2, [r7, #3]
 8007cfe:	4611      	mov	r1, r2
 8007d00:	4618      	mov	r0, r3
 8007d02:	f7fb f8ad 	bl	8002e60 <HAL_PCD_EP_ClrStall>
 8007d06:	4603      	mov	r3, r0
 8007d08:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d0a:	7bfb      	ldrb	r3, [r7, #15]
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f000 f8bf 	bl	8007e90 <USBD_Get_USB_Status>
 8007d12:	4603      	mov	r3, r0
 8007d14:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007d16:	7bbb      	ldrb	r3, [r7, #14]
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3710      	adds	r7, #16
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b085      	sub	sp, #20
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
 8007d28:	460b      	mov	r3, r1
 8007d2a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007d32:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007d34:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	da0b      	bge.n	8007d54 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007d3c:	78fb      	ldrb	r3, [r7, #3]
 8007d3e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d42:	68f9      	ldr	r1, [r7, #12]
 8007d44:	4613      	mov	r3, r2
 8007d46:	00db      	lsls	r3, r3, #3
 8007d48:	4413      	add	r3, r2
 8007d4a:	009b      	lsls	r3, r3, #2
 8007d4c:	440b      	add	r3, r1
 8007d4e:	333e      	adds	r3, #62	; 0x3e
 8007d50:	781b      	ldrb	r3, [r3, #0]
 8007d52:	e00b      	b.n	8007d6c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007d54:	78fb      	ldrb	r3, [r7, #3]
 8007d56:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007d5a:	68f9      	ldr	r1, [r7, #12]
 8007d5c:	4613      	mov	r3, r2
 8007d5e:	00db      	lsls	r3, r3, #3
 8007d60:	4413      	add	r3, r2
 8007d62:	009b      	lsls	r3, r3, #2
 8007d64:	440b      	add	r3, r1
 8007d66:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8007d6a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3714      	adds	r7, #20
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b084      	sub	sp, #16
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	460b      	mov	r3, r1
 8007d82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d84:	2300      	movs	r3, #0
 8007d86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007d92:	78fa      	ldrb	r2, [r7, #3]
 8007d94:	4611      	mov	r1, r2
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7fa fe7a 	bl	8002a90 <HAL_PCD_SetAddress>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007da0:	7bfb      	ldrb	r3, [r7, #15]
 8007da2:	4618      	mov	r0, r3
 8007da4:	f000 f874 	bl	8007e90 <USBD_Get_USB_Status>
 8007da8:	4603      	mov	r3, r0
 8007daa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007dac:	7bbb      	ldrb	r3, [r7, #14]
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b086      	sub	sp, #24
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	60f8      	str	r0, [r7, #12]
 8007dbe:	607a      	str	r2, [r7, #4]
 8007dc0:	603b      	str	r3, [r7, #0]
 8007dc2:	460b      	mov	r3, r1
 8007dc4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8007dd4:	7af9      	ldrb	r1, [r7, #11]
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	f7fa ff93 	bl	8002d04 <HAL_PCD_EP_Transmit>
 8007dde:	4603      	mov	r3, r0
 8007de0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007de2:	7dfb      	ldrb	r3, [r7, #23]
 8007de4:	4618      	mov	r0, r3
 8007de6:	f000 f853 	bl	8007e90 <USBD_Get_USB_Status>
 8007dea:	4603      	mov	r3, r0
 8007dec:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007dee:	7dbb      	ldrb	r3, [r7, #22]
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3718      	adds	r7, #24
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b086      	sub	sp, #24
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	607a      	str	r2, [r7, #4]
 8007e02:	603b      	str	r3, [r7, #0]
 8007e04:	460b      	mov	r3, r1
 8007e06:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e0c:	2300      	movs	r3, #0
 8007e0e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8007e16:	7af9      	ldrb	r1, [r7, #11]
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	f7fa ff0f 	bl	8002c3e <HAL_PCD_EP_Receive>
 8007e20:	4603      	mov	r3, r0
 8007e22:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e24:	7dfb      	ldrb	r3, [r7, #23]
 8007e26:	4618      	mov	r0, r3
 8007e28:	f000 f832 	bl	8007e90 <USBD_Get_USB_Status>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007e30:	7dbb      	ldrb	r3, [r7, #22]
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3718      	adds	r7, #24
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}

08007e3a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e3a:	b580      	push	{r7, lr}
 8007e3c:	b082      	sub	sp, #8
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
 8007e42:	460b      	mov	r3, r1
 8007e44:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007e4c:	78fa      	ldrb	r2, [r7, #3]
 8007e4e:	4611      	mov	r1, r2
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7fa ff3f 	bl	8002cd4 <HAL_PCD_EP_GetRxCount>
 8007e56:	4603      	mov	r3, r0
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3708      	adds	r7, #8
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}

08007e60 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007e68:	4b03      	ldr	r3, [pc, #12]	; (8007e78 <USBD_static_malloc+0x18>)
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	370c      	adds	r7, #12
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr
 8007e76:	bf00      	nop
 8007e78:	20001b9c 	.word	0x20001b9c

08007e7c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b083      	sub	sp, #12
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]

}
 8007e84:	bf00      	nop
 8007e86:	370c      	adds	r7, #12
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e8e:	4770      	bx	lr

08007e90 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b085      	sub	sp, #20
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	4603      	mov	r3, r0
 8007e98:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007e9e:	79fb      	ldrb	r3, [r7, #7]
 8007ea0:	2b03      	cmp	r3, #3
 8007ea2:	d817      	bhi.n	8007ed4 <USBD_Get_USB_Status+0x44>
 8007ea4:	a201      	add	r2, pc, #4	; (adr r2, 8007eac <USBD_Get_USB_Status+0x1c>)
 8007ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eaa:	bf00      	nop
 8007eac:	08007ebd 	.word	0x08007ebd
 8007eb0:	08007ec3 	.word	0x08007ec3
 8007eb4:	08007ec9 	.word	0x08007ec9
 8007eb8:	08007ecf 	.word	0x08007ecf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	73fb      	strb	r3, [r7, #15]
    break;
 8007ec0:	e00b      	b.n	8007eda <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007ec2:	2303      	movs	r3, #3
 8007ec4:	73fb      	strb	r3, [r7, #15]
    break;
 8007ec6:	e008      	b.n	8007eda <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	73fb      	strb	r3, [r7, #15]
    break;
 8007ecc:	e005      	b.n	8007eda <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	73fb      	strb	r3, [r7, #15]
    break;
 8007ed2:	e002      	b.n	8007eda <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007ed4:	2303      	movs	r3, #3
 8007ed6:	73fb      	strb	r3, [r7, #15]
    break;
 8007ed8:	bf00      	nop
  }
  return usb_status;
 8007eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3714      	adds	r7, #20
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee6:	4770      	bx	lr

08007ee8 <__libc_init_array>:
 8007ee8:	b570      	push	{r4, r5, r6, lr}
 8007eea:	4d0d      	ldr	r5, [pc, #52]	; (8007f20 <__libc_init_array+0x38>)
 8007eec:	4c0d      	ldr	r4, [pc, #52]	; (8007f24 <__libc_init_array+0x3c>)
 8007eee:	1b64      	subs	r4, r4, r5
 8007ef0:	10a4      	asrs	r4, r4, #2
 8007ef2:	2600      	movs	r6, #0
 8007ef4:	42a6      	cmp	r6, r4
 8007ef6:	d109      	bne.n	8007f0c <__libc_init_array+0x24>
 8007ef8:	4d0b      	ldr	r5, [pc, #44]	; (8007f28 <__libc_init_array+0x40>)
 8007efa:	4c0c      	ldr	r4, [pc, #48]	; (8007f2c <__libc_init_array+0x44>)
 8007efc:	f000 f820 	bl	8007f40 <_init>
 8007f00:	1b64      	subs	r4, r4, r5
 8007f02:	10a4      	asrs	r4, r4, #2
 8007f04:	2600      	movs	r6, #0
 8007f06:	42a6      	cmp	r6, r4
 8007f08:	d105      	bne.n	8007f16 <__libc_init_array+0x2e>
 8007f0a:	bd70      	pop	{r4, r5, r6, pc}
 8007f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f10:	4798      	blx	r3
 8007f12:	3601      	adds	r6, #1
 8007f14:	e7ee      	b.n	8007ef4 <__libc_init_array+0xc>
 8007f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f1a:	4798      	blx	r3
 8007f1c:	3601      	adds	r6, #1
 8007f1e:	e7f2      	b.n	8007f06 <__libc_init_array+0x1e>
 8007f20:	08007fc0 	.word	0x08007fc0
 8007f24:	08007fc0 	.word	0x08007fc0
 8007f28:	08007fc0 	.word	0x08007fc0
 8007f2c:	08007fc4 	.word	0x08007fc4

08007f30 <memset>:
 8007f30:	4402      	add	r2, r0
 8007f32:	4603      	mov	r3, r0
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d100      	bne.n	8007f3a <memset+0xa>
 8007f38:	4770      	bx	lr
 8007f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8007f3e:	e7f9      	b.n	8007f34 <memset+0x4>

08007f40 <_init>:
 8007f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f42:	bf00      	nop
 8007f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f46:	bc08      	pop	{r3}
 8007f48:	469e      	mov	lr, r3
 8007f4a:	4770      	bx	lr

08007f4c <_fini>:
 8007f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f4e:	bf00      	nop
 8007f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f52:	bc08      	pop	{r3}
 8007f54:	469e      	mov	lr, r3
 8007f56:	4770      	bx	lr
