Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 24 16:04:21 2024
| Host         : Beta running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   329 |
|    Minimum number of control sets                        |   329 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   962 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   329 |
| >= 0 to < 4        |    49 |
| >= 4 to < 6        |    48 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     3 |
| >= 16              |   149 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             807 |          290 |
| No           | No                    | Yes                    |              51 |           17 |
| No           | Yes                   | No                     |             545 |          237 |
| Yes          | No                    | No                     |            5209 |         1443 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3074 |          831 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                 Enable Signal                                                                                                |                                                                                                                                                   Set/Reset Signal                                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/re                                                                                                              | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                   |                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/we_0                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/re                                                                                                             | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                            |                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]_0                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/we                                                                                                                                 |                                                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/re                                                                                                                                        | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                 |                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                     |                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                            |                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_srl_gen.raddr_reg[0][0]                                                                                   | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.raddr[3]_i_1__4_n_0                                                                                                       | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.empty_n_reg[0]                                                                 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/we                                                                                                |                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/fifo_burst/dout_vld_reg_1[0]                                                                                                                     | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/re                                                                                                | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/fifo_burst/fifo_srl_gen.raddr[3]_i_1__0_n_0                                                                                                        | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.raddr[3]_i_1__3_n_0                                                                                                      | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/we                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/re                                                                                                             | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.raddr[3]_i_1__6_n_0                                                                           | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.raddr[3]_i_1__5_n_0                                                                            | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/E[0]                                                                                            | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                        |                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.full_n_reg[0]                                                    | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                     | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/user_resp/empty_n                                                                                                                               | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                |                                                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/empty_n_0                                                                                                                             | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/fifo_rreq/empty_n_0                                                                                                                               | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift |                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/control_s_axi_U/waddr                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/we                                                                                                                     | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg   |                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/conv_s_axi_U/waddr                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr     | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/empty_n                                                                                                     | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/E[0]                                                                                              | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/fifo_rctl/empty_n_0                                                                                                                                | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/s_ready_t_reg[0]                                                                                               | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/fifo_resp/empty_n                                                                                                                                | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/fifo_burst/empty_n                                                                                                                                 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/tmp_valid_reg[0]                                                                                | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/empty_n                                                                                                    | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/fifo_burst/empty_n_0                                                                                                                             | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                     |                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/dout_vld_reg_0                                                                                    | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/dout_vld_reg                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_phi_reg_pp0_iter4_storereflowmerge_reg_1550                                                                         |                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/E[0]                                                                                  |                                                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                     | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                       | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/WEBWE[0]                                                                                                        | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                     |                                                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/sitofp_32ns_32_7_no_dsp_1_U9/ce3_out                                                                                   |                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/E[0]                                                                                                       | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/dout_vld_reg_1[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/ce_r                                                                                 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                               |                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_block_pp0_stage0_subdone                                                                                            | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/val_1_reg_473[8]_i_1_n_0                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/bus_wide_gen.first_pad_reg_0[0]                                                                 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/dout_vld_reg[0]                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                          | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                  | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/dout_vld_reg_2[0]                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state17                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/bus_wide_gen.first_pad_reg[0]                                                                   | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/ap_rst_n_0[0]                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/buff_wdata/empty_n                                                                                                                              | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/dout_vld_reg_0[0]                                                                               | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.dout_reg[32]_1[0]                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                 |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_16_in                                                                                                                   | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__0_n_0                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_16_in                                                                                                                     | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_0                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                               |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/buff_rdata/empty_n                                                                                                                                | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                    |                                                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                           |                                                                                                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                           |                                                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                                                                                                                                                                      |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                            |                                                                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state32                                                                                                                                                           | design_1_i/applyConvolution_0/U0/indvar4_reg_305                                                                                                                                                                                                                                                                     |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                      |                                                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                               |                                                                                                                                                                                                                                                                                                                      |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                      |                                                                                                                                                                                                                                                                                                                      |                7 |             17 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                |               10 |             18 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                               |                                                                                                                                                                                                                                                                                                                      |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                        |                                                                                                                                                                                                                                                                                                                      |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/ce_r                                                                                  | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/applyConvolution_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/ce_r_reg                                                                             |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/ce_r                                                                                 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/applyConvolution_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.SIGDELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_7 |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                               |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/sitofp_32ns_32_7_no_dsp_1_U9/ce_r                                                                                      | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/sitofp_32ns_32_7_no_dsp_1_U9/applyConvolution_sitofp_32ns_32_7_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                   |                3 |             23 |         7.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/dout_vld_reg_0                                                                                    |                                                                                                                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/p_53_in                                                                                         | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/dout_vld_reg_3                                                                                                                                                                                          |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/E[0]                                                                          | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                 |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/ch_1_fu_7001_out                                                                                                       | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/flow_control_loop_pipe_sequential_init_U/ch_1_fu_700                                                                                                                                                                           |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state10                                                                                                                                                           | design_1_i/applyConvolution_0/U0/mul_31ns_32ns_63_3_1_U34/select_ln25_1_reg_1231                                                                                                                                                                                                                                     |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                        | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/flow_control_loop_pipe_sequential_init_U/p_t_fu_38_reg[0]_2[0]                                                                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                    |                                                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/conv_s_axi_U/rdata_data[31]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state7                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/control_s_axi_U/int_image_r[31]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state15                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/control_s_axi_U/ar_hs                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/control_s_axi_U/int_image_r[63]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state9                                                                                                                                                            | design_1_i/applyConvolution_0/U0/empty_25_reg_1204                                                                                                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state8                                                                                                                                                            | design_1_i/applyConvolution_0/U0/empty_reg_1173                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/control_s_axi_U/int_out_r                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/ap_CS_fsm_pp0_stage2                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                        | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                                               |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/control_s_axi_U/int_out_r19_out                                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/conv_s_axi_U/int_width                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/conv_s_axi_U/int_channels                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/conv_s_axi_U/int_height                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                        | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/flow_control_loop_pipe_sequential_init_U/p_t_fu_38_reg[0]_1[0]                                                                                                                                                                               |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                    |                                                                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state8                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                              |                                                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/re                                                                                              | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_1_fu_363/flow_control_loop_pipe_sequential_init_U/ce                                                                                          |                                                                                                                                                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/ce1_out                                                                               |                                                                                                                                                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/we                                                                                              |                                                                                                                                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |               18 |             35 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/ap_CS_fsm_pp0_stage8                                                                                                   |                                                                                                                                                                                                                                                                                                                      |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/ap_CS_fsm_pp0_stage0                                                                                                   |                                                                                                                                                                                                                                                                                                                      |               12 |             36 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/E[0]                                                                                                       | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                     |                                                                                                                                                                                                                                                                                                                      |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                             |                                                                                                                                                                                                                                                                                                                      |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                  |                                                                                                                                                                                                                                                                                                                      |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                  | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                     |                                                                                                                                                                                                                                                                                                                      |                9 |             44 |         4.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                                                                                                                                      |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                      |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                 |                                                                                                                                                                                                                                                                                                                      |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                                                      |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                                                                                      |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                                                                                      |               10 |             45 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                                                      |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                            |                                                                                                                                                                                                                                                                                                                      |                6 |             47 |         7.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                   |                                                                                                                                                                                                                                                                                                                      |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               12 |             49 |         4.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |               10 |             49 |         4.90 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               14 |             49 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |                7 |             49 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/state_reg[0]_1[0]                                                                                                         | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               18 |             53 |         2.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/rs_req/state_reg[0]_1[0]                                                                                                           | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               17 |             53 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |               24 |             54 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                                                      |               10 |             55 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fmul_32ns_32ns_32_4_max_dsp_1_U8/ce_r                                                                                  |                                                                                                                                                                                                                                                                                                                      |               19 |             57 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                  |                                                                                                                                                                                                                                                                                                                      |               14 |             58 |         4.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                                                                                                                                                      |               20 |             60 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                                                                                                                                                      |               21 |             63 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/ce                                                                                   |                                                                                                                                                                                                                                                                                                                      |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state33                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state20                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state13                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/re                                                                                   | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.rs_req/load_p1                                                                                                       |                                                                                                                                                                                                                                                                                                                      |               21 |             66 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/E[0]                                                                                                        |                                                                                                                                                                                                                                                                                                                      |               16 |             66 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/we                                                                                   |                                                                                                                                                                                                                                                                                                                      |                9 |             66 |         7.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                                                                      |               14 |             67 |         4.79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/ce0_out                                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               22 |             68 |         3.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state21                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               17 |             68 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |               18 |             70 |         3.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |               17 |             70 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |               14 |             70 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                                      |               17 |             70 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                          |                                                                                                                                                                                                                                                                                                                      |               17 |             70 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                     | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               18 |             71 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg[0]                                                                                   | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               19 |             71 |         3.74 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |               17 |             73 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                              |                                                                                                                                                                                                                                                                                                                      |               12 |             73 |         6.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               14 |             73 |         5.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |               14 |             73 |         5.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |               16 |             75 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                                                                   |               18 |             76 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_16_in                                                                                                                   | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               19 |             77 |         4.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/rs_req/p_16_in                                                                                                                     | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               17 |             77 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |               14 |             78 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][171]_i_1_n_0                                                                                                                                                                                          |               18 |             81 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |               16 |             82 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_42_6_fu_392/ap_block_pp0_stage0_subdone                                                                                            |                                                                                                                                                                                                                                                                                                                      |               36 |             83 |         2.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |               16 |             87 |         5.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |               18 |             93 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state10                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               25 |             95 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/E[0]                                                                                                                     | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               29 |             96 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                   |                                                                                                                                                                                                                                                                                                                      |               33 |             96 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/we                                                                                                               |                                                                                                                                                                                                                                                                                                                      |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_NS_fsm12_out                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                      |               34 |             96 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/control_s_axi_U/D[2]                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                      |               37 |             96 |         2.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/re                                                                                                               | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_depth_gt1_gen.full_n_reg_1[0]                                                                                     |                                                                                                                                                                                                                                                                                                                      |               29 |             96 |         3.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/re                                                                                                             | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/we                                                                                                             |                                                                                                                                                                                                                                                                                                                      |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                                                                                                                                      |               12 |             96 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                     |                                                                                                                                                                                                                                                                                                                      |               34 |             96 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/load_unit/bus_wide_gen.rreq_offset/tmp_valid_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                                                                      |               32 |             96 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/E[0]                                                                                                           | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               26 |             96 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state9                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |               29 |             98 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                                                                                                                                      |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                                                                                                                                      |               13 |            104 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                                                                                                                                                      |               14 |            106 |         7.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/input_r_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                        | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               36 |            112 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                                                                                                      |               14 |            112 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                      | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               34 |            112 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                                                                                                      |               14 |            112 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                                                                                                      |               15 |            120 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                                                                                                                                                                                                      |               15 |            120 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_NS_fsm12_out                                                                                                                                                             | design_1_i/applyConvolution_0/U0/control_s_axi_U/SR[0]                                                                                                                                                                                                                                                               |               32 |            126 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state19                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               36 |            128 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/sitofp_32ns_32_7_no_dsp_1_U9/ce_r                                                                                      |                                                                                                                                                                                                                                                                                                                      |               43 |            141 |         3.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state16                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               40 |            146 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/ap_CS_fsm_pp0_stage3                                                                                                   |                                                                                                                                                                                                                                                                                                                      |               43 |            160 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              | design_1_i/applyConvolution_0/U0/output_r_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0]                                                                                                                                                                                                                             |               68 |            161 |         2.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state14                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                      |               48 |            189 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/grp_applyConvolution_Pipeline_VITIS_LOOP_34_5_fu_373/fadd_32ns_32ns_32_8_full_dsp_1_U7/ce_r                                                                                 |                                                                                                                                                                                                                                                                                                                      |               66 |            219 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/applyConvolution_0/U0/ap_CS_fsm_state1                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                      |               65 |            228 |         3.51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                      |              292 |            809 |         2.77 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


