# do mp1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/lc3b_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package lc3b_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/plus2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module plus2
# 
# Top level modules:
# 	plus2
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/register.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module register
# 
# Top level modules:
# 	register
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/mux4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/mux8.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux8
# 
# Top level modules:
# 	mux8
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/adj.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adj
# 
# Top level modules:
# 	adj
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package lc3b_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# ** Warning: /home/koren3/ece411/mp1/control.sv(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/koren3/ece411/mp1/control.sv(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/koren3/ece411/mp1/control.sv(192): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/koren3/ece411/mp1/control.sv(199): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# -- Compiling package control_sv_unit
# -- Importing package lc3b_types
# -- Compiling module control
# ** Warning: /home/koren3/ece411/mp1/control.sv(92): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/koren3/ece411/mp1/control.sv(111): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/koren3/ece411/mp1/control.sv(192): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: /home/koren3/ece411/mp1/control.sv(199): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	control
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/gencc.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package gencc_sv_unit
# -- Importing package lc3b_types
# -- Compiling module gencc
# 
# Top level modules:
# 	gencc
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/ir.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ir_sv_unit
# -- Importing package lc3b_types
# -- Compiling module ir
# 
# Top level modules:
# 	ir
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package regfile_sv_unit
# -- Importing package lc3b_types
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/adder.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package adder_sv_unit
# -- Importing package lc3b_types
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/branch_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package branch_unit_sv_unit
# -- Importing package lc3b_types
# -- Compiling module branch_unit
# 
# Top level modules:
# 	branch_unit
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/sext5.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package sext5_sv_unit
# -- Importing package lc3b_types
# -- Compiling module sext5
# 
# Top level modules:
# 	sext5
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/zext.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package zext_sv_unit
# -- Importing package lc3b_types
# -- Compiling module zext
# 
# Top level modules:
# 	zext
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/zext4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package zext4_sv_unit
# -- Importing package lc3b_types
# -- Compiling module zext4
# 
# Top level modules:
# 	zext4
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/zextadj.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package zextadj_sv_unit
# -- Importing package lc3b_types
# -- Compiling module zextadj
# 
# Top level modules:
# 	zextadj
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package datapath_sv_unit
# -- Importing package lc3b_types
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/mp1.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp1_sv_unit
# -- Importing package lc3b_types
# -- Compiling module mp1
# 
# Top level modules:
# 	mp1
# 
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/mp1_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp1_tb
# 
# Top level modules:
# 	mp1_tb
# vlog -sv -work work +incdir+/home/koren3/ece411/mp1 {/home/koren3/ece411/mp1/memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp1_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp1_tb 
# Loading sv_std.std
# Loading work.mp1_tb
# Loading work.lc3b_types
# Loading work.mp1_sv_unit
# Loading work.mp1
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.adder_sv_unit
# Loading work.adder
# Loading work.plus2
# Loading work.mux8
# Loading work.register
# Loading work.mux4
# Loading work.mux2
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.sext5_sv_unit
# Loading work.sext5
# Loading work.zext4_sv_unit
# Loading work.zext4
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.branch_unit_sv_unit
# Loading work.branch_unit
# Loading work.zext_sv_unit
# Loading work.zext
# Loading work.zextadj_sv_unit
# Loading work.zextadj
# Loading work.control_sv_unit
# Loading work.control
# Loading work.memory
# ** Warning: (vsim-3015) /home/koren3/ece411/mp1/datapath.sv(216): [PCDPC] - Port size (3 or 3) does not match connection size (16) for port 'dest'. The port definition is at: /home/koren3/ece411/mp1/regfile.sv(8).
#         Region: /mp1_tb/dut/the_datapath/the_regfile
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 200 ns
add wave -position end  sim:/mp1_tb/dut/the_datapath/the_regfile/data
add wave -position end  sim:/mp1_tb/dut/the_datapath/mdr/data
restart -f
# Loading sv_std.std
# Loading work.mp1_tb
# Loading work.lc3b_types
# Loading work.mp1_sv_unit
# Loading work.mp1
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.adder_sv_unit
# Loading work.adder
# Loading work.plus2
# Loading work.mux8
# Loading work.register
# Loading work.mux4
# Loading work.mux2
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.sext5_sv_unit
# Loading work.sext5
# Loading work.zext4_sv_unit
# Loading work.zext4
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.branch_unit_sv_unit
# Loading work.branch_unit
# Loading work.zext_sv_unit
# Loading work.zext
# Loading work.zextadj_sv_unit
# Loading work.zextadj
# Loading work.control_sv_unit
# Loading work.control
# Loading work.memory
# ** Warning: (vsim-3015) /home/koren3/ece411/mp1/datapath.sv(216): [PCDPC] - Port size (3 or 3) does not match connection size (16) for port 'dest'. The port definition is at: /home/koren3/ece411/mp1/regfile.sv(8).
#         Region: /mp1_tb/dut/the_datapath/the_regfile
run 5000ns
restart -f
# Loading sv_std.std
# Loading work.mp1_tb
# Loading work.lc3b_types
# Loading work.mp1_sv_unit
# Loading work.mp1
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.ir_sv_unit
# Loading work.ir
# Loading work.adj_sv_unit
# Loading work.adj
# Loading work.adder_sv_unit
# Loading work.adder
# Loading work.plus2
# Loading work.mux8
# Loading work.register
# Loading work.mux4
# Loading work.mux2
# Loading work.regfile_sv_unit
# Loading work.regfile
# Loading work.sext5_sv_unit
# Loading work.sext5
# Loading work.zext4_sv_unit
# Loading work.zext4
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.gencc_sv_unit
# Loading work.gencc
# Loading work.branch_unit_sv_unit
# Loading work.branch_unit
# Loading work.zext_sv_unit
# Loading work.zext
# Loading work.zextadj_sv_unit
# Loading work.zextadj
# Loading work.control_sv_unit
# Loading work.control
# Loading work.memory
# ** Warning: (vsim-3015) /home/koren3/ece411/mp1/datapath.sv(216): [PCDPC] - Port size (3 or 3) does not match connection size (16) for port 'dest'. The port definition is at: /home/koren3/ece411/mp1/regfile.sv(8).
#         Region: /mp1_tb/dut/the_datapath/the_regfile
run 2000ns
