Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Fri Jun 23 22:53:48 2023
| Host             : GS running 64-bit major release  (build 9200)
| Command          : report_power -file design_2_wrapper_power_routed.rpt -pb design_2_wrapper_power_summary_routed.pb -rpx design_2_wrapper_power_routed.rpx
| Design           : design_2_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.547        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.448        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 82.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.094 |        8 |       --- |             --- |
| Slice Logic              |     0.066 |    52510 |       --- |             --- |
|   LUT as Logic           |     0.053 |    13539 |     63400 |           21.35 |
|   Register               |     0.008 |    25973 |    126800 |           20.48 |
|   CARRY4                 |     0.003 |     1085 |     15850 |            6.85 |
|   LUT as Shift Register  |     0.002 |      918 |     19000 |            4.83 |
|   LUT as Distributed RAM |    <0.001 |      328 |     19000 |            1.73 |
|   F7/F8 Muxes            |    <0.001 |      117 |     63400 |            0.18 |
|   Others                 |    <0.001 |     5250 |       --- |             --- |
| Signals                  |     0.096 |    38040 |       --- |             --- |
| Block RAM                |     0.009 |       10 |       135 |            7.41 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| DSPs                     |     0.073 |      112 |       240 |           46.67 |
| I/O                      |     0.004 |       22 |       210 |           10.48 |
| Static Power             |     0.099 |          |           |                 |
| Total                    |     0.547 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.354 |       0.338 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_out1_design_2_clk_wiz_0_1                                                              | design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_1              |            10.0 |
| clkfbout_design_2_clk_wiz_0_1                                                              | design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_1              |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                              |            33.3 |
| design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 | design_2_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                      |            33.3 |
| sys_clock                                                                                  | sys_clock                                                            |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_2_wrapper            |     0.448 |
|   dbg_hub                   |     0.003 |
|     inst                    |     0.003 |
|       BSCANID.u_xsdbm_id    |     0.003 |
|   design_2_i                |     0.441 |
|     Multiplier_Adder_Relu_0 |     0.037 |
|       floating_point_0      |     0.005 |
|       floating_point_1      |     0.005 |
|       floating_point_2      |     0.004 |
|       floating_point_3      |     0.004 |
|       floating_point_4      |     0.007 |
|       floating_point_5      |     0.007 |
|       floating_point_6      |     0.004 |
|     Multiplier_Adder_Relu_1 |     0.037 |
|       floating_point_0      |     0.005 |
|       floating_point_1      |     0.005 |
|       floating_point_2      |     0.004 |
|       floating_point_3      |     0.004 |
|       floating_point_4      |     0.007 |
|       floating_point_5      |     0.007 |
|       floating_point_6      |     0.004 |
|     Multiplier_Adder_Relu_2 |     0.038 |
|       floating_point_0      |     0.005 |
|       floating_point_1      |     0.005 |
|       floating_point_2      |     0.004 |
|       floating_point_3      |     0.005 |
|       floating_point_4      |     0.007 |
|       floating_point_5      |     0.008 |
|       floating_point_6      |     0.004 |
|     Multiplier_Adder_Relu_3 |     0.038 |
|       floating_point_0      |     0.005 |
|       floating_point_1      |     0.005 |
|       floating_point_2      |     0.004 |
|       floating_point_3      |     0.004 |
|       floating_point_4      |     0.008 |
|       floating_point_5      |     0.007 |
|       floating_point_6      |     0.004 |
|     Multiplier_Adder_Relu_4 |     0.035 |
|       floating_point_0      |     0.005 |
|       floating_point_1      |     0.004 |
|       floating_point_2      |     0.004 |
|       floating_point_3      |     0.004 |
|       floating_point_4      |     0.004 |
|       floating_point_5      |     0.008 |
|       floating_point_6      |     0.008 |
|     Multiplier_Adder_Relu_5 |     0.035 |
|       floating_point_0      |     0.004 |
|       floating_point_1      |     0.004 |
|       floating_point_2      |     0.003 |
|       floating_point_3      |     0.004 |
|       floating_point_4      |     0.004 |
|       floating_point_5      |     0.008 |
|       floating_point_6      |     0.008 |
|     Multiplier_Adder_Relu_6 |     0.036 |
|       floating_point_0      |     0.004 |
|       floating_point_1      |     0.004 |
|       floating_point_2      |     0.004 |
|       floating_point_3      |     0.004 |
|       floating_point_4      |     0.004 |
|       floating_point_5      |     0.008 |
|       floating_point_6      |     0.008 |
|     Multiplier_Adder_Relu_7 |     0.036 |
|       floating_point_0      |     0.004 |
|       floating_point_1      |     0.004 |
|       floating_point_2      |     0.004 |
|       floating_point_3      |     0.004 |
|       floating_point_4      |     0.003 |
|       floating_point_5      |     0.008 |
|       floating_point_6      |     0.007 |
|     Seven_Segments_0        |     0.002 |
|       U0                    |     0.002 |
|     axi_fifo_mm_s_0         |     0.003 |
|       U0                    |     0.003 |
|     axi_fifo_mm_s_1         |     0.003 |
|       U0                    |     0.003 |
|     axi_fifo_mm_s_2         |     0.003 |
|       U0                    |     0.003 |
|     axi_fifo_mm_s_3         |     0.003 |
|       U0                    |     0.003 |
|     clk_wiz_0               |     0.106 |
|       inst                  |     0.106 |
|     microblaze_0            |     0.008 |
|       U0                    |     0.008 |
|     microblaze_0_axi_periph |     0.001 |
|       xbar                  |     0.001 |
|     system_ila_0            |     0.015 |
|       U0                    |     0.015 |
+-----------------------------+-----------+


