{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765051951883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765051951884 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  6 17:12:31 2025 " "Processing started: Sat Dec  6 17:12:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765051951884 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1765051951884 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processadorAOC -c processadorAOC " "Command: quartus_sta processadorAOC -c processadorAOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1765051951884 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1765051952076 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1765051952411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1765051952412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051952469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051952469 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "198 " "The Timing Analyzer is analyzing 198 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1765051953013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processadorAOC.sdc " "Synopsys Design Constraints File file not found: 'processadorAOC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1765051953107 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051953108 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out " "create_clock -period 1.000 -name clock_divider:comb_3\|clock_out clock_divider:comb_3\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765051953122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|entradaSaidaControl\[0\] UnidadeDeControle:uco\|entradaSaidaControl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765051953122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pc\[0\] pc\[0\] " "create_clock -period 1.000 -name pc\[0\] pc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765051953122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\] " "create_clock -period 1.000 -name UnidadeDeControle:uco\|ulaOP\[1\] UnidadeDeControle:uco\|ulaOP\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765051953122 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1765051953122 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765051953122 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~0  from: datac  to: combout " "Cell: inst\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~0  from: datad  to: combout " "Cell: inst\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~1  from: datad  to: combout " "Cell: inst\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: datac  to: combout " "Cell: uco\|WideOr10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: datad  to: combout " "Cell: uco\|WideOr10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: dataa  to: combout " "Cell: uco\|WideOr26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: datab  to: combout " "Cell: uco\|WideOr26~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: datad  to: combout " "Cell: uco\|WideOr26~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: dataa  to: combout " "Cell: uco\|WideOr35~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: datab  to: combout " "Cell: uco\|WideOr35~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: datac  to: combout " "Cell: uco\|WideOr35~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: dataa  to: combout " "Cell: uco\|WideOr37~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datab  to: combout " "Cell: uco\|WideOr37~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datac  to: combout " "Cell: uco\|WideOr37~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datad  to: combout " "Cell: uco\|WideOr37~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: dataa  to: combout " "Cell: uco\|WideOr44~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: datab  to: combout " "Cell: uco\|WideOr44~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: datad  to: combout " "Cell: uco\|WideOr44~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051953136 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765051953136 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1765051953148 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765051953149 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF" 0 0 "Timing Analyzer" 0 0 1765051953151 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1765051953170 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765051953959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765051953959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -128.283 " "Worst-case setup slack is -128.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051953961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051953961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -128.283           -5422.128 UnidadeDeControle:uco\|ulaOP\[1\]  " " -128.283           -5422.128 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051953961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.990            -326.611 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -27.990            -326.611 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051953961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.075           -2925.460 clock_divider:comb_3\|clock_out  " "   -9.075           -2925.460 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051953961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.646            -126.035 pc\[0\]  " "   -6.646            -126.035 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051953961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.626            -141.975 clock  " "   -6.626            -141.975 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051953961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051953961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.693 " "Worst-case hold slack is -2.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693             -13.364 clock_divider:comb_3\|clock_out  " "   -2.693             -13.364 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -0.736 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.524              -0.736 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.100 pc\[0\]  " "   -0.074              -0.100 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 clock  " "    0.527               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.241               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    2.241               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051954043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.541 " "Worst-case recovery slack is -4.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.541             -17.788 pc\[0\]  " "   -4.541             -17.788 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051954055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.814 " "Worst-case removal slack is 0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 pc\[0\]  " "    0.814               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051954069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.581 clock  " "   -3.000             -72.581 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312             -83.342 pc\[0\]  " "   -1.312             -83.342 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -544.840 clock_divider:comb_3\|clock_out  " "   -1.285            -544.840 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.320               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.378               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051954071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051954071 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765051955471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1765051955499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1765051956480 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~0  from: datac  to: combout " "Cell: inst\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~0  from: datad  to: combout " "Cell: inst\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~1  from: datad  to: combout " "Cell: inst\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: datac  to: combout " "Cell: uco\|WideOr10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: datad  to: combout " "Cell: uco\|WideOr10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: dataa  to: combout " "Cell: uco\|WideOr26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: datab  to: combout " "Cell: uco\|WideOr26~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: datad  to: combout " "Cell: uco\|WideOr26~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: dataa  to: combout " "Cell: uco\|WideOr35~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: datab  to: combout " "Cell: uco\|WideOr35~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: datac  to: combout " "Cell: uco\|WideOr35~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: dataa  to: combout " "Cell: uco\|WideOr37~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datab  to: combout " "Cell: uco\|WideOr37~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datac  to: combout " "Cell: uco\|WideOr37~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datad  to: combout " "Cell: uco\|WideOr37~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: dataa  to: combout " "Cell: uco\|WideOr44~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: datab  to: combout " "Cell: uco\|WideOr44~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: datad  to: combout " "Cell: uco\|WideOr44~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051956687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765051956687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765051956689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765051956820 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765051956820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -115.661 " "Worst-case setup slack is -115.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -115.661           -4910.983 UnidadeDeControle:uco\|ulaOP\[1\]  " " -115.661           -4910.983 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.462            -296.216 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -25.462            -296.216 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.351           -2683.276 clock_divider:comb_3\|clock_out  " "   -8.351           -2683.276 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.199            -117.574 pc\[0\]  " "   -6.199            -117.574 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.995            -127.643 clock  " "   -5.995            -127.643 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051956825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.353 " "Worst-case hold slack is -2.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.353             -11.098 clock_divider:comb_3\|clock_out  " "   -2.353             -11.098 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.519              -0.991 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.519              -0.991 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.149              -0.261 pc\[0\]  " "   -0.149              -0.261 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 clock  " "    0.475               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.179               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    2.179               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051956907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.336 " "Worst-case recovery slack is -4.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.336             -17.000 pc\[0\]  " "   -4.336             -17.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051956923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.722 " "Worst-case removal slack is 0.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.722               0.000 pc\[0\]  " "    0.722               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051956938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -72.053 clock  " "   -3.000             -72.053 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -544.840 clock_divider:comb_3\|clock_out  " "   -1.285            -544.840 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191             -67.467 pc\[0\]  " "   -1.191             -67.467 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.379               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.466               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051956943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051956943 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1765051958436 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux3~0  from: datac  to: combout " "Cell: inst\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux4~0  from: datad  to: combout " "Cell: inst\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Mux5~1  from: datad  to: combout " "Cell: inst\|Mux5~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: datac  to: combout " "Cell: uco\|WideOr10~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr10~2  from: datad  to: combout " "Cell: uco\|WideOr10~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: dataa  to: combout " "Cell: uco\|WideOr26~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: datab  to: combout " "Cell: uco\|WideOr26~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr26~2  from: datad  to: combout " "Cell: uco\|WideOr26~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: dataa  to: combout " "Cell: uco\|WideOr35~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: datab  to: combout " "Cell: uco\|WideOr35~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr35~2  from: datac  to: combout " "Cell: uco\|WideOr35~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: dataa  to: combout " "Cell: uco\|WideOr37~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datab  to: combout " "Cell: uco\|WideOr37~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datac  to: combout " "Cell: uco\|WideOr37~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr37~2  from: datad  to: combout " "Cell: uco\|WideOr37~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: dataa  to: combout " "Cell: uco\|WideOr44~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: datab  to: combout " "Cell: uco\|WideOr44~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: uco\|WideOr44~2  from: datad  to: combout " "Cell: uco\|WideOr44~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1765051958592 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1765051958592 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1765051958594 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1765051958676 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1765051958676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.203 " "Worst-case setup slack is -63.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.203           -2648.201 UnidadeDeControle:uco\|ulaOP\[1\]  " "  -63.203           -2648.201 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.376            -154.337 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "  -13.376            -154.337 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.217           -1303.025 clock_divider:comb_3\|clock_out  " "   -4.217           -1303.025 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.294             -54.490 clock  " "   -3.294             -54.490 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235             -56.808 pc\[0\]  " "   -3.235             -56.808 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051958685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.312 " "Worst-case hold slack is -1.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312              -7.002 clock_divider:comb_3\|clock_out  " "   -1.312              -7.002 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -3.368 UnidadeDeControle:uco\|ulaOP\[1\]  " "   -0.430              -3.368 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.124 pc\[0\]  " "   -0.061              -0.124 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 clock  " "    0.239               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.742               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051958770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.987 " "Worst-case recovery slack is -1.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987              -7.739 pc\[0\]  " "   -1.987              -7.739 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051958789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.140 " "Worst-case removal slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 pc\[0\]  " "    0.140               0.000 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051958807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.451 clock  " "   -3.000             -47.451 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -424.000 clock_divider:comb_3\|clock_out  " "   -1.000            -424.000 clock_divider:comb_3\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.453             -14.075 pc\[0\]  " "   -0.453             -14.075 pc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 UnidadeDeControle:uco\|ulaOP\[1\]  " "    0.220               0.000 UnidadeDeControle:uco\|ulaOP\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\]  " "    0.265               0.000 UnidadeDeControle:uco\|entradaSaidaControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765051958816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1765051958816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765051961066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1765051961080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765051961280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  6 17:12:41 2025 " "Processing ended: Sat Dec  6 17:12:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765051961280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765051961280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765051961280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1765051961280 ""}
