{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646830449027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2019  Intel Corporation. All rights reserved. " "Copyright (C) 2019  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  9 13:54:08 2022 " "Processing started: Wed Mar  9 13:54:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646830449028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830449028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --family=\"Cyclone IV E\" fpga " "Command: quartus_map --family=\"Cyclone IV E\" fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830449028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646830449226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646830449226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_core " "Found entity 1: fpga_core" {  } { { "../rtl/fpga_core.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/debounce_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/debounce_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switch " "Found entity 1: debounce_switch" {  } { { "../rtl/debounce_switch.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/debounce_switch.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/sync_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/sync_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_signal " "Found entity 1: sync_signal" {  } { { "../rtl/sync_signal.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/sync_signal.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "../rtl/hex_display.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/hex_display.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 iddr " "Found entity 1: iddr" {  } { { "../lib/eth/rtl/iddr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 oddr " "Found entity 1: oddr" {  } { { "../lib/eth/rtl/oddr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_in " "Found entity 1: ssio_ddr_in" {  } { { "../lib/eth/rtl/ssio_ddr_in.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_in.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 ssio_ddr_out " "Found entity 1: ssio_ddr_out" {  } { { "../lib/eth/rtl/ssio_ddr_out.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_out.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgmii_phy_if " "Found entity 1: rgmii_phy_if" {  } { { "../lib/eth/rtl/rgmii_phy_if.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii_fifo " "Found entity 1: eth_mac_1g_rgmii_fifo" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455604 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style ../lib/eth/rtl/eth_mac_1g_rgmii.v(112) " "Unrecognized synthesis attribute \"srl_style\" at ../lib/eth/rtl/eth_mac_1g_rgmii.v(112)" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455604 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style ../lib/eth/rtl/eth_mac_1g_rgmii.v(119) " "Unrecognized synthesis attribute \"srl_style\" at ../lib/eth/rtl/eth_mac_1g_rgmii.v(119)" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455604 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style ../lib/eth/rtl/eth_mac_1g_rgmii.v(133) " "Unrecognized synthesis attribute \"srl_style\" at ../lib/eth/rtl/eth_mac_1g_rgmii.v(133)" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g_rgmii " "Found entity 1: eth_mac_1g_rgmii" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mac_1g " "Found entity 1: eth_mac_1g" {  } { { "../lib/eth/rtl/eth_mac_1g.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_rx " "Found entity 1: axis_gmii_rx" {  } { { "../lib/eth/rtl/axis_gmii_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_gmii_tx " "Found entity 1: axis_gmii_tx" {  } { { "../lib/eth/rtl/axis_gmii_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "../lib/eth/rtl/lfsr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_rx " "Found entity 1: eth_axis_rx" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_axis_tx " "Found entity 1: eth_axis_tx" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_complete " "Found entity 1: udp_complete" {  } { { "../lib/eth/rtl/udp_complete.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_checksum_gen " "Found entity 1: udp_checksum_gen" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "../lib/eth/rtl/udp.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_rx " "Found entity 1: udp_ip_rx" {  } { { "../lib/eth/rtl/udp_ip_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_ip_tx " "Found entity 1: udp_ip_tx" {  } { { "../lib/eth/rtl/udp_ip_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_complete " "Found entity 1: ip_complete" {  } { { "../lib/eth/rtl/ip_complete.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "../lib/eth/rtl/ip.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_rx " "Found entity 1: ip_eth_rx" {  } { { "../lib/eth/rtl/ip_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_eth_tx " "Found entity 1: ip_eth_tx" {  } { { "../lib/eth/rtl/ip_eth_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_arb_mux " "Found entity 1: ip_arb_mux" {  } { { "../lib/eth/rtl/ip_arb_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_mux " "Found entity 1: ip_mux" {  } { { "../lib/eth/rtl/ip_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp " "Found entity 1: arp" {  } { { "../lib/eth/rtl/arp.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_cache " "Found entity 1: arp_cache" {  } { { "../lib/eth/rtl/arp_cache.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_cache.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_rx " "Found entity 1: arp_eth_rx" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 arp_eth_tx " "Found entity 1: arp_eth_tx" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_arb_mux " "Found entity 1: eth_arb_mux" {  } { { "../lib/eth/rtl/eth_arb_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_mux " "Found entity 1: eth_mux" {  } { { "../lib/eth/rtl/eth_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mux.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../lib/eth/lib/axis/rtl/arbiter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/arbiter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../lib/eth/lib/axis/rtl/priority_encoder.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_fifo " "Found entity 1: axis_fifo" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455630 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(175) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(175)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 175 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(177) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(177)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 177 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(179) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(179)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(181) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(181)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 181 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(186) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(186)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 186 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(188) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(188)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 188 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(190) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(190)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 190 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(192) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(192)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 192 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(194) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(194)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 194 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(197) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(197)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 197 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(199) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(199)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 199 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(201) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(201)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 201 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(203) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(203)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(205) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(205)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 205 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "SHREG_EXTRACT ../lib/eth/lib/axis/rtl/axis_async_fifo.v(207) " "Unrecognized synthesis attribute \"SHREG_EXTRACT\" at ../lib/eth/lib/axis/rtl/axis_async_fifo.v(207)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 207 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(324) " "Verilog HDL information at axis_async_fifo.v(324): always construct contains both blocking and non-blocking assignments" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 324 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646830455632 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axis_async_fifo.v(547) " "Verilog HDL information at axis_async_fifo.v(547): always construct contains both blocking and non-blocking assignments" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 547 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1646830455632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo " "Found entity 1: axis_async_fifo" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 axis_async_fifo_adapter " "Found entity 1: axis_async_fifo_adapter" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455633 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "srl_style ../lib/eth/lib/axis/rtl/sync_reset.v(46) " "Unrecognized synthesis attribute \"srl_style\" at ../lib/eth/lib/axis/rtl/sync_reset.v(46)" {  } { { "../lib/eth/lib/axis/rtl/sync_reset.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v" 46 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "../lib/eth/lib/axis/rtl/sync_reset.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455634 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lfsr lfsr.v(368) " "Verilog HDL Parameter Declaration warning at lfsr.v(368): Parameter Declaration in module \"lfsr\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/lfsr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v" 368 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455640 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(128) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(128): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 128 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(129) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(129): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 129 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(132) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(132): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 132 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(133) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(133): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 133 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(135) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(135): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 135 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(137) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(137): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 137 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo_adapter axis_async_fifo_adapter.v(138) " "Verilog HDL Parameter Declaration warning at axis_async_fifo_adapter.v(138): Parameter Declaration in module \"axis_async_fifo_adapter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 138 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_async_fifo axis_async_fifo.v(122) " "Verilog HDL Parameter Declaration warning at axis_async_fifo.v(122): Parameter Declaration in module \"axis_async_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 122 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455643 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(80) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(80): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 80 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(82) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(82): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 82 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_rx eth_axis_rx.v(84) " "Verilog HDL Parameter Declaration warning at eth_axis_rx.v(84): Parameter Declaration in module \"eth_axis_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455645 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(79) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(79): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 79 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455647 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(81) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(81): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455647 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_axis_tx eth_axis_tx.v(83) " "Verilog HDL Parameter Declaration warning at eth_axis_tx.v(83): Parameter Declaration in module \"eth_axis_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455647 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_arb_mux ip_arb_mux.v(116) " "Verilog HDL Parameter Declaration warning at ip_arb_mux.v(116): Parameter Declaration in module \"ip_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/ip_arb_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v" 116 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(47) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/priority_encoder.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "priority_encoder priority_encoder.v(48) " "Verilog HDL Parameter Declaration warning at priority_encoder.v(48): Parameter Declaration in module \"priority_encoder\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/priority_encoder.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455650 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_arb_mux eth_arb_mux.v(90) " "Verilog HDL Parameter Declaration warning at eth_arb_mux.v(90): Parameter Declaration in module \"eth_arb_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_arb_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455652 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(89): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(91) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(91): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_rx arp_eth_rx.v(93) " "Verilog HDL Parameter Declaration warning at arp_eth_rx.v(93): Parameter Declaration in module \"arp_eth_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455656 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(85) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(85): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455659 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(87) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(87): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455659 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "arp_eth_tx arp_eth_tx.v(89) " "Verilog HDL Parameter Declaration warning at arp_eth_tx.v(89): Parameter Declaration in module \"arp_eth_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455659 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "udp_checksum_gen udp_checksum_gen.v(143) " "Verilog HDL Parameter Declaration warning at udp_checksum_gen.v(143): Parameter Declaration in module \"udp_checksum_gen\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 143 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455664 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "axis_fifo axis_fifo.v(118) " "Verilog HDL Parameter Declaration warning at axis_fifo.v(118): Parameter Declaration in module \"axis_fifo\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 118 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455665 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ip_mux ip_mux.v(118) " "Verilog HDL Parameter Declaration warning at ip_mux.v(118): Parameter Declaration in module \"ip_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/ip_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_mux.v" 118 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455668 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "eth_mux eth_mux.v(92) " "Verilog HDL Parameter Declaration warning at eth_mux.v(92): Parameter Declaration in module \"eth_mux\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lib/eth/rtl/eth_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mux.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1646830455670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646830455716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll:altpll_component\"" {  } { { "../rtl/fpga.v" "altpll_component" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:altpll_component " "Elaborated megafunction instantiation \"altpll:altpll_component\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:altpll_component " "Instantiated megafunction \"altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 2000 " "Parameter \"clk1_phase_shift\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455810 ""}  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830455810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_chi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_chi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_chi2 " "Found entity 1: altpll_chi2" {  } { { "db/altpll_chi2.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altpll_chi2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830455854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830455854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_chi2 altpll:altpll_component\|altpll_chi2:auto_generated " "Elaborating entity \"altpll_chi2\" for hierarchy \"altpll:altpll_component\|altpll_chi2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_reset sync_reset:sync_reset_inst " "Elaborating entity \"sync_reset\" for hierarchy \"sync_reset:sync_reset_inst\"" {  } { { "../rtl/fpga.v" "sync_reset_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_switch debounce_switch:debounce_switch_inst " "Elaborating entity \"debounce_switch\" for hierarchy \"debounce_switch:debounce_switch_inst\"" {  } { { "../rtl/fpga.v" "debounce_switch_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_core fpga_core:core_inst " "Elaborating entity \"fpga_core\" for hierarchy \"fpga_core:core_inst\"" {  } { { "../rtl/fpga.v" "core_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455893 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy1_txd fpga_core.v(80) " "Output port \"phy1_txd\" at fpga_core.v(80) has no driver" {  } { { "../rtl/fpga_core.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646830455903 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy1_tx_clk fpga_core.v(79) " "Output port \"phy1_tx_clk\" at fpga_core.v(79) has no driver" {  } { { "../rtl/fpga_core.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646830455903 "|fpga|fpga_core:core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy1_tx_ctl fpga_core.v(81) " "Output port \"phy1_tx_ctl\" at fpga_core.v(81) has no driver" {  } { { "../rtl/fpga_core.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1646830455904 "|fpga|fpga_core:core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display fpga_core:core_inst\|hex_display:hex_display_0 " "Elaborating entity \"hex_display\" for hierarchy \"fpga_core:core_inst\|hex_display:hex_display_0\"" {  } { { "../rtl/fpga_core.v" "hex_display_0" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst " "Elaborating entity \"eth_mac_1g_rgmii_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\"" {  } { { "../rtl/fpga_core.v" "eth_mac_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g_rgmii fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst " "Elaborating entity \"eth_mac_1g_rgmii\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\"" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" "eth_mac_1g_rgmii_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eth_mac_1g_rgmii.v(150) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(150): truncated value with size 32 to match size of target (7)" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830455939 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 eth_mac_1g_rgmii.v(153) " "Verilog HDL assignment warning at eth_mac_1g_rgmii.v(153): truncated value with size 32 to match size of target (2)" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830455939 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgmii_phy_if fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst " "Elaborating entity \"rgmii_phy_if\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\"" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "rgmii_phy_if_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rgmii_tx_clk_rise rgmii_phy_if.v(112) " "Verilog HDL or VHDL warning at rgmii_phy_if.v(112): object \"rgmii_tx_clk_rise\" assigned a value but never read" {  } { { "../lib/eth/rtl/rgmii_phy_if.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830455944 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(129) " "Verilog HDL assignment warning at rgmii_phy_if.v(129): truncated value with size 32 to match size of target (6)" {  } { { "../lib/eth/rtl/rgmii_phy_if.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830455945 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 rgmii_phy_if.v(144) " "Verilog HDL assignment warning at rgmii_phy_if.v(144): truncated value with size 32 to match size of target (6)" {  } { { "../lib/eth/rtl/rgmii_phy_if.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830455945 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|rgmii_phy_if:rgmii_phy_if_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssio_ddr_in fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst " "Elaborating entity \"ssio_ddr_in\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\"" {  } { { "../lib/eth/rtl/rgmii_phy_if.v" "rx_ssio_ddr_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst " "Elaborating entity \"iddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\"" {  } { { "../lib/eth/rtl/ssio_ddr_in.v" "data_iddr_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ssio_ddr_in.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborating entity \"altddio_in\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "../lib/eth/rtl/iddr.v" "altddio_in_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\"" {  } { { "../lib/eth/rtl/iddr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v" 120 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830455974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830455974 ""}  } { { "../lib/eth/rtl/iddr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/iddr.v" 120 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830455974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_b2d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_b2d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_b2d " "Found entity 1: ddio_in_b2d" {  } { { "db/ddio_in_b2d.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/ddio_in_b2d.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830456009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830456009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_b2d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated " "Elaborating entity \"ddio_in_b2d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|ssio_ddr_in:rx_ssio_ddr_inst\|iddr:data_iddr_inst\|altddio_in:altddio_in_inst\|ddio_in_b2d:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\"" {  } { { "../lib/eth/rtl/rgmii_phy_if.v" "clk_oddr_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "../lib/eth/rtl/oddr.v" "altddio_out_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "../lib/eth/rtl/oddr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830456037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830456037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830456037 ""}  } { { "../lib/eth/rtl/oddr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830456037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_86d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_86d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_86d " "Found entity 1: ddio_out_86d" {  } { { "db/ddio_out_86d.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/ddio_out_86d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830456075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830456075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_86d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated " "Elaborating entity \"ddio_out_86d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:clk_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_86d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oddr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst " "Elaborating entity \"oddr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\"" {  } { { "../lib/eth/rtl/rgmii_phy_if.v" "data_oddr_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "../lib/eth/rtl/oddr.v" "altddio_out_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\"" {  } { { "../lib/eth/rtl/oddr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830456091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_HIGH OFF " "Parameter \"POWER_UP_HIGH\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830456091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OE_REG UNUSED " "Parameter \"OE_REG\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830456091 ""}  } { { "../lib/eth/rtl/oddr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/oddr.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830456091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_c6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_c6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_c6d " "Found entity 1: ddio_out_c6d" {  } { { "db/ddio_out_c6d.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/ddio_out_c6d.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830456125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830456125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_c6d fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated " "Elaborating entity \"ddio_out_c6d\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|rgmii_phy_if:rgmii_phy_if_inst\|oddr:data_oddr_inst\|altddio_out:altddio_out_inst\|ddio_out_c6d:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_mac_1g fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst " "Elaborating entity \"eth_mac_1g\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\"" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii.v" "eth_mac_1g_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_rx fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst " "Elaborating entity \"axis_gmii_rx\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\"" {  } { { "../lib/eth/rtl/eth_mac_1g.v" "axis_gmii_rx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "97 1 axis_gmii_rx.v(140) " "Verilog HDL assignment warning at axis_gmii_rx.v(140): truncated value with size 97 to match size of target (1)" {  } { { "../lib/eth/rtl/axis_gmii_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_rx.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456136 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8 " "Elaborating entity \"lfsr\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_rx:axis_gmii_rx_inst\|lfsr:eth_crc_8\"" {  } { { "../lib/eth/rtl/axis_gmii_rx.v" "eth_crc_8" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_rx.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456153 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lfsr.v(272) " "Verilog HDL assignment warning at lfsr.v(272): truncated value with size 32 to match size of target (8)" {  } { { "../lib/eth/rtl/lfsr.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/lfsr.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456157 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_rx:axis_gmii_rx_inst|lfsr:eth_crc_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_gmii_tx fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst " "Elaborating entity \"axis_gmii_tx\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst\|eth_mac_1g:eth_mac_1g_inst\|axis_gmii_tx:axis_gmii_tx_inst\"" {  } { { "../lib/eth/rtl/eth_mac_1g.v" "axis_gmii_tx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 axis_gmii_tx.v(149) " "Verilog HDL assignment warning at axis_gmii_tx.v(149): truncated value with size 32 to match size of target (16)" {  } { { "../lib/eth/rtl/axis_gmii_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456365 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "axis_gmii_tx.v(337) " "Verilog HDL Case Statement warning at axis_gmii_tx.v(337): incomplete case statement has no default case item" {  } { { "../lib/eth/rtl/axis_gmii_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/axis_gmii_tx.v" 337 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646830456367 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|eth_mac_1g_rgmii:eth_mac_1g_rgmii_inst|eth_mac_1g:eth_mac_1g_inst|axis_gmii_tx:axis_gmii_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\"" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" "tx_fifo" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "fifo_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456392 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_async_fifo.v(213) " "Verilog HDL or VHDL warning at axis_async_fifo.v(213): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830456398 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(386) " "Verilog HDL assignment warning at axis_async_fifo.v(386): truncated value with size 32 to match size of target (13)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456401 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(400) " "Verilog HDL assignment warning at axis_async_fifo.v(400): truncated value with size 32 to match size of target (13)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456401 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(570) " "Verilog HDL assignment warning at axis_async_fifo.v(570): truncated value with size 32 to match size of target (13)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456404 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:tx_fifo|axis_async_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo_adapter fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo " "Elaborating entity \"axis_async_fifo_adapter\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\"" {  } { { "../lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" "rx_fifo" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_mac_1g_rgmii_fifo.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_async_fifo fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst " "Elaborating entity \"axis_async_fifo\" for hierarchy \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\"" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" "fifo_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo_adapter.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456446 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_async_fifo.v(213) " "Verilog HDL or VHDL warning at axis_async_fifo.v(213): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830456452 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(386) " "Verilog HDL assignment warning at axis_async_fifo.v(386): truncated value with size 32 to match size of target (13)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456456 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(400) " "Verilog HDL assignment warning at axis_async_fifo.v(400): truncated value with size 32 to match size of target (13)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456457 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 axis_async_fifo.v(570) " "Verilog HDL assignment warning at axis_async_fifo.v(570): truncated value with size 32 to match size of target (13)" {  } { { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456459 "|fpga|fpga_core:core_inst|eth_mac_1g_rgmii_fifo:eth_mac_inst|axis_async_fifo_adapter:rx_fifo|axis_async_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_axis_rx fpga_core:core_inst\|eth_axis_rx:eth_axis_rx_inst " "Elaborating entity \"eth_axis_rx\" for hierarchy \"fpga_core:core_inst\|eth_axis_rx:eth_axis_rx_inst\"" {  } { { "../rtl/fpga_core.v" "eth_axis_rx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456497 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_axis_tvalid eth_axis_rx.v(133) " "Verilog HDL or VHDL warning at eth_axis_rx.v(133): object \"shift_axis_tvalid\" assigned a value but never read" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830456499 "|fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 eth_axis_rx.v(126) " "Verilog HDL assignment warning at eth_axis_rx.v(126): truncated value with size 64 to match size of target (8)" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456499 "|fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 eth_axis_rx.v(127) " "Verilog HDL assignment warning at eth_axis_rx.v(127): truncated value with size 8 to match size of target (1)" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456500 "|fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_axis_rx.v(213) " "Verilog HDL assignment warning at eth_axis_rx.v(213): truncated value with size 32 to match size of target (4)" {  } { { "../lib/eth/rtl/eth_axis_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_rx.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456501 "|fpga|fpga_core:core_inst|eth_axis_rx:eth_axis_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_axis_tx fpga_core:core_inst\|eth_axis_tx:eth_axis_tx_inst " "Elaborating entity \"eth_axis_tx\" for hierarchy \"fpga_core:core_inst\|eth_axis_tx:eth_axis_tx_inst\"" {  } { { "../rtl/fpga_core.v" "eth_axis_tx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456515 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_eth_payload_axis_tvalid eth_axis_tx.v(134) " "Verilog HDL or VHDL warning at eth_axis_tx.v(134): object \"shift_eth_payload_axis_tvalid\" assigned a value but never read" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830456515 "|fpga|fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eth_axis_tx.v(231) " "Verilog HDL assignment warning at eth_axis_tx.v(231): truncated value with size 32 to match size of target (4)" {  } { { "../lib/eth/rtl/eth_axis_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_axis_tx.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456516 "|fpga|fpga_core:core_inst|eth_axis_tx:eth_axis_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_complete fpga_core:core_inst\|udp_complete:udp_complete_inst " "Elaborating entity \"udp_complete\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\"" {  } { { "../rtl/fpga_core.v" "udp_complete_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456531 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "udp_complete.v(38) " "Verilog HDL error at udp_complete.v(38): constant value overflow" {  } { { "../lib/eth/rtl/udp_complete.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v" 38 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1646830456531 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_arb_mux fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst " "Elaborating entity \"ip_arb_mux\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\"" {  } { { "../lib/eth/rtl/udp_complete.v" "ip_arb_mux_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_s_tready ip_arb_mux.v(183) " "Verilog HDL or VHDL warning at ip_arb_mux.v(183): object \"current_s_tready\" assigned a value but never read" {  } { { "../lib/eth/rtl/ip_arb_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830456576 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst " "Elaborating entity \"arbiter\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\"" {  } { { "../lib/eth/rtl/ip_arb_mux.v" "arb_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_arb_mux.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\|priority_encoder:priority_encoder_inst " "Elaborating entity \"priority_encoder\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_arb_mux:ip_arb_mux_inst\|arbiter:arb_inst\|priority_encoder:priority_encoder_inst\"" {  } { { "../lib/eth/lib/axis/rtl/arbiter.v" "priority_encoder_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/arbiter.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 priority_encoder.v(88) " "Verilog HDL assignment warning at priority_encoder.v(88): truncated value with size 32 to match size of target (2)" {  } { { "../lib/eth/lib/axis/rtl/priority_encoder.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/priority_encoder.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456635 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_arb_mux:ip_arb_mux_inst|arbiter:arb_inst|priority_encoder:priority_encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_complete fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst " "Elaborating entity \"ip_complete\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\"" {  } { { "../lib/eth/rtl/udp_complete.v" "ip_complete_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_arb_mux fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|eth_arb_mux:eth_arb_mux_inst " "Elaborating entity \"eth_arb_mux\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|eth_arb_mux:eth_arb_mux_inst\"" {  } { { "../lib/eth/rtl/ip_complete.v" "eth_arb_mux_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_s_tready eth_arb_mux.v(131) " "Verilog HDL or VHDL warning at eth_arb_mux.v(131): object \"current_s_tready\" assigned a value but never read" {  } { { "../lib/eth/rtl/eth_arb_mux.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/eth_arb_mux.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830456662 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|eth_arb_mux:eth_arb_mux_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst " "Elaborating entity \"ip\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\"" {  } { { "../lib/eth/rtl/ip_complete.v" "ip_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_eth_rx fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_rx:ip_eth_rx_inst " "Elaborating entity \"ip_eth_rx\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_rx:ip_eth_rx_inst\"" {  } { { "../lib/eth/rtl/ip.v" "ip_eth_rx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 ip_eth_rx.v(282) " "Verilog HDL assignment warning at ip_eth_rx.v(282): truncated value with size 16 to match size of target (6)" {  } { { "../lib/eth/rtl/ip_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456712 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_eth_rx.v(298) " "Verilog HDL assignment warning at ip_eth_rx.v(298): truncated value with size 32 to match size of target (16)" {  } { { "../lib/eth/rtl/ip_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456712 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ip_eth_rx.v(311) " "Verilog HDL Case Statement warning at ip_eth_rx.v(311): incomplete case statement has no default case item" {  } { { "../lib/eth/rtl/ip_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_rx.v" 311 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646830456712 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_rx:ip_eth_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_eth_tx fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_tx:ip_eth_tx_inst " "Elaborating entity \"ip_eth_tx\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|ip:ip_inst\|ip_eth_tx:ip_eth_tx_inst\"" {  } { { "../lib/eth/rtl/ip.v" "ip_eth_tx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456745 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ip_eth_tx.v(231) " "Verilog HDL assignment warning at ip_eth_tx.v(231): truncated value with size 32 to match size of target (16)" {  } { { "../lib/eth/rtl/ip_eth_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_tx.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456746 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ip_eth_tx.v(237) " "Verilog HDL Case Statement warning at ip_eth_tx.v(237): incomplete case statement has no default case item" {  } { { "../lib/eth/rtl/ip_eth_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_eth_tx.v" 237 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1646830456747 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|ip:ip_inst|ip_eth_tx:ip_eth_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst " "Elaborating entity \"arp\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\"" {  } { { "../lib/eth/rtl/ip_complete.v" "arp_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/ip_complete.v" 440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456779 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 arp.v(350) " "Verilog HDL assignment warning at arp.v(350): truncated value with size 32 to match size of target (6)" {  } { { "../lib/eth/rtl/arp.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456785 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 arp.v(377) " "Verilog HDL assignment warning at arp.v(377): truncated value with size 32 to match size of target (6)" {  } { { "../lib/eth/rtl/arp.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456787 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_eth_rx fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_rx:arp_eth_rx_inst " "Elaborating entity \"arp_eth_rx\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_rx:arp_eth_rx_inst\"" {  } { { "../lib/eth/rtl/arp.v" "arp_eth_rx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arp_eth_rx.v(213) " "Verilog HDL assignment warning at arp_eth_rx.v(213): truncated value with size 32 to match size of target (5)" {  } { { "../lib/eth/rtl/arp_eth_rx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_rx.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456852 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_rx:arp_eth_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_eth_tx fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_tx:arp_eth_tx_inst " "Elaborating entity \"arp_eth_tx\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_eth_tx:arp_eth_tx_inst\"" {  } { { "../lib/eth/rtl/arp.v" "arp_eth_tx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 arp_eth_tx.v(188) " "Verilog HDL assignment warning at arp_eth_tx.v(188): truncated value with size 32 to match size of target (5)" {  } { { "../lib/eth/rtl/arp_eth_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_eth_tx.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830456880 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_eth_tx:arp_eth_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arp_cache fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst " "Elaborating entity \"arp_cache\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\"" {  } { { "../lib/eth/rtl/arp.v" "arp_cache_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830456910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 arp_cache.v(198) " "Verilog HDL assignment warning at arp_cache.v(198): truncated value with size 32 to match size of target (9)" {  } { { "../lib/eth/rtl/arp_cache.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_cache.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457084 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|ip_complete:ip_complete_inst|arp:arp_inst|arp_cache:arp_cache_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|lfsr:rd_hash " "Elaborating entity \"lfsr\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|lfsr:rd_hash\"" {  } { { "../lib/eth/rtl/arp_cache.v" "rd_hash" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/arp_cache.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830457115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst " "Elaborating entity \"udp\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\"" {  } { { "../lib/eth/rtl/udp_complete.v" "udp_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_complete.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830457756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_ip_rx fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_rx:udp_ip_rx_inst " "Elaborating entity \"udp_ip_rx\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_rx:udp_ip_rx_inst\"" {  } { { "../lib/eth/rtl/udp.v" "udp_ip_rx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830457782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_checksum_gen fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst " "Elaborating entity \"udp_checksum_gen\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\"" {  } { { "../lib/eth/rtl/udp.v" "udp_checksum_gen_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830457815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_udp_payload_axis_tready_reg udp_checksum_gen.v(184) " "Verilog HDL or VHDL warning at udp_checksum_gen.v(184): object \"s_udp_payload_axis_tready_reg\" assigned a value but never read" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830457816 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_checksum_gen.v(345) " "Verilog HDL assignment warning at udp_checksum_gen.v(345): truncated value with size 32 to match size of target (4)" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457820 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 udp_checksum_gen.v(393) " "Verilog HDL assignment warning at udp_checksum_gen.v(393): truncated value with size 32 to match size of target (4)" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457822 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_checksum_gen.v(496) " "Verilog HDL assignment warning at udp_checksum_gen.v(496): truncated value with size 32 to match size of target (16)" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457825 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "checksum_part udp_checksum_gen.v(437) " "Verilog HDL Always Construct warning at udp_checksum_gen.v(437): inferring latch(es) for variable \"checksum_part\", which holds its previous value in one or more paths through the always construct" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 437 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646830457826 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_fifo fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo " "Elaborating entity \"axis_fifo\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\"" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "payload_fifo" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830457893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_fifo.v(167) " "Verilog HDL or VHDL warning at axis_fifo.v(167): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830457896 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 axis_fifo.v(223) " "Verilog HDL assignment warning at axis_fifo.v(223): truncated value with size 32 to match size of target (12)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457897 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 axis_fifo.v(296) " "Verilog HDL assignment warning at axis_fifo.v(296): truncated value with size 32 to match size of target (12)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457898 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_checksum_gen:udp_checksum_gen_inst|axis_fifo:payload_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_ip_tx fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_tx:udp_ip_tx_inst " "Elaborating entity \"udp_ip_tx\" for hierarchy \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_ip_tx:udp_ip_tx_inst\"" {  } { { "../lib/eth/rtl/udp.v" "udp_ip_tx_inst" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830457911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 udp_ip_tx.v(394) " "Verilog HDL assignment warning at udp_ip_tx.v(394): truncated value with size 32 to match size of target (16)" {  } { { "../lib/eth/rtl/udp_ip_tx.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_ip_tx.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457916 "|fpga|fpga_core:core_inst|udp_complete:udp_complete_inst|udp:udp_inst|udp_ip_tx:udp_ip_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axis_fifo fpga_core:core_inst\|axis_fifo:udp_payload_fifo " "Elaborating entity \"axis_fifo\" for hierarchy \"fpga_core:core_inst\|axis_fifo:udp_payload_fifo\"" {  } { { "../rtl/fpga_core.v" "udp_payload_fifo" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga_core.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830457948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_read_data_valid_reg axis_fifo.v(167) " "Verilog HDL or VHDL warning at axis_fifo.v(167): object \"mem_read_data_valid_reg\" assigned a value but never read" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646830457960 "|fpga|fpga_core:core_inst|axis_fifo:udp_payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 axis_fifo.v(223) " "Verilog HDL assignment warning at axis_fifo.v(223): truncated value with size 32 to match size of target (14)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457962 "|fpga|fpga_core:core_inst|axis_fifo:udp_payload_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 axis_fifo.v(296) " "Verilog HDL assignment warning at axis_fifo.v(296): truncated value with size 32 to match size of target (14)" {  } { { "../lib/eth/lib/axis/rtl/axis_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_fifo.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646830457963 "|fpga|fpga_core:core_inst|axis_fifo:udp_payload_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk altpll_component 2 5 " "Port \"clk\" on the entity instantiation of \"altpll_component\" is connected to a signal of width 2. The formal width of the signal in the module is 5.  The extra bits will be left dangling without any fan-out logic." {  } { { "../rtl/fpga.v" "altpll_component" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 187 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1646830458591 "|fpga|altpll:altpll_component"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|ip_addr_mem_rtl_0 " "Inferred RAM node \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|ip_addr_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1646830459951 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|valid_mem_rtl_0 " "Inferred RAM node \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|valid_mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1646830459953 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred dual-clock RAM node \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1646830459954 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|udp_length_mem " "RAM logic \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|udp_length_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "udp_length_mem" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 275 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646830459954 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|ip_dest_ip_mem " "RAM logic \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|ip_dest_ip_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "ip_dest_ip_mem" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 272 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646830459954 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|udp_source_port_mem " "RAM logic \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|udp_source_port_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "udp_source_port_mem" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 273 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646830459954 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|ip_source_ip_mem " "RAM logic \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|ip_source_ip_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "ip_source_ip_mem" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 271 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646830459954 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|udp_dest_port_mem " "RAM logic \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|udp_dest_port_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "udp_dest_port_mem" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 274 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646830459954 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|udp_checksum_mem " "RAM logic \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|udp_checksum_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "udp_checksum_mem" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 276 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646830459954 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|ip_ttl_mem " "RAM logic \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|ip_ttl_mem\" is uninferred due to inappropriate RAM size" {  } { { "../lib/eth/rtl/udp_checksum_gen.v" "ip_ttl_mem" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/udp_checksum_gen.v" 269 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1646830459954 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1646830459954 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|axis_fifo:udp_payload_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|axis_fifo:udp_payload_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|ip_addr_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|ip_addr_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpga.ram1_arp_cache_66ab044a.hdl.mif " "Parameter INIT_FILE set to db/fpga.ram1_arp_cache_66ab044a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|valid_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|valid_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpga.ram0_arp_cache_66ab044a.hdl.mif " "Parameter INIT_FILE set to db/fpga.ram0_arp_cache_66ab044a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|mac_addr_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|mac_addr_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fpga.ram2_arp_cache_66ab044a.hdl.mif " "Parameter INIT_FILE set to db/fpga.ram2_arp_cache_66ab044a.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1646830461344 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1646830461344 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1646830461344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830461401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|udp:udp_inst\|udp_checksum_gen:udp_checksum_gen_inst\|axis_fifo:payload_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461401 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830461401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_82e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_82e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_82e1 " "Found entity 1: altsyncram_82e1" {  } { { "db/altsyncram_82e1.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altsyncram_82e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830461441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830461441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|axis_fifo:udp_payload_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|axis_fifo:udp_payload_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830461469 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|axis_fifo:udp_payload_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|axis_fifo:udp_payload_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461469 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830461469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2e1 " "Found entity 1: altsyncram_o2e1" {  } { { "db/altsyncram_o2e1.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altsyncram_o2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830461506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830461506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:ip_addr_mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:ip_addr_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830461541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:ip_addr_mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:ip_addr_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpga.ram1_arp_cache_66ab044a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpga.ram1_arp_cache_66ab044a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461541 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830461541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tdi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tdi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tdi1 " "Found entity 1: altsyncram_tdi1" {  } { { "db/altsyncram_tdi1.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altsyncram_tdi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830461579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830461579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:valid_mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:valid_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830461618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:valid_mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:valid_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpga.ram0_arp_cache_66ab044a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpga.ram0_arp_cache_66ab044a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461619 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830461619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kai1 " "Found entity 1: altsyncram_kai1" {  } { { "db/altsyncram_kai1.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altsyncram_kai1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830461653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830461653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830461674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:tx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461674 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830461674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k2e1 " "Found entity 1: altsyncram_k2e1" {  } { { "db/altsyncram_k2e1.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altsyncram_k2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830461709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830461709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830461731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|eth_mac_1g_rgmii_fifo:eth_mac_inst\|axis_async_fifo_adapter:rx_fifo\|axis_async_fifo:fifo_inst\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461732 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830461732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49d1 " "Found entity 1: altsyncram_49d1" {  } { { "db/altsyncram_49d1.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altsyncram_49d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830461767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830461767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:mac_addr_mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:mac_addr_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830461809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:mac_addr_mem_rtl_0 " "Instantiated megafunction \"fpga_core:core_inst\|udp_complete:udp_complete_inst\|ip_complete:ip_complete_inst\|arp:arp_inst\|arp_cache:arp_cache_inst\|altsyncram:mac_addr_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fpga.ram2_arp_cache_66ab044a.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fpga.ram2_arp_cache_66ab044a.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646830461810 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646830461810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tel1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tel1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tel1 " "Found entity 1: altsyncram_tel1" {  } { { "db/altsyncram_tel1.tdf" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/db/altsyncram_tel1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646830461851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830461851 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1646830462286 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../lib/eth/lib/axis/rtl/sync_reset.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/sync_reset.v" 55 -1 0 } } { "../lib/eth/rtl/rgmii_phy_if.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 248 -1 0 } } { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 198 -1 0 } } { "../lib/eth/lib/axis/rtl/axis_async_fifo.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v" 204 -1 0 } } { "../lib/eth/rtl/rgmii_phy_if.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/lib/eth/rtl/rgmii_phy_if.v" 259 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1646830462376 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1646830462376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[0\] GND " "Pin \"GPIO\[0\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[1\] GND " "Pin \"GPIO\[1\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[2\] GND " "Pin \"GPIO\[2\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[3\] GND " "Pin \"GPIO\[3\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[4\] GND " "Pin \"GPIO\[4\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[5\] GND " "Pin \"GPIO\[5\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[6\] GND " "Pin \"GPIO\[6\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[7\] GND " "Pin \"GPIO\[7\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[8\] GND " "Pin \"GPIO\[8\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[9\] GND " "Pin \"GPIO\[9\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[10\] GND " "Pin \"GPIO\[10\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[11\] GND " "Pin \"GPIO\[11\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[12\] GND " "Pin \"GPIO\[12\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[13\] GND " "Pin \"GPIO\[13\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[14\] GND " "Pin \"GPIO\[14\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[15\] GND " "Pin \"GPIO\[15\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[16\] GND " "Pin \"GPIO\[16\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[17\] GND " "Pin \"GPIO\[17\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[18\] GND " "Pin \"GPIO\[18\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[19\] GND " "Pin \"GPIO\[19\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[20\] GND " "Pin \"GPIO\[20\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[21\] GND " "Pin \"GPIO\[21\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[22\] GND " "Pin \"GPIO\[22\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[23\] GND " "Pin \"GPIO\[23\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[24\] GND " "Pin \"GPIO\[24\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[25\] GND " "Pin \"GPIO\[25\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[26\] GND " "Pin \"GPIO\[26\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[27\] GND " "Pin \"GPIO\[27\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[28\] GND " "Pin \"GPIO\[28\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[29\] GND " "Pin \"GPIO\[29\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[30\] GND " "Pin \"GPIO\[30\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[31\] GND " "Pin \"GPIO\[31\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[32\] GND " "Pin \"GPIO\[32\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[33\] GND " "Pin \"GPIO\[33\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[34\] GND " "Pin \"GPIO\[34\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO\[35\] GND " "Pin \"GPIO\[35\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|GPIO[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_GTX_CLK GND " "Pin \"ENET1_GTX_CLK\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|ENET1_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[0\] GND " "Pin \"ENET1_TX_DATA\[0\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|ENET1_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[1\] GND " "Pin \"ENET1_TX_DATA\[1\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|ENET1_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[2\] GND " "Pin \"ENET1_TX_DATA\[2\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|ENET1_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_DATA\[3\] GND " "Pin \"ENET1_TX_DATA\[3\]\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|ENET1_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET1_TX_EN GND " "Pin \"ENET1_TX_EN\" is stuck at GND" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646830463757 "|fpga|ENET1_TX_EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646830463757 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1646830464022 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646830467757 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/fpga.map.smsg " "Generated suppressed messages file /home/patmos/verilog-ethernet-master/example/DE2-115/fpga/fpga/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830467942 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1646830468354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646830468354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET0_INT_N " "No output dependent on input pin \"ENET0_INT_N\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|ENET0_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_CLK " "No output dependent on input pin \"ENET1_RX_CLK\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|ENET1_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[0\] " "No output dependent on input pin \"ENET1_RX_DATA\[0\]\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|ENET1_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[1\] " "No output dependent on input pin \"ENET1_RX_DATA\[1\]\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|ENET1_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[2\] " "No output dependent on input pin \"ENET1_RX_DATA\[2\]\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|ENET1_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DATA\[3\] " "No output dependent on input pin \"ENET1_RX_DATA\[3\]\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 73 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|ENET1_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_RX_DV " "No output dependent on input pin \"ENET1_RX_DV\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|ENET1_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET1_INT_N " "No output dependent on input pin \"ENET1_INT_N\"" {  } { { "../rtl/fpga.v" "" { Text "/home/patmos/verilog-ethernet-master/example/DE2-115/fpga/rtl/fpga.v" 77 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1646830468811 "|fpga|ENET1_INT_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1646830468811 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6779 " "Implemented 6779 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646830468812 ""} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Implemented 133 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646830468812 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6481 " "Implemented 6481 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646830468812 ""} { "Info" "ICUT_CUT_TM_RAMS" "121 " "Implemented 121 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646830468812 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1646830468812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646830468812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 162 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 162 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646830468844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  9 13:54:28 2022 " "Processing ended: Wed Mar  9 13:54:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646830468844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646830468844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646830468844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646830468844 ""}
