File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.67103e-08	4	64	82	62	62	82	82	8365	25800	33	99	544.08	6060.12	4.08303e-09	5.5188e-09	5.20048e-09	6.57064e-09	9.28351	12.0894	
	0.000243256	269	120	28	30	2400	11
	0.000242988	164	233	1	1	2400	3
	0.000242988	170	287	2	2	2400	3
	0.000139321	102	303	0	0	1181	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	1.12521e-08	3	42	52	29	29	106	106	6042	19777	1463	4389	199.11	1303.72	2.0921e-09	3.05338e-09	4.15906e-09	5.19358e-09	6.25116	8.24696	
	0.000248727	775	663	563	567	2560	30
	0.00024848	596	683	446	627	2560	19
	0.000115077	280	381	150	269	976	10
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	8.74649e-09	3	44	46	38	38	304	304	6177	20174	1260	3780	255.56	1894.98	1.60121e-09	2.92074e-09	3.21552e-09	5.6478e-09	4.85916	8.61097	
	0.000246404	630	535	484	576	2560	49
	0.000246036	647	716	420	489	2560	28
	0.000127654	366	578	156	195	1161	29
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	1.05541e-08	2	58	98	10	10	10	10	4598	15027	0	0	275.72	1143.03	3.37473e-09	6.12593e-09	2.48865e-09	3.20133e-09	5.86338	9.32726	
	0.000244737	1217	21	0	0	2560	1
	0.000200337	16	1216	0	0	2038	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	1.18268e-08	2	64	88	16	16	40	40	4575	14252	0	0	256.75	3442.75	3.38293e-09	6.11773e-09	3.18753e-09	3.53007e-09	6.57046	9.6478	
	0.000245694	490	22	0	0	2560	1
	0.000201294	37	495	0	0	2015	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.35755e-08	2	50	60	131	131	114	114	3602	12165	1122	3366	145.39	1540.31	2.01963e-09	3.03288e-09	5.52232e-09	6.1867e-09	7.54195	9.21958	
	0.000247932	960	939	814	806	2560	35
	0.000113999	399	498	321	316	1042	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.94488e-08	2	56	66	20	20	116	116	3539	11852	886	2658	255.65	1463.36	2.51462e-09	3.13405e-09	8.29024e-09	1.06949e-08	10.8049	13.829	
	0.000238337	865	872	682	669	2400	45
	0.000133492	370	675	221	217	1139	13
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	1.01014e-08	2	56	76	16	16	46	46	3690	11517	0	0	162.33	1419.74	3.10945e-09	5.77998e-09	2.50245e-09	2.85189e-09	5.6119	8.63187	
	0.000244396	424	24	0	0	2560	1
	0.000125996	23	406	0	0	1130	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	4.07268e-09	1	46	46	229	229	197	197	1699	5446	224	672	54.93	167.53	9.6948e-10	6.2763e-10	1.33555e-09	2.05552e-09	2.2626	2.68315	
	0.000164869	349	565	336	224	1707	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.51952e-08	1	30	34	4	4	6	6	1930	5808	8	24	44.44	240.2	2.91254e-09	4.02696e-09	5.52922e-09	7.27642e-09	8.44176	11.3034	
	0.000200545	18	16	12	8	1930	18
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	7.21026e-09	1	42	44	256	256	245	245	1591	5018	0	0	48.04	206.34	1.86649e-09	2.00323e-09	2.13921e-09	2.48175e-09	4.0057	4.48498	
	0.00015162	245	256	0	0	1591	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	4.07268e-09	1	44	40	229	229	197	197	1362	4317	224	672	32.69	137.9	9.6948e-10	1.3838e-09	1.33555e-09	1.44723e-09	2.2626	2.83103	
	0.000139399	231	444	215	224	1370	511
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	1.19546e-08	1	36	40	64	64	39	39	1494	4900	377	1131	34.19	182.19	1.46857e-09	1.81452e-09	5.17288e-09	5.52232e-09	6.64145	7.33684	
	0.00015436	418	446	382	377	1494	16
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	8.72789e-09	1	50	56	38	38	3	3	1878	5637	0	0	48.28	613.12	2.35328e-09	3.78905e-09	2.49555e-09	2.83809e-09	4.84883	6.62714	
	0.000181981	3	38	0	0	1878	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	7.72357e-09	1	46	54	41	41	35	35	1750	5285	0	0	64.64	375.64	1.80222e-09	2.69103e-09	2.48865e-09	2.48865e-09	4.29087	5.17968	
	0.000166677	35	41	0	0	1750	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	1.06819e-08	1	30	36	52	52	122	122	1046	3650	385	1155	23.14	171.33	1.46037e-09	1.81452e-09	4.474e-09	5.52232e-09	5.93437	7.33684	
	0.000109368	512	443	391	385	1046	20
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	9.91771e-09	1	36	44	14	14	8	8	1522	4574	0	0	36.62	176.18	3.37063e-09	2.62266e-09	2.13921e-09	2.83119e-09	5.50984	5.45385	
	0.000152979	8	14	0	0	1522	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	8.19479e-09	1	48	52	9	9	19	19	1262	3805	0	0	29.01	135.71	2.41345e-09	2.83597e-09	2.13921e-09	2.50245e-09	4.55266	5.33842	
	0.000122514	19	9	0	0	1262	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	7.80703e-09	1	44	48	14	14	14	14	1397	4205	0	0	33.29	120.43	1.86239e-09	2.63086e-09	2.47485e-09	2.50245e-09	4.33724	5.13331	
	0.000137119	14	14	0	0	1397	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	7.9301e-09	1	48	58	8	8	63	63	1064	3255	0	0	24.06	216.45	1.93076e-09	2.69513e-09	2.47485e-09	2.83809e-09	4.40561	5.53322	
	0.000107581	63	8	0	0	1064	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '1638', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
