
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Equate elements:  no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Class LDS_Biasgen.spice (0):  Merged 15 parallel devices.
Class BIASGEN_VBP_VBN.spice (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: LDS_Biasgen.spice               |Circuit 2: BIASGEN_VBP_VBN.spice           
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (26->12)           |sky130_fd_pr__nfet_01v8 (26->10) **Mismatc 
sky130_fd_pr__pfet_01v8 (10->9)            |sky130_fd_pr__pfet_01v8 (10->8) **Mismatch 
Number of devices: 21 **Mismatch**         |Number of devices: 18 **Mismatch**         
Number of nets: 8 **Mismatch**             |Number of nets: 10 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: LDS_Biasgen.spice               |Circuit 2: BIASGEN_VBP_VBN.spice           

---------------------------------------------------------------------------------------
Net: GND                                   |Net: GND                                   
  sky130_fd_pr__nfet_01v8/4 = 12           |  sky130_fd_pr__nfet_01v8/4 = 10           
  sky130_fd_pr__nfet_01v8/(1|3) = 10       |  sky130_fd_pr__nfet_01v8/(1|3) = 8        
  sky130_fd_pr__nfet_01v8/2 = 4            |  sky130_fd_pr__nfet_01v8/2 = 4            
                                           |  sky130_fd_pr__pfet_01v8/(1|3) = 3        
                                           |                                           
Net: VDD                                   |Net: VDD                                   
  sky130_fd_pr__pfet_01v8/(1|3) = 9        |  sky130_fd_pr__pfet_01v8/(1|3) = 6        
  sky130_fd_pr__pfet_01v8/4 = 9            |  sky130_fd_pr__pfet_01v8/4 = 8            
  sky130_fd_pr__pfet_01v8/2 = 2            |  sky130_fd_pr__pfet_01v8/2 = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: VBP                                   |Net: VBP                                   
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
  sky130_fd_pr__pfet_01v8/2 = 3            |  sky130_fd_pr__pfet_01v8/2 = 3            
  sky130_fd_pr__pfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8/(1|3) = 2        
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: LDS_Biasgen.spice               |Circuit 2: BIASGEN_VBP_VBN.spice           

---------------------------------------------------------------------------------------
(no matching instance)                     |Instance: sky130_fd_pr__pfet_01v8:14       
                                           |  (1,3) = (25,15)                          
                                           |  2 = 15                                   
                                           |  4 = 15                                   
                                           |                                           
---------------------------------------------------------------------------------------
Netlists do not match.
Cells have no pins;  pin matching not needed.
Device classes LDS_Biasgen.spice and BIASGEN_VBP_VBN.spice are equivalent.

Final result: Netlists do not match.
