* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Sep 22 2020 17:00:32

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\packer.exe  D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_pk.sdc  --translator  D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 3197/3520
Used Logic Tile: 429/440
Used IO Cell:    99/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: FIFO_CLK_c
Clock Source: FIFO_CLK 
Clock Driver: FIFO_CLK_pad (ICE_GB_IO)
Driver Position: (0, 10, 1)
Fanout to FF: 1148
Fanout to Tile: 226

Clock Domain: SLM_CLK_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 706
Fanout to Tile: 204


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 8 0 0 8 8 8 8 1 2 1 1 1 1 1 1 1 1 1 1 0 1 0 1   
19|   0 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 1 1 0 1 1 1   
18|   8 8 8 0 3 8 8 8 8 1 8 8 8 8 8 8 8 8 8 8 0 1 8 0   
17|   7 7 8 0 8 8 8 8 8 8 6 8 8 8 8 8 8 8 8 8 0 8 8 1   
16|   8 8 8 0 8 8 8 8 8 8 7 3 2 8 8 8 8 8 8 8 0 8 8 8   
15|   3 7 2 0 3 8 6 8 8 6 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
14|   8 8 8 0 6 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 4   
13|   8 8 7 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 4   
12|   8 8 8 0 8 8 8 8 8 8 8 7 8 8 6 8 8 8 8 8 0 8 8 8   
11|   8 8 8 0 8 8 8 8 8 8 8 8 8 6 8 8 8 8 8 8 0 8 7 8   
10|   8 8 8 0 8 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 9|   8 8 8 0 8 8 8 8 8 8 8 8 7 8 8 8 8 8 8 8 0 8 8 8   
 8|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 7|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 8 0 8 8 8   
 6|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 5|   8 8 8 0 8 8 8 7 8 8 8 8 8 8 8 8 8 8 8 8 0 8 8 8   
 4|   0 7 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 0 8 2 7   
 3|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 7 0 8 8 8   
 2|   8 8 8 0 8 8 8 8 8 8 8 8 8 8 8 8 8 7 8 8 0 8 8 0   
 1|   0 0 0 0 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 2 0 8 8 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 7.45

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0 11  0  0 14 13 14 14  2  5  2  2  2  2  2  2  2  2  2  2  0  2  0  2    
19|     0 15 15  0 11 18 17 11 13 17 18 18 12 20 15 20 13 13  2  2  0  2  2  2    
18|    15 15 19  0  7 17 15 12 11  2 11 16 12 12 12 12 14 20 13 12  0  2 20  0    
17|    20 18 15  0 18 16 14 13 16 20 23 12 11 20 13 20 12 20 13 20  0 14 13  2    
16|    10 19 15  0 22 17 14 15 19  7 14  7  4 13 14 20 14 20 12 12  0 11 20 13    
15|     8 16  4  0  7  8 12 10 15 23 14 18 16 19 17 16 19 13  9 13  0 14 18 16    
14|    16  9 16  0 13 16 16 12 16 12 13 18 13 22 20 17 12 22 20 13  0 21 18 13    
13|    13 14 21  0 18 18 18 17 15 10 14 12 13 20 15 17 15 16 12 12  0 12 18 14    
12|    14 15 13  0 13 17 17 19 16 15 16 15 13 21  7 14 12 20 13 12  0 12 20 12    
11|    15 17 18  0 17 16 13 15 21 16 17 15 13 14 16 11 15 15 16 14  0 12 18 11    
10|    15 17 20  0 17 22 22 20 21 22 17 17 22 14 16 16 17 20 20 12  0  9 12  8    
 9|    13 18 17  0 15 16 17 16 19 18 16 17 20 18 13 18 22 16 17 17  0 17 13 17    
 8|    16 15 21  0 16 18 21 21 13 17 17 17 16 21 19 22 22 17 21 22  0 17 16 13    
 7|    17 16 17  0 17 21 17 14 20 12 18 18 18 16 17 18 22 17 22 22  0 14 17 12    
 6|    14 14 16  0 16 15 18 16 16 13 11 17 18 18 15 12 16 16 17 12  0 14 17 13    
 5|    11  8 18  0 13 12 14 16 19 18  8 16 18 22 16 14 18 14 17 17  0 12 17 12    
 4|     0 16 17  0 12 17 18 14 15 18 18 16 17 18 21 16 16 13 19 18  0 16  5 15    
 3|     8 17 13  0 14 17 21 16 18 22 17 16 12 18 18 16 16 17 16 19  0 17 16 13    
 2|    11 12 14  0 17 15 14 13  8 16 18 15 18 16 17 19 12 16 15 17  0 18 16  0    
 1|     0  0  0  0 18 16 11  8 11 14 16 15 12 13 15 18 13 16 17  8  0 15 16  0    
 0|                                                                               

Maximum number of input nets per logic tile: 23
Average number of input nets per logic tile: 14.86

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0 24  0  0 25 29 30 27  2  6  2  2  2  2  2  2  2  2  2  2  0  2  0  2    
19|     0 32 32  0 27 24 26 19 29 23 26 23 30 25 31 25 32 30  2  2  0  2  2  2    
18|    32 32 28  0  9 24 27 28 29  2 11 23 29 29 30 30 32 25 32 29  0  2 25  0    
17|    28 26 28  0 24 27 24 27 21 26 23 24 30 25 32 25 29 25 30 25  0 31 32  2    
16|    27 29 26  0 26 23 27 26 31 10 14  9  4 32 30 25 32 25 29 30  0 25 25 32    
15|    12 25  4  0  7 21 12 17 24 23 28 24 16 30 32 31 31 26 25 30  0 31 25 30    
14|    28 31 16  0 17 18 28 29 24 18 31 27 31 25 25 24 25 29 25 32  0 28 29 13    
13|    30 30 23  0 26 21 24 24 20 15 29 28 31 25 30 28 26 32 29 29  0 30 29 14    
12|    30 30 31  0 28 26 26 29 25 25 26 19 28 27  7 27 29 25 31 30  0 28 29 26    
11|    31 26 27  0 27 27 30 30 29 26 24 29 24 18 24 27 31 31 26 30  0 25 24 32    
10|    31 32 28  0 26 26 30 25 28 29 26 26 29 31 26 31 26 27 26 28  0 29 24 29    
 9|    31 27 26  0 27 25 25 26 32 26 30 26 26 27 31 30 30 26 31 27  0 26 26 28    
 8|    32 30 29  0 27 28 29 28 32 28 26 24 30 27 32 29 30 28 28 30  0 26 27 27    
 7|    26 31 26  0 28 28 27 32 26 29 29 29 27 31 26 31 30 31 27 28  0 30 26 29    
 6|    32 29 27  0 27 26 26 31 25 30 24 31 29 30 31 30 32 30 28 29  0 31 26 24    
 5|    32  8 26  0 25 29 24 24 28 31 26 31 32 29 26 30 31 30 26 26  0 29 26 29    
 4|     0 24 26  0 28 26 26 27 26 29 26 28 28 29 28 30 32 28 27 26  0 27  5 24    
 3|     8 26 30  0 31 26 28 27 26 30 26 27 24 26 26 26 30 26 27 26  0 26 16 31    
 2|    32 30 31  0 26 30 31 25  8 27 26 26 26 27 26 26 29 24 26 26  0 26 16  0    
 1|     0  0  0  0 26 30 32  8 32 30 27 30 29 31 26 26 26 26 26  8  0 30 16  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 25.30

***** Run Time Info *****
Run Time:  2
