// Seed: 2555994417
module module_0 #(
    parameter id_4 = 32'd62,
    parameter id_5 = 32'd27
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output supply1 id_2;
  output wire id_1;
  wire _id_4;
  assign id_2 = id_4 == 1;
  wire _id_5;
  wire [id_5 : id_4] id_6, id_7;
endmodule
module module_1 (
    output tri id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    output wire id_4
);
  logic id_6 = -1, id_7;
  wire id_8 = id_6 ? id_1 : id_1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  assign id_6 = -1;
endmodule
