// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_155 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_01_i,
        this_01_o,
        this_01_o_ap_vld,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read14,
        p_read25,
        grp_fu_1960_p_din0,
        grp_fu_1960_p_din1,
        grp_fu_1960_p_opcode,
        grp_fu_1960_p_dout0,
        grp_fu_1960_p_ce,
        grp_fu_1934_p_din0,
        grp_fu_1934_p_din1,
        grp_fu_1934_p_opcode,
        grp_fu_1934_p_dout0,
        grp_fu_1934_p_ce,
        grp_fu_5030_p_din0,
        grp_fu_5030_p_din1,
        grp_fu_5030_p_opcode,
        grp_fu_5030_p_dout0,
        grp_fu_5030_p_ce,
        grp_fu_5038_p_din0,
        grp_fu_5038_p_din1,
        grp_fu_5038_p_opcode,
        grp_fu_5038_p_dout0,
        grp_fu_5038_p_ce,
        grp_fu_1943_p_din0,
        grp_fu_1943_p_din1,
        grp_fu_1943_p_dout0,
        grp_fu_1943_p_ce,
        grp_fu_5026_p_din0,
        grp_fu_5026_p_din1,
        grp_fu_5026_p_dout0,
        grp_fu_5026_p_ce,
        grp_fu_5042_p_din0,
        grp_fu_5042_p_din1,
        grp_fu_5042_p_dout0,
        grp_fu_5042_p_ce,
        grp_fu_1967_p_din0,
        grp_fu_1967_p_din1,
        grp_fu_1967_p_opcode,
        grp_fu_1967_p_dout0,
        grp_fu_1967_p_ce
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_01_i;
output  [31:0] this_01_o;
output   this_01_o_ap_vld;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read14;
input  [31:0] p_read25;
output  [31:0] grp_fu_1960_p_din0;
output  [31:0] grp_fu_1960_p_din1;
output  [4:0] grp_fu_1960_p_opcode;
input  [0:0] grp_fu_1960_p_dout0;
output   grp_fu_1960_p_ce;
output  [31:0] grp_fu_1934_p_din0;
output  [31:0] grp_fu_1934_p_din1;
output  [0:0] grp_fu_1934_p_opcode;
input  [31:0] grp_fu_1934_p_dout0;
output   grp_fu_1934_p_ce;
output  [31:0] grp_fu_5030_p_din0;
output  [31:0] grp_fu_5030_p_din1;
output  [1:0] grp_fu_5030_p_opcode;
input  [31:0] grp_fu_5030_p_dout0;
output   grp_fu_5030_p_ce;
output  [31:0] grp_fu_5038_p_din0;
output  [31:0] grp_fu_5038_p_din1;
output  [1:0] grp_fu_5038_p_opcode;
input  [31:0] grp_fu_5038_p_dout0;
output   grp_fu_5038_p_ce;
output  [31:0] grp_fu_1943_p_din0;
output  [31:0] grp_fu_1943_p_din1;
input  [31:0] grp_fu_1943_p_dout0;
output   grp_fu_1943_p_ce;
output  [31:0] grp_fu_5026_p_din0;
output  [31:0] grp_fu_5026_p_din1;
input  [31:0] grp_fu_5026_p_dout0;
output   grp_fu_5026_p_ce;
output  [31:0] grp_fu_5042_p_din0;
output  [31:0] grp_fu_5042_p_din1;
input  [31:0] grp_fu_5042_p_dout0;
output   grp_fu_5042_p_ce;
output  [31:0] grp_fu_1967_p_din0;
output  [31:0] grp_fu_1967_p_din1;
output  [4:0] grp_fu_1967_p_opcode;
input  [0:0] grp_fu_1967_p_dout0;
output   grp_fu_1967_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] this_01_o;
reg this_01_o_ap_vld;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] this_01_read_reg_441;
wire   [0:0] icmp_ln60_fu_196_p2;
reg   [0:0] icmp_ln60_reg_446;
wire   [0:0] and_ln60_fu_237_p2;
reg   [0:0] and_ln60_reg_450;
wire    ap_CS_fsm_state2;
wire   [31:0] add_ln366_fu_255_p2;
reg   [31:0] add_ln366_reg_463;
wire    ap_CS_fsm_state7;
wire   [0:0] and_ln75_fu_296_p2;
reg   [0:0] and_ln75_reg_468;
wire   [1:0] empty_fu_305_p1;
reg   [1:0] empty_reg_472;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln90_fu_310_p2;
reg   [0:0] icmp_ln90_reg_477;
wire   [1:0] xor_ln90_fu_316_p2;
reg   [1:0] xor_ln90_reg_481;
wire   [1:0] sub_ln90_fu_323_p2;
reg   [1:0] sub_ln90_reg_486;
wire   [0:0] icmp_ln102_fu_351_p2;
reg   [0:0] icmp_ln102_reg_491;
wire    ap_CS_fsm_state10;
wire   [2:0] select_ln102_fu_373_p3;
reg   [2:0] select_ln102_reg_495;
reg   [2:0] aux_address0;
reg    aux_ce0;
reg    aux_we0;
wire   [31:0] aux_q0;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_idle;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_ready;
wire   [2:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_address0;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_ce0;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_we0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_d0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din1;
wire   [0:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_opcode;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_ce;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din1;
wire   [1:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_opcode;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_ce;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din1;
wire   [1:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_opcode;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_ce;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din1;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_ce;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din1;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_ce;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din1;
wire    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_ce;
wire    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start;
wire    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done;
wire    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_idle;
wire    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_ready;
wire   [2:0] grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_address0;
wire    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_ce0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out;
wire    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out_ap_vld;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out;
wire    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out_ap_vld;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out;
wire    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out_ap_vld;
wire    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start;
wire    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done;
wire    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_idle;
wire    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_ready;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out;
wire    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din0;
wire   [31:0] grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din1;
wire   [4:0] grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_opcode;
wire    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_ce;
wire    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start;
wire    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_done;
wire    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_idle;
wire    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_ready;
wire    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start;
wire    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_done;
wire    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_idle;
wire    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_ready;
reg   [1:0] ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4;
reg   [1:0] base_0_lcssa_i104107_reg_132;
wire   [1:0] base_fu_345_p2;
reg    ap_block_state10_on_subcall_done;
reg    grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg;
reg    grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state6;
wire   [31:0] tmp_fu_339_p2;
reg   [31:0] grp_fu_190_p0;
wire   [31:0] bitcast_ln60_fu_202_p1;
wire   [7:0] tmp_s_fu_205_p4;
wire   [22:0] trunc_ln60_fu_215_p1;
wire   [0:0] icmp_ln60_21_fu_225_p2;
wire   [0:0] icmp_ln60_20_fu_219_p2;
wire   [0:0] or_ln60_fu_231_p2;
wire   [31:0] bitcast_ln75_fu_261_p1;
wire   [7:0] tmp_60_fu_264_p4;
wire   [22:0] trunc_ln75_fu_274_p1;
wire   [0:0] icmp_ln75_7_fu_284_p2;
wire   [0:0] icmp_ln75_fu_278_p2;
wire   [0:0] or_ln75_fu_290_p2;
wire   [1:0] xor_ln98_fu_329_p2;
wire  signed [31:0] sext_ln98_fu_335_p1;
wire   [2:0] zext_ln102_fu_357_p1;
wire   [0:0] icmp_ln102_6_fu_361_p2;
wire   [2:0] add_ln102_fu_367_p2;
reg    grp_fu_500_ce;
reg    grp_fu_504_ce;
reg    grp_fu_508_ce;
reg    grp_fu_512_ce;
reg    grp_fu_516_ce;
reg    grp_fu_520_ce;
reg    grp_fu_524_ce;
reg    ap_predicate_op80_call_state11;
reg    ap_block_state11_on_subcall_done;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg = 1'b0;
#0 grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg = 1'b0;
#0 grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg = 1'b0;
#0 grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg = 1'b0;
#0 grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg = 1'b0;
end

main_mul_body_aux_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
aux_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(aux_address0),
    .ce0(aux_ce0),
    .we0(aux_we0),
    .d0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_d0),
    .q0(aux_q0)
);

main_operator_155_Pipeline_VITIS_LOOP_167_118 grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start),
    .ap_done(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done),
    .ap_idle(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_idle),
    .ap_ready(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .p_read3(p_read3),
    .p_read14(p_read14),
    .p_read25(p_read25),
    .aux_address0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_address0),
    .aux_ce0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_ce0),
    .aux_we0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_we0),
    .aux_d0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_d0),
    .grp_fu_500_p_din0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din0),
    .grp_fu_500_p_din1(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din1),
    .grp_fu_500_p_opcode(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_opcode),
    .grp_fu_500_p_dout0(grp_fu_1934_p_dout0),
    .grp_fu_500_p_ce(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_ce),
    .grp_fu_504_p_din0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din0),
    .grp_fu_504_p_din1(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din1),
    .grp_fu_504_p_opcode(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_opcode),
    .grp_fu_504_p_dout0(grp_fu_5030_p_dout0),
    .grp_fu_504_p_ce(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_ce),
    .grp_fu_508_p_din0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din0),
    .grp_fu_508_p_din1(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din1),
    .grp_fu_508_p_opcode(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_opcode),
    .grp_fu_508_p_dout0(grp_fu_5038_p_dout0),
    .grp_fu_508_p_ce(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_ce),
    .grp_fu_512_p_din0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din0),
    .grp_fu_512_p_din1(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din1),
    .grp_fu_512_p_dout0(grp_fu_1943_p_dout0),
    .grp_fu_512_p_ce(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_ce),
    .grp_fu_516_p_din0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din0),
    .grp_fu_516_p_din1(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din1),
    .grp_fu_516_p_dout0(grp_fu_5026_p_dout0),
    .grp_fu_516_p_ce(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_ce),
    .grp_fu_520_p_din0(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din0),
    .grp_fu_520_p_din1(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din1),
    .grp_fu_520_p_dout0(grp_fu_5042_p_dout0),
    .grp_fu_520_p_ce(grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_ce)
);

main_operator_155_Pipeline_VITIS_LOOP_185_119 grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start),
    .ap_done(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done),
    .ap_idle(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_idle),
    .ap_ready(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_ready),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .aux_address0(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_address0),
    .aux_ce0(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_ce0),
    .aux_q0(aux_q0),
    .this_1_2_out(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out),
    .this_1_2_out_ap_vld(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out_ap_vld),
    .this_112_2_out(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out),
    .this_112_2_out_ap_vld(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out_ap_vld),
    .this_12_2_out(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out),
    .this_12_2_out_ap_vld(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out_ap_vld)
);

main_operator_155_Pipeline_VITIS_LOOP_82_1 grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start),
    .ap_done(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done),
    .ap_idle(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_idle),
    .ap_ready(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_ready),
    .this_1_4(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out),
    .this_112_4(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out),
    .this_12_4(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out),
    .idx_tmp_out(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out_ap_vld),
    .grp_fu_524_p_din0(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din0),
    .grp_fu_524_p_din1(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din1),
    .grp_fu_524_p_opcode(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_opcode),
    .grp_fu_524_p_dout0(grp_fu_1967_p_dout0),
    .grp_fu_524_p_ce(grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_ce)
);

main_operator_155_Pipeline_VITIS_LOOP_90_2 grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start),
    .ap_done(grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_done),
    .ap_idle(grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_idle),
    .ap_ready(grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_ready),
    .this_112_4(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_112_2_out),
    .this_12_4(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_12_2_out),
    .this_1_4(grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out),
    .zext_ln90(empty_reg_472),
    .xor_ln90(xor_ln90_reg_481)
);

main_operator_155_Pipeline_VITIS_LOOP_102_3 grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start),
    .ap_done(grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_done),
    .ap_idle(grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_idle),
    .ap_ready(grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_ready),
    .zext_ln102(base_0_lcssa_i104107_reg_132),
    .zext_ln102_12(select_ln102_reg_495)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10) & ((icmp_ln102_fu_351_p2 == 1'd0) | (icmp_ln90_reg_477 == 1'd0)))) begin
            grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg <= 1'b1;
        end else if ((grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_ready == 1'b1)) begin
            grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln60_reg_446 == 1'd0) | (1'd0 == and_ln60_fu_237_p2)))) begin
            grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg <= 1'b1;
        end else if ((grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_ready == 1'b1)) begin
            grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg <= 1'b1;
        end else if ((grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_ready == 1'b1)) begin
            grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln75_fu_296_p2) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg <= 1'b1;
        end else if ((grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_ready == 1'b1)) begin
            grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln90_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg <= 1'b1;
        end else if ((grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_ready == 1'b1)) begin
            grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln102_fu_351_p2 == 1'd0) & (icmp_ln90_reg_477 == 1'd1) & (1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
        base_0_lcssa_i104107_reg_132 <= base_fu_345_p2;
    end else if (((icmp_ln90_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        base_0_lcssa_i104107_reg_132 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln366_reg_463 <= add_ln366_fu_255_p2;
        and_ln75_reg_468 <= and_ln75_fu_296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln60_reg_446 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln60_reg_450 <= and_ln60_fu_237_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        empty_reg_472 <= empty_fu_305_p1;
        icmp_ln90_reg_477 <= icmp_ln90_fu_310_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_reg_477 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        icmp_ln102_reg_491 <= icmp_ln102_fu_351_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln60_reg_446 <= icmp_ln60_fu_196_p2;
        this_01_read_reg_441 <= this_01_i;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & ((icmp_ln102_fu_351_p2 == 1'd0) | (icmp_ln90_reg_477 == 1'd0)))) begin
        select_ln102_reg_495 <= select_ln102_fu_373_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln90_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        sub_ln90_reg_486 <= sub_ln90_fu_323_p2;
        xor_ln90_reg_481 <= xor_ln90_fu_316_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln102_fu_351_p2 == 1'd0) & (icmp_ln90_reg_477 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4 = base_fu_345_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4 = base_0_lcssa_i104107_reg_132;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        aux_address0 = grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        aux_address0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_address0;
    end else begin
        aux_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        aux_ce0 = grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_aux_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        aux_ce0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_ce0;
    end else begin
        aux_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        aux_we0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_aux_we0;
    end else begin
        aux_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_190_p0 = grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_190_p0 = p_read;
    end else begin
        grp_fu_190_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_500_ce = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_ce;
    end else begin
        grp_fu_500_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_504_ce = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_ce;
    end else begin
        grp_fu_504_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_508_ce = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_ce;
    end else begin
        grp_fu_508_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_512_ce = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_ce;
    end else begin
        grp_fu_512_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_516_ce = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_ce;
    end else begin
        grp_fu_516_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_520_ce = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_ce;
    end else begin
        grp_fu_520_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_524_ce = grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_ce;
    end else begin
        grp_fu_524_ce = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln90_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
        this_01_o = tmp_fu_339_p2;
    end else if (((icmp_ln90_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        this_01_o = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        this_01_o = add_ln366_fu_255_p2;
    end else begin
        this_01_o = this_01_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln90_fu_310_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9)) | ((icmp_ln90_fu_310_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9)))) begin
        this_01_o_ap_vld = 1'b1;
    end else begin
        this_01_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'd1 == and_ln60_fu_237_p2) & (icmp_ln60_reg_446 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'd0 == and_ln75_fu_296_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_367_p2 = (zext_ln102_fu_357_p1 + 3'd1);

assign add_ln366_fu_255_p2 = (this_01_read_reg_441 + 32'd2);

assign and_ln60_fu_237_p2 = (or_ln60_fu_231_p2 & grp_fu_1960_p_dout0);

assign and_ln75_fu_296_p2 = (or_ln75_fu_290_p2 & grp_fu_1960_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((icmp_ln90_reg_477 == 1'd1) & (grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state11_on_subcall_done = ((ap_predicate_op80_call_state11 == 1'b1) & (grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_done == 1'b0));
end

always @ (*) begin
    ap_predicate_op80_call_state11 = (((((icmp_ln102_reg_491 == 1'd0) & (1'd1 == and_ln75_reg_468) & (1'd0 == and_ln60_reg_450)) | ((icmp_ln90_reg_477 == 1'd0) & (1'd1 == and_ln75_reg_468) & (1'd0 == and_ln60_reg_450))) | ((icmp_ln102_reg_491 == 1'd0) & (1'd1 == and_ln75_reg_468) & (icmp_ln60_reg_446 == 1'd0))) | ((icmp_ln90_reg_477 == 1'd0) & (1'd1 == and_ln75_reg_468) & (icmp_ln60_reg_446 == 1'd0)));
end

assign base_fu_345_p2 = (sub_ln90_reg_486 + 2'd1);

assign bitcast_ln60_fu_202_p1 = p_read;

assign bitcast_ln75_fu_261_p1 = grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_this_1_2_out;

assign empty_fu_305_p1 = grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out[1:0];

assign grp_fu_1934_p_ce = grp_fu_500_ce;

assign grp_fu_1934_p_din0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din0;

assign grp_fu_1934_p_din1 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_din1;

assign grp_fu_1934_p_opcode = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_500_p_opcode;

assign grp_fu_1943_p_ce = grp_fu_512_ce;

assign grp_fu_1943_p_din0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din0;

assign grp_fu_1943_p_din1 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_512_p_din1;

assign grp_fu_1960_p_ce = 1'b1;

assign grp_fu_1960_p_din0 = grp_fu_190_p0;

assign grp_fu_1960_p_din1 = 32'd0;

assign grp_fu_1960_p_opcode = 5'd1;

assign grp_fu_1967_p_ce = grp_fu_524_ce;

assign grp_fu_1967_p_din0 = grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din0;

assign grp_fu_1967_p_din1 = grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_din1;

assign grp_fu_1967_p_opcode = grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_grp_fu_524_p_opcode;

assign grp_fu_5026_p_ce = grp_fu_516_ce;

assign grp_fu_5026_p_din0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din0;

assign grp_fu_5026_p_din1 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_516_p_din1;

assign grp_fu_5030_p_ce = grp_fu_504_ce;

assign grp_fu_5030_p_din0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din0;

assign grp_fu_5030_p_din1 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_504_p_din1;

assign grp_fu_5030_p_opcode = 2'd0;

assign grp_fu_5038_p_ce = grp_fu_508_ce;

assign grp_fu_5038_p_din0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din0;

assign grp_fu_5038_p_din1 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_508_p_din1;

assign grp_fu_5038_p_opcode = 2'd0;

assign grp_fu_5042_p_ce = grp_fu_520_ce;

assign grp_fu_5042_p_din0 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din0;

assign grp_fu_5042_p_din1 = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_grp_fu_520_p_din1;

assign grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start = grp_operator_155_Pipeline_VITIS_LOOP_102_3_fu_183_ap_start_reg;

assign grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start = grp_operator_155_Pipeline_VITIS_LOOP_167_118_fu_144_ap_start_reg;

assign grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start = grp_operator_155_Pipeline_VITIS_LOOP_185_119_fu_155_ap_start_reg;

assign grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start = grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_ap_start_reg;

assign grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start = grp_operator_155_Pipeline_VITIS_LOOP_90_2_fu_174_ap_start_reg;

assign icmp_ln102_6_fu_361_p2 = ((ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_351_p2 = ((base_fu_345_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln60_20_fu_219_p2 = ((tmp_s_fu_205_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_21_fu_225_p2 = ((trunc_ln60_fu_215_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_196_p2 = ((this_01_i == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_7_fu_284_p2 = ((trunc_ln75_fu_274_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_278_p2 = ((tmp_60_fu_264_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_310_p2 = ((grp_operator_155_Pipeline_VITIS_LOOP_82_1_fu_166_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln60_fu_231_p2 = (icmp_ln60_21_fu_225_p2 | icmp_ln60_20_fu_219_p2);

assign or_ln75_fu_290_p2 = (icmp_ln75_fu_278_p2 | icmp_ln75_7_fu_284_p2);

assign select_ln102_fu_373_p3 = ((icmp_ln102_6_fu_361_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_367_p2);

assign sext_ln98_fu_335_p1 = $signed(xor_ln98_fu_329_p2);

assign sub_ln90_fu_323_p2 = ($signed(2'd2) - $signed(empty_fu_305_p1));

assign tmp_60_fu_264_p4 = {{bitcast_ln75_fu_261_p1[30:23]}};

assign tmp_fu_339_p2 = ($signed(sext_ln98_fu_335_p1) + $signed(add_ln366_reg_463));

assign tmp_s_fu_205_p4 = {{bitcast_ln60_fu_202_p1[30:23]}};

assign trunc_ln60_fu_215_p1 = bitcast_ln60_fu_202_p1[22:0];

assign trunc_ln75_fu_274_p1 = bitcast_ln75_fu_261_p1[22:0];

assign xor_ln90_fu_316_p2 = (empty_fu_305_p1 ^ 2'd3);

assign xor_ln98_fu_329_p2 = (sub_ln90_fu_323_p2 ^ 2'd2);

assign zext_ln102_fu_357_p1 = ap_phi_mux_base_0_lcssa_i104107_phi_fu_136_p4;

endmodule //main_operator_155
