0.6
2017.4
Dec 15 2017
21:07:18
D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sim_1/new/test_FIFO.v,1669728314,verilog,,,,test_FIFO,,,,,,,,
D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sources_1/new/FIFO.v,1669730121,verilog,,D:/FHH/code/DigitalCircuits/project_4_FIFO/project_4_FIFO.srcs/sim_1/new/test_FIFO.v,,FIFO,,,,,,,,
