set_property SRC_FILE_INFO {cfile:/home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc rfile:../../Lab-1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc id:1 order:LATE scoped_inst:design_1_i/hier_0/mdm_1/U0 rxprname:$PGENDIR/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:/home/mario_local/Documentos/TFM/VivadoTutorial/IPI-Basics/Lab-1/Lab-1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc rfile:../../Lab-1.gen/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc id:2 order:LATE scoped_inst:design_1_i/hier_1/mdm_1/U0 rxprname:$PGENDIR/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:3 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:4 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:5 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:6 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:7 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:8 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:9 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:10 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:11 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:12 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:13 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:14 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:15 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:16 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:17 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:18 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:19 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:20 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:21 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:22 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:23 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:24 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:25 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:26 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:27 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:28 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:29 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:30 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:31 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:32 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:33 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:34 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:35 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:36 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:37 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:38 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:39 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:40 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:41 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:42 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:43 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:44 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:45 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:46 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:47 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:48 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:49 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:50 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:51 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:52 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:53 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:54 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:55 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:56 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:57 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:58 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:59 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:60 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:61 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:62 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:63 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:64 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:65 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:66 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:67 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:68 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:69 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:70 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl id:71 order:LATE scoped_inst:design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:72 order:LATE scoped_inst:{design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl} [current_design]
set_property SRC_FILE_INFO {cfile:/opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl rfile:../../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl id:73 order:LATE scoped_inst:{design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory} unmanaged:yes rxprname:$PPRDIR/../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
# file: design_1_mdm_1_0.xdc
set_property src_info {type:SCOPED_XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
# Methodology waivers for external BSCAN
current_instance design_1_i/hier_0/mdm_1/U0
set_property src_info {type:SCOPED_XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type METHODOLOGY -id {TIMING-54} -user "mdm" -desc "Avoid warning for valid UPDATE clock constraint" -tags "12436" -scope -internal -objects [get_clocks -quiet -of_objects [get_pins *.BUFG_UPDATE/*/O]] -timestamp "Fri Mar  8 13:46:46 GMT 2024"
set_property src_info {type:SCOPED_XDC file:1 line:14 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type METHODOLOGY -id {TIMING-54} -user "mdm" -desc "Avoid warning for valid DRCK clock constraint" -tags "12436" -scope -internal -objects [get_clocks -quiet -of_objects [get_pins *.BUFG_DRCK*/*/O]] -timestamp "Fri Mar  8 13:46:46 GMT 2024"
set_property src_info {type:SCOPED_XDC file:1 line:17 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:18 export:INPUT save:INPUT read:READ} [current_design]
# Waivers for external BSCAN
set_property src_info {type:SCOPED_XDC file:1 line:27 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {Use_External.Use_BSCANID.bscanid_reg[31]/D}] -timestamp "Fri Mar  8 13:46:46 GMT 2024"
set_property src_info {type:SCOPED_XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:30 export:INPUT save:INPUT read:READ} [current_design]
# Waivers for serial debug interface
set_property src_info {type:SCOPED_XDC file:1 line:53 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:1 line:54 export:INPUT save:INPUT read:READ} [current_design]
# Waivers for BSCAN
set_property src_info {type:SCOPED_XDC file:1 line:147 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:1 export:INPUT save:INPUT read:READ} [current_design]
# file: design_1_mdm_1_1.xdc
set_property src_info {type:SCOPED_XDC file:2 line:6 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:9 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:10 export:INPUT save:INPUT read:READ} [current_design]
# Methodology waivers for external BSCAN
current_instance -quiet
current_instance design_1_i/hier_1/mdm_1/U0
set_property src_info {type:SCOPED_XDC file:2 line:11 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type METHODOLOGY -id {TIMING-54} -user "mdm" -desc "Avoid warning for valid UPDATE clock constraint" -tags "12436" -scope -internal -objects [get_clocks -quiet -of_objects [get_pins *.BUFG_UPDATE/*/O]] -timestamp "Fri Mar  8 13:46:47 GMT 2024"
set_property src_info {type:SCOPED_XDC file:2 line:14 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type METHODOLOGY -id {TIMING-54} -user "mdm" -desc "Avoid warning for valid DRCK clock constraint" -tags "12436" -scope -internal -objects [get_clocks -quiet -of_objects [get_pins *.BUFG_DRCK*/*/O]] -timestamp "Fri Mar  8 13:46:47 GMT 2024"
set_property src_info {type:SCOPED_XDC file:2 line:17 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:18 export:INPUT save:INPUT read:READ} [current_design]
# Waivers for external BSCAN
set_property src_info {type:SCOPED_XDC file:2 line:27 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {Use_External.Use_BSCANID.bscanid_reg[31]/D}] -timestamp "Fri Mar  8 13:46:47 GMT 2024"
set_property src_info {type:SCOPED_XDC file:2 line:29 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:30 export:INPUT save:INPUT read:READ} [current_design]
# Waivers for serial debug interface
set_property src_info {type:SCOPED_XDC file:2 line:53 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:2 line:54 export:INPUT save:INPUT read:READ} [current_design]
# Waivers for BSCAN
set_property src_info {type:SCOPED_XDC file:2 line:147 export:INPUT save:INPUT read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:3 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:3 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:4 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:4 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:4 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:5 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:5 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:5 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:6 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:6 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:7 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:7 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:7 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:8 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:8 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:9 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:9 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:9 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:10 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:10 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:11 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:11 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:11 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:12 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:12 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:13 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:13 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:13 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:14 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:14 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:15 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:15 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:15 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:16 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:16 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:16 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:17 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:17 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:18 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:18 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:18 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:19 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:19 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:20 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:20 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:20 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:21 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:21 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:22 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:22 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:22 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:23 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:23 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:24 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:24 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:24 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:25 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:25 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:26 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:26 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:26 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:27 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:27 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:27 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:28 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:28 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:29 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:29 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:29 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:30 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:30 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:31 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:31 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:31 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:32 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:32 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:33 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:33 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:33 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:34 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:34 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:35 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:35 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:35 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:36 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:36 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:37 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:37 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:37 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:38 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:38 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:38 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:39 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:39 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:39 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:40 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:40 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:40 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:41 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:41 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:42 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:42 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:42 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:43 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:43 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:44 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:44 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:44 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:45 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:45 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:46 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:46 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:46 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:47 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:47 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:48 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:48 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:48 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:49 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:49 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:50 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:50 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:50 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:51 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:51 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:51 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:52 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:52 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:52 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:53 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:53 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:53 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:54 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:54 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:55 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:55 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:55 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:56 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:56 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:57 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:57 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:57 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:58 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:58 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:59 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:59 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:59 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:60 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:60 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:61 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:61 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:61 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:62 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:62 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:63 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:63 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:63 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:64 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:64 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:65 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:65 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:65 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:66 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:66 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:67 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:67 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:67 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:68 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:68 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:69 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:69 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:69 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:70 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
set_property src_info {type:SCOPED_XDC file:70 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:71 line:1 export:INPUT save:NONE read:READ} [current_design]
# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance design_1_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_property src_info {type:SCOPED_XDC file:71 line:2 export:INPUT save:NONE read:READ} [current_design]
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]
set_property src_info {type:SCOPED_XDC file:71 line:3 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:72 line:1 export:INPUT save:NONE read:READ} [current_design]
# (c) Copyright 2023 Advanced Micro Devices, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:72 line:2 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:72 line:3 export:INPUT save:NONE read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:72 line:4 export:INPUT save:NONE read:READ} [current_design]
# of AMD and is protected under U.S. and international copyright
set_property src_info {type:SCOPED_XDC file:72 line:5 export:INPUT save:NONE read:READ} [current_design]
# and other intellectual property laws.
set_property src_info {type:SCOPED_XDC file:72 line:6 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:72 line:7 export:INPUT save:NONE read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:72 line:8 export:INPUT save:NONE read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:72 line:9 export:INPUT save:NONE read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:72 line:10 export:INPUT save:NONE read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:72 line:11 export:INPUT save:NONE read:READ} [current_design]
# AMD, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:72 line:12 export:INPUT save:NONE read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:72 line:13 export:INPUT save:NONE read:READ} [current_design]
# WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:72 line:14 export:INPUT save:NONE read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:72 line:15 export:INPUT save:NONE read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:72 line:16 export:INPUT save:NONE read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:72 line:17 export:INPUT save:NONE read:READ} [current_design]
# (2) AMD shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:72 line:18 export:INPUT save:NONE read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:72 line:19 export:INPUT save:NONE read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:72 line:20 export:INPUT save:NONE read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:72 line:21 export:INPUT save:NONE read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:72 line:22 export:INPUT save:NONE read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:72 line:23 export:INPUT save:NONE read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:72 line:24 export:INPUT save:NONE read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:72 line:25 export:INPUT save:NONE read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:72 line:26 export:INPUT save:NONE read:READ} [current_design]
# reasonably foreseeable or AMD had been advised of the
set_property src_info {type:SCOPED_XDC file:72 line:27 export:INPUT save:NONE read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:72 line:28 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:72 line:29 export:INPUT save:NONE read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:72 line:30 export:INPUT save:NONE read:READ} [current_design]
# AMD products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:72 line:31 export:INPUT save:NONE read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:72 line:32 export:INPUT save:NONE read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:72 line:33 export:INPUT save:NONE read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:72 line:34 export:INPUT save:NONE read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:72 line:35 export:INPUT save:NONE read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:72 line:36 export:INPUT save:NONE read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:72 line:37 export:INPUT save:NONE read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:72 line:38 export:INPUT save:NONE read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:72 line:39 export:INPUT save:NONE read:READ} [current_design]
# liability of any use of AMD products in Critical
set_property src_info {type:SCOPED_XDC file:72 line:40 export:INPUT save:NONE read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:72 line:41 export:INPUT save:NONE read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:72 line:42 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:72 line:43 export:INPUT save:NONE read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:72 line:44 export:INPUT save:NONE read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:72 line:45 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:72 line:46 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:72 line:49 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:72 line:53 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:72 line:64 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:73 line:1 export:INPUT save:NONE read:READ} [current_design]
# (c) Copyright 2023 Advanced Micro Devices, Inc. All rights reserved.
set_property src_info {type:SCOPED_XDC file:73 line:2 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:73 line:3 export:INPUT save:NONE read:READ} [current_design]
# This file contains confidential and proprietary information
set_property src_info {type:SCOPED_XDC file:73 line:4 export:INPUT save:NONE read:READ} [current_design]
# of AMD and is protected under U.S. and international copyright
set_property src_info {type:SCOPED_XDC file:73 line:5 export:INPUT save:NONE read:READ} [current_design]
# and other intellectual property laws.
set_property src_info {type:SCOPED_XDC file:73 line:6 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:73 line:7 export:INPUT save:NONE read:READ} [current_design]
# DISCLAIMER
set_property src_info {type:SCOPED_XDC file:73 line:8 export:INPUT save:NONE read:READ} [current_design]
# This disclaimer is not a license and does not grant any
set_property src_info {type:SCOPED_XDC file:73 line:9 export:INPUT save:NONE read:READ} [current_design]
# rights to the materials distributed herewith. Except as
set_property src_info {type:SCOPED_XDC file:73 line:10 export:INPUT save:NONE read:READ} [current_design]
# otherwise provided in a valid license issued to you by
set_property src_info {type:SCOPED_XDC file:73 line:11 export:INPUT save:NONE read:READ} [current_design]
# AMD, and to the maximum extent permitted by applicable
set_property src_info {type:SCOPED_XDC file:73 line:12 export:INPUT save:NONE read:READ} [current_design]
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
set_property src_info {type:SCOPED_XDC file:73 line:13 export:INPUT save:NONE read:READ} [current_design]
# WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
set_property src_info {type:SCOPED_XDC file:73 line:14 export:INPUT save:NONE read:READ} [current_design]
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
set_property src_info {type:SCOPED_XDC file:73 line:15 export:INPUT save:NONE read:READ} [current_design]
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
set_property src_info {type:SCOPED_XDC file:73 line:16 export:INPUT save:NONE read:READ} [current_design]
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
set_property src_info {type:SCOPED_XDC file:73 line:17 export:INPUT save:NONE read:READ} [current_design]
# (2) AMD shall not be liable (whether in contract or tort,
set_property src_info {type:SCOPED_XDC file:73 line:18 export:INPUT save:NONE read:READ} [current_design]
# including negligence, or under any other theory of
set_property src_info {type:SCOPED_XDC file:73 line:19 export:INPUT save:NONE read:READ} [current_design]
# liability) for any loss or damage of any kind or nature
set_property src_info {type:SCOPED_XDC file:73 line:20 export:INPUT save:NONE read:READ} [current_design]
# related to, arising under or in connection with these
set_property src_info {type:SCOPED_XDC file:73 line:21 export:INPUT save:NONE read:READ} [current_design]
# materials, including for any direct, or any indirect,
set_property src_info {type:SCOPED_XDC file:73 line:22 export:INPUT save:NONE read:READ} [current_design]
# special, incidental, or consequential loss or damage
set_property src_info {type:SCOPED_XDC file:73 line:23 export:INPUT save:NONE read:READ} [current_design]
# (including loss of data, profits, goodwill, or any type of
set_property src_info {type:SCOPED_XDC file:73 line:24 export:INPUT save:NONE read:READ} [current_design]
# loss or damage suffered as a result of any action brought
set_property src_info {type:SCOPED_XDC file:73 line:25 export:INPUT save:NONE read:READ} [current_design]
# by a third party) even if such damage or loss was
set_property src_info {type:SCOPED_XDC file:73 line:26 export:INPUT save:NONE read:READ} [current_design]
# reasonably foreseeable or AMD had been advised of the
set_property src_info {type:SCOPED_XDC file:73 line:27 export:INPUT save:NONE read:READ} [current_design]
# possibility of the same.
set_property src_info {type:SCOPED_XDC file:73 line:28 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:73 line:29 export:INPUT save:NONE read:READ} [current_design]
# CRITICAL APPLICATIONS
set_property src_info {type:SCOPED_XDC file:73 line:30 export:INPUT save:NONE read:READ} [current_design]
# AMD products are not designed or intended to be fail-
set_property src_info {type:SCOPED_XDC file:73 line:31 export:INPUT save:NONE read:READ} [current_design]
# safe, or for use in any application requiring fail-safe
set_property src_info {type:SCOPED_XDC file:73 line:32 export:INPUT save:NONE read:READ} [current_design]
# performance, such as life-support or safety devices or
set_property src_info {type:SCOPED_XDC file:73 line:33 export:INPUT save:NONE read:READ} [current_design]
# systems, Class III medical devices, nuclear facilities,
set_property src_info {type:SCOPED_XDC file:73 line:34 export:INPUT save:NONE read:READ} [current_design]
# applications related to the deployment of airbags, or any
set_property src_info {type:SCOPED_XDC file:73 line:35 export:INPUT save:NONE read:READ} [current_design]
# other applications that could lead to death, personal
set_property src_info {type:SCOPED_XDC file:73 line:36 export:INPUT save:NONE read:READ} [current_design]
# injury, or severe property or environmental damage
set_property src_info {type:SCOPED_XDC file:73 line:37 export:INPUT save:NONE read:READ} [current_design]
# (individually and collectively, "Critical
set_property src_info {type:SCOPED_XDC file:73 line:38 export:INPUT save:NONE read:READ} [current_design]
# Applications"). Customer assumes the sole risk and
set_property src_info {type:SCOPED_XDC file:73 line:39 export:INPUT save:NONE read:READ} [current_design]
# liability of any use of AMD products in Critical
set_property src_info {type:SCOPED_XDC file:73 line:40 export:INPUT save:NONE read:READ} [current_design]
# Applications, subject only to applicable laws and
set_property src_info {type:SCOPED_XDC file:73 line:41 export:INPUT save:NONE read:READ} [current_design]
# regulations governing limitations on product liability.
set_property src_info {type:SCOPED_XDC file:73 line:42 export:INPUT save:NONE read:READ} [current_design]
#
set_property src_info {type:SCOPED_XDC file:73 line:43 export:INPUT save:NONE read:READ} [current_design]
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
set_property src_info {type:SCOPED_XDC file:73 line:44 export:INPUT save:NONE read:READ} [current_design]
# PART OF THIS FILE AT ALL TIMES.
set_property src_info {type:SCOPED_XDC file:73 line:45 export:INPUT save:NONE read:READ} [current_design]
############################################################
set_property src_info {type:SCOPED_XDC file:73 line:46 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:73 line:49 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:73 line:53 export:INPUT save:NONE read:READ} [current_design]

set_property src_info {type:SCOPED_XDC file:73 line:64 export:INPUT save:NONE read:READ} [current_design]

