Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/GCD_test_isim_beh.exe -prj C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/GCD_test_beh.prj work.GCD_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/sub.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/NEQ.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/less_than.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/FBW21MUX.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/dff.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/struc_datapath.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/debouncer.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/ccontroller_FSM.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/GCD_wrapper_func.v" into library work
Analyzing Verilog file "C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/GCD_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160148 KB
Fuse CPU Usage: 249 ms
Compiling module debouncer
Compiling module ccontroller_FSM
Compiling module mux_21
Compiling module dff
Compiling module NEQ
Compiling module less_than
Compiling module sub
Compiling module struc_datapath
Compiling module GCD_wrapper_func
Compiling module GCD_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/brend/Desktop/Computer System Design/Lab_5_Final/Lab_5/GCD_test_isim_beh.exe
Fuse Memory Usage: 166648 KB
Fuse CPU Usage: 436 ms
