Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul  2 10:56:01 2020
| Host         : DESKTOP-8PAFVVI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_shift_timing_summary_routed.rpt -pb vga_shift_timing_summary_routed.pb -rpx vga_shift_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_shift
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    104.678        0.000                      0                  138        0.275        0.000                      0                  138        7.000        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 55.556}       111.111         9.000           
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      104.678        0.000                      0                  138        0.275        0.000                      0                  138       55.056        0.000                       0                    80  
  clkfbout_clk_wiz_0                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      104.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.678ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 2.243ns (36.235%)  route 3.947ns (63.765%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 110.144 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.682     4.826    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.105     4.931 r  rgb[15]_i_1/O
                         net (fo=5, routed)           0.767     5.698    rgb[15]_i_1_n_0
    SLICE_X112Y89        FDRE                                         r  rgb_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.413   110.144    vpg_pclk_OBUF
    SLICE_X112Y89        FDRE                                         r  rgb_reg[15]_lopt_replica/C
                         clock pessimism              0.413   110.557    
                         clock uncertainty           -0.152   110.406    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.029   110.377    rgb_reg[15]_lopt_replica
  -------------------------------------------------------------------
                         required time                        110.377    
                         arrival time                          -5.698    
  -------------------------------------------------------------------
                         slack                                104.678    

Slack (MET) :             104.699ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.243ns (38.828%)  route 3.534ns (61.172%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 110.146 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.538     4.682    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I1_O)        0.105     4.787 r  rgb[5]_i_1/O
                         net (fo=5, routed)           0.498     5.285    rgb[5]_i_1_n_0
    SLICE_X112Y92        FDRE                                         r  rgb_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.415   110.146    vpg_pclk_OBUF
    SLICE_X112Y92        FDRE                                         r  rgb_reg[5]/C
                         clock pessimism              0.413   110.559    
                         clock uncertainty           -0.152   110.408    
    SLICE_X112Y92        FDRE (Setup_fdre_C_R)       -0.423   109.985    rgb_reg[5]
  -------------------------------------------------------------------
                         required time                        109.985    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                104.699    

Slack (MET) :             104.770ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[5]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.243ns (38.828%)  route 3.534ns (61.172%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 110.146 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.538     4.682    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I1_O)        0.105     4.787 r  rgb[5]_i_1/O
                         net (fo=5, routed)           0.498     5.285    rgb[5]_i_1_n_0
    SLICE_X113Y92        FDRE                                         r  rgb_reg[5]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.415   110.146    vpg_pclk_OBUF
    SLICE_X113Y92        FDRE                                         r  rgb_reg[5]_lopt_replica/C
                         clock pessimism              0.413   110.559    
                         clock uncertainty           -0.152   110.408    
    SLICE_X113Y92        FDRE (Setup_fdre_C_R)       -0.352   110.056    rgb_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                        110.056    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                104.770    

Slack (MET) :             104.770ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[5]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.243ns (38.828%)  route 3.534ns (61.172%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 110.146 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.538     4.682    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I1_O)        0.105     4.787 r  rgb[5]_i_1/O
                         net (fo=5, routed)           0.498     5.285    rgb[5]_i_1_n_0
    SLICE_X113Y92        FDRE                                         r  rgb_reg[5]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.415   110.146    vpg_pclk_OBUF
    SLICE_X113Y92        FDRE                                         r  rgb_reg[5]_lopt_replica_2/C
                         clock pessimism              0.413   110.559    
                         clock uncertainty           -0.152   110.408    
    SLICE_X113Y92        FDRE (Setup_fdre_C_R)       -0.352   110.056    rgb_reg[5]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        110.056    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                104.770    

Slack (MET) :             104.770ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[5]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.243ns (38.828%)  route 3.534ns (61.172%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 110.146 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.538     4.682    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I1_O)        0.105     4.787 r  rgb[5]_i_1/O
                         net (fo=5, routed)           0.498     5.285    rgb[5]_i_1_n_0
    SLICE_X113Y92        FDRE                                         r  rgb_reg[5]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.415   110.146    vpg_pclk_OBUF
    SLICE_X113Y92        FDRE                                         r  rgb_reg[5]_lopt_replica_3/C
                         clock pessimism              0.413   110.559    
                         clock uncertainty           -0.152   110.408    
    SLICE_X113Y92        FDRE (Setup_fdre_C_R)       -0.352   110.056    rgb_reg[5]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        110.056    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                104.770    

Slack (MET) :             104.770ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[5]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.243ns (38.828%)  route 3.534ns (61.172%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.965ns = ( 110.146 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.538     4.682    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I1_O)        0.105     4.787 r  rgb[5]_i_1/O
                         net (fo=5, routed)           0.498     5.285    rgb[5]_i_1_n_0
    SLICE_X113Y92        FDRE                                         r  rgb_reg[5]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.415   110.146    vpg_pclk_OBUF
    SLICE_X113Y92        FDRE                                         r  rgb_reg[5]_lopt_replica_4/C
                         clock pessimism              0.413   110.559    
                         clock uncertainty           -0.152   110.408    
    SLICE_X113Y92        FDRE (Setup_fdre_C_R)       -0.352   110.056    rgb_reg[5]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                        110.056    
                         arrival time                          -5.285    
  -------------------------------------------------------------------
                         slack                                104.770    

Slack (MET) :             104.811ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[15]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 2.243ns (37.044%)  route 3.812ns (62.956%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 110.144 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.682     4.826    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.105     4.931 r  rgb[15]_i_1/O
                         net (fo=5, routed)           0.632     5.563    rgb[15]_i_1_n_0
    SLICE_X112Y89        FDRE                                         r  rgb_reg[15]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.413   110.144    vpg_pclk_OBUF
    SLICE_X112Y89        FDRE                                         r  rgb_reg[15]_lopt_replica_3/C
                         clock pessimism              0.413   110.557    
                         clock uncertainty           -0.152   110.406    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.031   110.375    rgb_reg[15]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        110.375    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                104.811    

Slack (MET) :             104.819ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[15]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 2.243ns (37.093%)  route 3.804ns (62.907%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 110.144 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.682     4.826    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT5 (Prop_lut5_I0_O)        0.105     4.931 r  rgb[15]_i_1/O
                         net (fo=5, routed)           0.624     5.555    rgb[15]_i_1_n_0
    SLICE_X112Y89        FDRE                                         r  rgb_reg[15]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.413   110.144    vpg_pclk_OBUF
    SLICE_X112Y89        FDRE                                         r  rgb_reg[15]_lopt_replica_2/C
                         clock pessimism              0.413   110.557    
                         clock uncertainty           -0.152   110.406    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.031   110.375    rgb_reg[15]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        110.375    
                         arrival time                          -5.555    
  -------------------------------------------------------------------
                         slack                                104.819    

Slack (MET) :             104.946ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.243ns (37.797%)  route 3.691ns (62.203%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 110.144 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.671     4.815    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I5_O)        0.105     4.920 r  rgb[7]_i_1/O
                         net (fo=3, routed)           0.522     5.443    rgb[7]_i_1_n_0
    SLICE_X112Y89        FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.413   110.144    vpg_pclk_OBUF
    SLICE_X112Y89        FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.413   110.557    
                         clock uncertainty           -0.152   110.406    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.017   110.389    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                        110.389    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                104.946    

Slack (MET) :             104.961ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            rgb_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_out1_clk_wiz_0 rise@111.111ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.934ns  (logic 2.243ns (37.797%)  route 3.691ns (62.203%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.967ns = ( 110.144 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.413ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.502    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.247    -3.745 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.148    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.063 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.571    -0.492    vpg_pclk_OBUF
    SLICE_X106Y91        FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y91        FDRE (Prop_fdre_C_Q)         0.379    -0.113 f  y_reg[3]/Q
                         net (fo=6, routed)           0.829     0.717    y_reg[3]
    SLICE_X104Y93        LUT1 (Prop_lut1_I0_O)        0.105     0.822 r  rgb[23]_i_86/O
                         net (fo=1, routed)           0.000     0.822    rgb[23]_i_86_n_0
    SLICE_X104Y93        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     1.138 r  rgb_reg[23]_i_80/CO[3]
                         net (fo=1, routed)           0.000     1.138    rgb_reg[23]_i_80_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.238 r  rgb_reg[23]_i_64/CO[3]
                         net (fo=1, routed)           0.000     1.238    rgb_reg[23]_i_64_n_0
    SLICE_X104Y95        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.495 r  rgb_reg[23]_i_63/O[1]
                         net (fo=2, routed)           0.851     2.346    rgb_reg[23]_i_63_n_6
    SLICE_X107Y94        LUT4 (Prop_lut4_I2_O)        0.245     2.591 r  rgb[23]_i_26/O
                         net (fo=1, routed)           0.000     2.591    rgb[23]_i_26_n_0
    SLICE_X107Y94        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     3.066 r  rgb_reg[23]_i_5/CO[2]
                         net (fo=3, routed)           0.817     3.883    rgb3
    SLICE_X111Y92        LUT4 (Prop_lut4_I1_O)        0.261     4.144 r  rgb[15]_i_2/O
                         net (fo=3, routed)           0.671     4.815    rgb[15]_i_2_n_0
    SLICE_X112Y92        LUT6 (Prop_lut6_I5_O)        0.105     4.920 r  rgb[7]_i_1/O
                         net (fo=3, routed)           0.522     5.443    rgb[7]_i_1_n_0
    SLICE_X112Y89        FDRE                                         r  rgb_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N18                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327   112.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   113.441    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.242   107.200 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454   108.654    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077   108.731 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          1.413   110.144    vpg_pclk_OBUF
    SLICE_X112Y89        FDRE                                         r  rgb_reg[7]_lopt_replica_2/C
                         clock pessimism              0.413   110.557    
                         clock uncertainty           -0.152   110.406    
    SLICE_X112Y89        FDRE (Setup_fdre_C_D)       -0.002   110.404    rgb_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        110.404    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                104.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 cnt_v_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cnt_v_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.274ns (66.936%)  route 0.135ns (33.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.635    -0.585    vpg_pclk_OBUF
    SLICE_X108Y93        FDRE                                         r  cnt_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  cnt_v_reg[10]/Q
                         net (fo=6, routed)           0.135    -0.285    cnt_v_reg[10]
    SLICE_X108Y93        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.175 r  cnt_v_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.175    cnt_v_reg[8]_i_1_n_5
    SLICE_X108Y93        FDRE                                         r  cnt_v_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.905    -0.824    vpg_pclk_OBUF
    SLICE_X108Y93        FDRE                                         r  cnt_v_reg[10]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X108Y93        FDRE (Hold_fdre_C_D)         0.134    -0.451    cnt_v_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cnt_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.274ns (65.095%)  route 0.147ns (34.905%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.634    -0.586    vpg_pclk_OBUF
    SLICE_X108Y91        FDRE                                         r  cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  cnt_v_reg[2]/Q
                         net (fo=8, routed)           0.147    -0.275    cnt_v_reg[2]
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.165 r  cnt_v_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.165    cnt_v_reg[0]_i_2_n_5
    SLICE_X108Y91        FDRE                                         r  cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.904    -0.825    vpg_pclk_OBUF
    SLICE_X108Y91        FDRE                                         r  cnt_v_reg[2]/C
                         clock pessimism              0.240    -0.586    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.134    -0.452    cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 cnt_v_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cnt_v_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.310ns (69.609%)  route 0.135ns (30.391%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.635    -0.585    vpg_pclk_OBUF
    SLICE_X108Y93        FDRE                                         r  cnt_v_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y93        FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  cnt_v_reg[10]/Q
                         net (fo=6, routed)           0.135    -0.285    cnt_v_reg[10]
    SLICE_X108Y93        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.139 r  cnt_v_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    cnt_v_reg[8]_i_1_n_4
    SLICE_X108Y93        FDRE                                         r  cnt_v_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.905    -0.824    vpg_pclk_OBUF
    SLICE_X108Y93        FDRE                                         r  cnt_v_reg[11]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X108Y93        FDRE (Hold_fdre_C_D)         0.134    -0.451    cnt_v_reg[11]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.180%)  route 0.172ns (40.820%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.634    -0.586    vpg_pclk_OBUF
    SLICE_X106Y92        FDRE                                         r  y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  y_reg[7]/Q
                         net (fo=6, routed)           0.172    -0.273    y_reg[7]
    SLICE_X106Y92        LUT3 (Prop_lut3_I2_O)        0.045    -0.228 r  y[4]_i_6/O
                         net (fo=1, routed)           0.000    -0.228    y[4]_i_6_n_0
    SLICE_X106Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.165 r  y_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    y_reg[4]_i_1_n_4
    SLICE_X106Y92        FDRE                                         r  y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.904    -0.825    vpg_pclk_OBUF
    SLICE_X106Y92        FDRE                                         r  y_reg[7]/C
                         clock pessimism              0.240    -0.586    
    SLICE_X106Y92        FDRE (Hold_fdre_C_D)         0.105    -0.481    y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.168%)  route 0.172ns (40.832%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.635    -0.585    vpg_pclk_OBUF
    SLICE_X106Y93        FDRE                                         r  y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  y_reg[11]/Q
                         net (fo=4, routed)           0.172    -0.272    y_reg[11]
    SLICE_X106Y93        LUT3 (Prop_lut3_I0_O)        0.045    -0.227 r  y[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.227    y[8]_i_5_n_0
    SLICE_X106Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.164 r  y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    y_reg[8]_i_1_n_4
    SLICE_X106Y93        FDRE                                         r  y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.905    -0.824    vpg_pclk_OBUF
    SLICE_X106Y93        FDRE                                         r  y_reg[11]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X106Y93        FDRE (Hold_fdre_C_D)         0.105    -0.480    y_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.516%)  route 0.167ns (39.484%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.635    -0.585    vpg_pclk_OBUF
    SLICE_X109Y94        FDRE                                         r  x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  x_reg[0]/Q
                         net (fo=5, routed)           0.167    -0.276    x_reg[0]
    SLICE_X109Y94        LUT3 (Prop_lut3_I2_O)        0.045    -0.231 r  x[0]_i_10/O
                         net (fo=1, routed)           0.000    -0.231    x[0]_i_10_n_0
    SLICE_X109Y94        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  x_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.161    x_reg[0]_i_1_n_7
    SLICE_X109Y94        FDRE                                         r  x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.905    -0.824    vpg_pclk_OBUF
    SLICE_X109Y94        FDRE                                         r  x_reg[0]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X109Y94        FDRE (Hold_fdre_C_D)         0.105    -0.480    x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 x_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.516%)  route 0.167ns (39.484%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.635    -0.585    vpg_pclk_OBUF
    SLICE_X109Y96        FDRE                                         r  x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  x_reg[8]/Q
                         net (fo=5, routed)           0.167    -0.276    x_reg[8]
    SLICE_X109Y96        LUT3 (Prop_lut3_I2_O)        0.045    -0.231 r  x[8]_i_8/O
                         net (fo=1, routed)           0.000    -0.231    x[8]_i_8_n_0
    SLICE_X109Y96        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.161 r  x_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.161    x_reg[8]_i_1_n_7
    SLICE_X109Y96        FDRE                                         r  x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.905    -0.824    vpg_pclk_OBUF
    SLICE_X109Y96        FDRE                                         r  x_reg[8]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X109Y96        FDRE (Hold_fdre_C_D)         0.105    -0.480    x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 flag_y_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            flag_y_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.389%)  route 0.232ns (52.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.607    -0.613    vpg_pclk_OBUF
    SLICE_X104Y92        FDRE                                         r  flag_y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  flag_y_reg/Q
                         net (fo=25, routed)          0.232    -0.216    flag_y
    SLICE_X104Y92        LUT6 (Prop_lut6_I3_O)        0.045    -0.171 r  flag_y_i_1/O
                         net (fo=1, routed)           0.000    -0.171    flag_y_i_1_n_0
    SLICE_X104Y92        FDRE                                         r  flag_y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.878    -0.851    vpg_pclk_OBUF
    SLICE_X104Y92        FDRE                                         r  flag_y_reg/C
                         clock pessimism              0.239    -0.613    
    SLICE_X104Y92        FDRE (Hold_fdre_C_D)         0.121    -0.492    flag_y_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 cnt_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cnt_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.155%)  route 0.226ns (54.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.636    -0.584    vpg_pclk_OBUF
    SLICE_X111Y93        FDRE                                         r  cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.443 f  cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.226    -0.217    cnt_h_reg_n_0_[0]
    SLICE_X111Y93        LUT2 (Prop_lut2_I1_O)        0.045    -0.172 r  cnt_h[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    cnt_h[0]_i_1_n_0
    SLICE_X111Y93        FDRE                                         r  cnt_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.908    -0.821    vpg_pclk_OBUF
    SLICE_X111Y93        FDRE                                         r  cnt_h_reg[0]/C
                         clock pessimism              0.238    -0.584    
    SLICE_X111Y93        FDRE (Hold_fdre_C_D)         0.091    -0.493    cnt_h_reg[0]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 cnt_v_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            cnt_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.310ns (67.845%)  route 0.147ns (32.155%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.669    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.774 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.245    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.219 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.634    -0.586    vpg_pclk_OBUF
    SLICE_X108Y91        FDRE                                         r  cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y91        FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  cnt_v_reg[2]/Q
                         net (fo=8, routed)           0.147    -0.275    cnt_v_reg[2]
    SLICE_X108Y91        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.129 r  cnt_v_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.129    cnt_v_reg[0]_i_2_n_4
    SLICE_X108Y91        FDRE                                         r  cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.897    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.334 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.758    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.729 r  clock/inst/clkout1_buf/O
                         net (fo=79, routed)          0.904    -0.825    vpg_pclk_OBUF
    SLICE_X108Y91        FDRE                                         r  cnt_v_reg[3]/C
                         clock pessimism              0.240    -0.586    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.134    -0.452    cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         111.111     109.519    BUFGCTRL_X0Y16   clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         111.111     109.862    MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X111Y93    cnt_h_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X108Y95    cnt_h_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X108Y95    cnt_h_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X108Y95    cnt_h_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X108Y95    cnt_h_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X111Y93    cnt_h_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X108Y95    cnt_h_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X108Y95    cnt_h_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       111.111     102.249    MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         55.556      55.056     SLICE_X113Y91    vpg_hs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y91    rgb_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y91    rgb_reg[14]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y91    rgb_reg[14]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y93    cnt_h_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y93    cnt_h_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y93    cnt_h_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y93    cnt_h_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X110Y96    flag_x_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X110Y96    flag_x_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y93    cnt_h_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X108Y95    cnt_h_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X108Y95    cnt_h_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X108Y95    cnt_h_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X108Y95    cnt_h_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X111Y93    cnt_h_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X108Y95    cnt_h_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X108Y95    cnt_h_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X108Y95    cnt_h_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X108Y91    cnt_v_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clock/inst/mmcm_adv_inst/CLKFBOUT



