$date
	Sun Oct 23 06:13:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#280456
b11001 !
1"
#280458
b11001 &
b11001 %
1$
#280459
0"
#280462
b1001100 &
b1001100 %
#280466
b100110 &
b100110 %
#280470
b10011 &
b10011 %
#280474
b111010 &
b111010 %
#280478
b11101 &
b11101 %
#280482
b1011000 &
b1011000 %
#280486
b101100 &
b101100 %
#280490
b10110 &
b10110 %
#280494
b1011 &
b1011 %
#280498
b100010 &
b100010 %
#280502
b10001 &
b10001 %
#280506
b110100 &
b110100 %
#280510
b11010 &
b11010 %
#280514
b1101 &
b1101 %
#280518
b101000 &
b101000 %
#280522
b10100 &
b10100 %
#280526
b1010 &
b1010 %
#280530
b101 &
b101 %
#280534
b10000 &
b10000 %
#280538
b1000 &
b1000 %
#280542
b100 &
b100 %
#280546
b10 &
b10 %
#280550
b1 &
1#
b1 %
#280554
b0 &
b0 %
0#
0$
#1307714
b10101 &
b10101 %
1$
b10101 !
1"
#1307715
0"
#1307718
b1000000 &
b1000000 %
#1307722
b100000 &
b100000 %
#1307726
b10000 &
b10000 %
#1307730
b1000 &
b1000 %
#1307734
b100 &
b100 %
#1307738
b10 &
b10 %
#1307742
b1 &
1#
b1 %
#1307746
b0 &
b0 %
0#
0$
#2292864
b10 !
1"
#2292866
b10 &
b10 %
1$
#2292867
0"
#2292870
b1 &
1#
b1 %
#2292874
b0 &
b0 %
0#
0$
#4500012
