module_name: senseamp
description: circuit configuration using regenerative_latch interface
pins:
  vdd:
    name: avdd
    description: power supply
    direction: input
    datatype: pwl
  inp:
    name: vip
    description: positive input
    direction: input
    datatype: pwl
  inn:
    name: vin
    description: negative input
    direction: input
    datatype: pwl
  clk:
    name: clk_latch
    description: sampling clock
    direction: input
    datatype: logic
    constraint:
      act_high: 
        value: True
        description: sampling phase is when clk is high
  out:
    name: outp
    description: positive output
    direction: output
    datatype: logic
    constraint:
      precharge:
        value: 1
        description: precharged value (1 or 0)
  outb:
    name: outn
    description: negative output
    direction: output
    datatype: logic
    constraint:
      precharge:
        value: 1
        description: precharged value (1 or 0)

metrics: # optional behaviors to be incorporated in a model
      
modelparams:
  v_os:
    description: input referred static offset voltage
    datatype: real
    value: 0.0
  etol_v_icm:
    description: resolution of common-mode voltage input
    datatype: real
    value: 0.01
  etol_supply:
    description: resolution of supply
    datatype: real
    value: 0.01
  rep_tp:
    description: sampling/propagation delay
    datatype: real
    value: 100e-12
  rep_gain:
    description: dc gain in sampling/propagation 
    datatype: real
    value: 1.0
  rep_vth:
    description: threshold voltage of the ideal quantizer
    datatype: real
    value: 0.3
  rep_tau:
    description: time constant in regeneration phase
    datatype: real
    value: 4e-12
