# do {Regfiles_tb_simulate.do}
# vsim -voptargs=""+acc"" -L unisims_ver -L unimacro_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.Regfiles_tb xil_defaultlib.glbl 
# Start time: 13:02:34 on Nov 28,2023
# Loading xil_defaultlib.Regfiles_tb
# Loading xil_defaultlib.Regfiles
# Loading xil_defaultlib.ram
# Loading xil_defaultlib.glbl
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 13:05:34 on Nov 28,2023, Elapsed time: 0:03:00
# Errors: 0, Warnings: 0
