%# -*- coding: utf-8-unix -*-

@ARTICLE{Thomas-AICHistory-2007, 
	author={Thomas H. Lee}, 
	journal={IEEE Solid-State Circuits Society Newsletter}, 
	title={Tales of the continuum: a subsampled history of analog circuits}, 
	year={2007}, 
	volume={12}, 
	number={4}, 
	pages={38-51}, 
	month={Fall},
}

@ONLINE{Gabriel-AICWhy,
	author = {Gabriel Alfonso Rincon-Mora},
	title = {Analog integrated circuit design: why?},
	url = {http://users.ece.gatech.edu/~rincon/classes/ana_why.pdf},
}

@INPROCEEDINGS{Ghasi-VLSID-2009, 
	author={Ghasi Agarwal and Prakash Bare}, 
	booktitle={Proc. IEEE Int'l Conf. on VLSI Design (VLSID)}, 
	title={Why is design automation and reuse of analog designs increasingly trailing the digital world?}, 
	year={2009}, 
	pages={17},
	month={Jan},
}

@INPROCEEDINGS{Zheying-ICASIC-2003, 
	author={Zheying Li and Li Luo and Jiren Yuan}, 
	booktitle={Proc. Int'l Conf. on ASIC (ICASIC)}, 
	title={A study on analog IP blocks for mixed-signal SoC}, 
	year={2003}, 
	pages={564-567},
	month={Oct},
}

@ARTICLE{Saleh-SoC-2006, 
	author={Saleh, R. and Wilton, S. and Mirabbasi, S. and Hu, A. and Greenstreet, M. and Lemieux, G. and Pande, P. P. and Grecu, C. and Ivanov, A.}, 
	journal={Proceedings of the IEEE}, 
	title={System-on-Chip: Reuse and Integration}, 
	year={2006}, 
	volume={94}, 
	number={6}, 
	pages={1050-1069}, 
	month={June},
}

@BOOK{Lin-Symb,
	title={Symbolic Network Analysis},
	author={Pen-Min Lin},
	year={1991},
	publisher={Elsevier},
	address={New York},
}

@INPROCEEDINGS{Zivkovic-TopoSimp-1995, 
	author={\v{Z}ivkovi\'{c}, V. and Petkovi\'{c}, P.}, 
	booktitle={Proc. Int'l Conf. on Microelectronics (ICMEL)}, 
	title={Topological level of symbolic approximation in analog circuit design}, 
	year={1995}, 
	volume={2}, 
	pages={521-524},
	month={Sep},
}

@INPROCEEDINGS{Fino-SFG-1998, 
	author={Fino, M. H. and Mour\~{a}o, L. J.}, 
	booktitle={Proc. IEEE Int'l Conf. on Electronics, Circuits and Systems (ICECS)}, 
	title={SymbSI-a program for the symbolic signal flow graph generation of switched current circuits}, 
	year={1998}, 
	volume={3}, 
	pages={211-214}, 
	month={Sep},
}

@ARTICLE{Nebel-SFG-1995, 
	author={Nebel, G. and Kleine, U. and Pfleiderer, H.-J.}, 
	journal={IEEE J. Solid-State Circuits}, 
	title={Symbolic pole/zero calculation using SANTAFE}, 
	year={1995}, 
	volume={30}, 
	number={7}, 
	pages={752-761}, 
	month={Jul},
}

@ARTICLE{Shieu-TG-1974, 
	author={Shin-Dong Shieu and Chan, S.-P.}, 
	journal={IEEE Trans Circuits and Systems}, 
	title={Topological formulation of symbolic network functions and sensitivity analysis of active networks}, 
	year={1974}, 
	volume={21}, 
	number={1}, 
	pages={39-45}, 
	month={Jan},
}

@ARTICLE{Gielen-SymbSurvey-1998, 
	author={Wambacq, P. and Gielen, G.G.E. and Sansen, Willy}, 
	journal={IEEE Trans. Circuits and Systems II: Analog and Digital Signal Processing}, 
	title={Symbolic network analysis methods for practical analog integrated circuits: a survey}, 
	year={1998}, 
	volume={45}, 
	number={10}, 
	pages={1331-1341}, 
	month={Oct},
}

@book{Nagel-SPICE-1973,
	title={SPICE: Simulation program with integrated circuit emphasis},
	author={Laurence William Nagel and Donald O. Pederson},
	year={1973},
	publisher={Electronics Research Laboratory, College of Engineering, University of California, Berkeley}
}

@ARTICLE{Sheldon-DDD-2000,
	author={C.-J.R. Shi and Xiang-Dong Tan},
	journal={IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems},
	title={Canonical symbolic analysis of large analog circuits with determinant decision diagrams},
	year={2000},
	month={January},
	volume={19},
	number={1},
	pages={1-18},
}

@ARTICLE{Bryant-BDD-1986,
	author={R. E. Bryant},
	journal={IEEE Trans. Computers},
	title={Graph-based algorithms for boolean function manipulation},
	year={1986},
	month={August},
	volume={C-35},
	number={8},
	pages={677-691},
}

@ARTICLE{Gielen-ISAAC-1989,
	author={Georges Gielen and Herman Walscharts and Willy Sansen},
	journal={IEEE J. Solid-State Circuits},
	title={{ISAAC}: a symbolic simulator for analog integrated circuits},
	year={1989},
	month={December},
	volume={24},
	number={6},
	pages={1587-1597},
}

@INPROCEEDINGS{Fern-SDG-1994,
	author={F. V. Fern{\'{a}}ndez and P. Wambacq and G. Gielen and A. Rodr{\'{\i}}guez-V{\'{a}}zquez and W. Sansen},
	booktitle={Proc. IEEE Int'l Symp. on Circuits and Systems (ISCAS)},
	title={Symbolic analysis of large analog integrated circuits by approximation during expression generation},
	year={1994},
	month={May},
	pages={25-28},
}

@ARTICLE{Hsu-SBG-1994,
	author={Jer-Jaw Hsu and C. Sechen},
	journal={IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications},
	title={{DC} small signal symbolic analysis of large analog integrated circuits},
	year={1994},
	month={December},
	volume={41},
	number={12},
	pages={817-828},
}

@ARTICLE{GShi-GPDD-2013,
	author={Guoyong Shi},
	journal={IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems},
	title={Graph-pair decision diagram construction for topological symbolic circuit analysis},
	volume={32},
	number={2},
	pages={275-288},
	year={2013},
	month={February}
}

@ARTICLE{GShi-GPDDSurvey-2013,
	title={A survey on binary decision diagram approaches to symbolic analysis of analog integrated circuits},
	author={Guoyong Shi},
	journal={Analog Integrated Circuits and Signal Processing},
	volume={74},
	number={2},
	pages={331-343},
	year={2013},
}

@INPROCEEDINGS{ChengJiandong-SC-2013, 
	author={Jiandong Cheng and Guoyong Shi and Tai, A. and Lee, F.}, 
	booktitle={Proc. IEEE Region 10 Conference (TENCON)}, 
	title={Symbolic fault modeling for switched-capacitor circuits}, 
	year={2013}, 
	pages={1-4}, 
	month={Oct},
}

@INPROCEEDINGS{ChengJiandong-SDM-TENCON-2013, 
	author={Jiandong Cheng and Guoyong Shi and Ailin Zhang}, 
	booktitle={Proc. IEEE Region 10 Conference (TENCON)}, 
	title={A fast SNR estimation method for sigma-delta modulator design}, 
	year={2013}, 
	pages={1-4}, 
	month={Oct},
}

@INPROCEEDINGS{ChengJiandong-SDM-ASPDAC-2013, 
	author={Jiandong Cheng and Guoyong Shi}, 
	booktitle={Proc. Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
	title={Symbolic computation of SNR for variational analysis of sigma-delta modulator}, 
	year={2014}, 
	pages={443-448}, 
	month={Jan},
}

@inproceedings{ZhangHe-Slew-2011,
	title={Symbolic behavioral modeling for slew and settling analysis of operational amplifiers},
	author={Zhang, He and Shi, Guoyong},
	booktitle={Proc. IEEE Int'l Midwest Symp. on Circuits and Systems (MWSCAS)},
	pages={1-4},
	year={2011},
	month={Aug},
}

@INPROCEEDINGS{ZhangAilin-Slew-2015, 
	author={Ailin Zhang and Guoyong Shi}, 
	booktitle={Proc. IEEE Int'l Symp. on Circuits and Systems (ISCAS)}, 
	title={A symbolic SC integrator model for fast time-response simulation}, 
	year={2015}, 
	pages={1949-1952}, 
	month={May},
}

@INPROCEEDINGS{MengXiaoxuan-Sens-2009, 
	author={Guoyong Shi and Xiaoxuan Meng}, 
	booktitle={Proc. IEEE Int'l Symp. on Circuits and Systems (ISCAS)}, 
	title={Variational analog integrated circuit design via symbolic sensitivity analysis}, 
	year={2009}, 
	pages={3002-3005}, 
	month={May},
}

@INPROCEEDINGS{WengBinbin-Sens-2011, 
	author={Binbin Weng and Guoyong Shi}, 
	booktitle={Proc. Int'l Symp. on Integrated Circuits (ISIC)}, 
	title={Design optimization of MOS operational amplifiers using finite difference sensitivity}, 
	year={2011}, 
	pages={277-280}, 
	month={Dec},
}

@INPROCEEDINGS{ChenJiajun-Sens-2012, 
	author={Jiajun Chen and Guoyong Shi and Tai, A. and Lee, F.}, 
	booktitle={Proc. IEEE Int'l New Circuits and Systems Conference (NEWCAS)}, 
	title={A size sensitivity method for interactive MOS circuit sizing}, 
	year={2012}, 
	pages={169-172}, 
	month={June},
}

@INPROCEEDINGS{LiXiaopeng-Hier-2011, 
	author={Xiaopeng Li and Hui Xu and Guoyong Shi and Tai, A.}, 
	booktitle={Proc. IEEE Int'l Symp. on Circuits and Systems (ISCAS)}, 
	title={Hierarchical symbolic sensitivity computation with applications to large amplifier circuit design}, 
	year={2011}, 
	pages={2733-2736}, 
	month={May},
}

@INPROCEEDINGS{XuHui-Hier-2011, 
	author={Hui Xu and Guoyong Shi and Xiaopeng Li}, 
	booktitle={Proc. Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
	title={Hierarchical exact symbolic analysis of large analog integrated circuits by symbolic stamps}, 
	year={2011}, 
	pages={19-24}, 
	month={Jan},
}

@INPROCEEDINGS{SongYang-Hier-2012, 
	author={Yang Song and Guoyong Shi}, 
	booktitle={Proc. Asia and South Pacific Design Automation Conference (ASP-DAC)}, 
	title={Hierarchical graph reduction approach to symbolic circuit analysis with data sharing and cancellation-free properties}, 
	year={2012}, 
	pages={541-546}, 
	month={Jan},
}

@thesis{ChenWeiWei-Thesis,
	author = {陈薇薇},
	title = {符号化模拟电路仿真器的实现与应用},
	type = {硕士论文},
	institution = {上海交通大学},
	year = {2007},
	language = {chinese},
}

@thesis{HanbinHu-Thesis,
	author = {胡翰彬},
	title = {模拟电路符号化表达的增量式构造研究},
	type = {学士论文},
	institution = {上海交通大学},
	year = {2013},
	language = {chinese},
}

@BOOK{GRAY-Analog,
	title={Analysis and Design of Analog Integrated Circuits},
	author={Paul R. Gray and Paul J. Hurst and Stephen H. Lewis and Robert G. Meyer},
	year={2001},
	edition={4},
	publisher={John Wiley \& Sons, Inc.},
	address={Singapore},
}

@BOOK{Allen-Analog,
	title={CMOS Analog Integrated Circuit Design},
	author={Phillip E. Allen and Douglas R. Holberg},
	year={2002},
	publisher={Oxford University Press},
	address={New York},
}

@ARTICLE{VB1, 
	author={Grasso, A.D. and Marano, D. and Palumbo, G. and Pennisi, S.}, 
	journal={IEEE Trans. Circuits and Systems II: Express Briefs}, 
	title={Improved reversed nested miller frequency compensation technique with voltage buffer and resistor}, 
	year={2007}, 
	volume={54}, 
	number={5}, 
	pages={382-386}, 
	month={May},
}

@INPROCEEDINGS{VB2, 
	author={Pakala, S.H. and Manda, M. and Surkanti, P.R. and Garimella, A. and Furth, P.M.}, 
	booktitle={Proc. IEEE Int'l Midwest Symposium on Circuits and Systems (MWSCAS)}, 
	title={Voltage buffer compensation using flipped voltage follower in a two-stage CMOS op-amp}, 
	year={2015}, 
	pages={1-4}, 
	month={Aug},
}

@ARTICLE{CB1, 
	author={Palmisano, G. and Palumbo, G.}, 
	journal={IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications}, 
	title={A compensation strategy for two-stage CMOS opamps based on current buffer}, 
	year={1997}, 
	volume={44}, 
	number={3}, 
	pages={257-262}, 
	month={Mar},
}

@ARTICLE{CB2, 
	author={J. Mahattanakul}, 
	journal={IEEE Trans. Circuits and Systems II: Express Briefs}, 
	title={Design procedure for two-stage CMOS operational amplifiers employing current buffer}, 
	year={2005}, 
	volume={52}, 
	number={11}, 
	pages={766-770}, 
	month={Nov},
}

@BOOK{GShi-GPDD,
	title={Advanced Symbolic Analysis for VLSI Systems: Methods and Applications},
	author={Guoyong Shi and Sheldon X.-D. Tan and Esteban Tlelo-Cuautle},
	year={2014},
	address={Berlin},
	publisher={Springer},
}

@INPROCEEDINGS{Sheldon-DDDSimp-1999,
	author={Xiang-Dong Tan and C.-J. Richard Shi},
	booktitle={Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE)},
	title={Interpretable symbolic small-signal characterization of large analog circuits using determinant decision diagrams},
	year={1999},
	month={march},
	pages={448-453},
}

@ARTICLE{GShi-SMOR-2006, 
	author={Guoyong Shi and Bo Hu and C.-J. Richard Shi}, 
	journal={IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems}, 
	title={On symbolic model order reduction}, 
	year={2006}, 
	volume={25}, 
	number={7}, 
	pages={1257-1272}, 
	month={July},
}

@article{Abdullah-Biopotential-2015,
	title={A biopotential amplifier with dynamic capacitor matching for improved CMRR},
	author={Reza Abdullah and Edgar S{\'a}nchez-Sinencio},
	journal={Analog Integrated Circuits and Signal Processing},
	volume={82},
	number={1},
	pages={47--55},
	year={2015},
	month={January},
}

@INPROCEEDINGS{Sawan-CMRR-1999, 
	author={Adnan Harb and Mohamad Sawan}, 
	booktitle={Proc. IEEE Int'l Symp. on Circuits and Systems (ISCAS)}, 
	title={New low-power low-voltage high-CMRR CMOS instrumentation amplifier}, 
	year={1999}, 
	volume={6}, 
	pages={97-100}, 
	month={July},
}

@INPROCEEDINGS{Paul-22dBPSRR-2012,
	author={Paul M. Furth and Sri Harsh Pakala and Annajirao Garimella and Chaitanya Mohan},
	booktitle={Proc. IEEE Custom Integrated Circuits Conference (CICC)},
	title={A 22dB PSRR enhancement in a two-stage CMOS opamp using tail compensation},
	year={2012},
	month={September},
	pages={1-4},
}