INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P1/project_5_P1.sim/sim_1/impl/timing/fourBitAddSubSim_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitAddSub
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P1/project_5_P1.srcs/sim_1/new/fourBitAddSubSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitAddSubSim
