#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x19f38c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19c9f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x19f4bc0 .functor NOT 1, L_0x1a20f00, C4<0>, C4<0>, C4<0>;
L_0x1a20c90 .functor XOR 1, L_0x1a20b50, L_0x1a20bf0, C4<0>, C4<0>;
L_0x1a20df0 .functor XOR 1, L_0x1a20c90, L_0x1a20d50, C4<0>, C4<0>;
v0x1a1b9b0_0 .net *"_ivl_10", 0 0, L_0x1a20d50;  1 drivers
v0x1a1bab0_0 .net *"_ivl_12", 0 0, L_0x1a20df0;  1 drivers
v0x1a1bb90_0 .net *"_ivl_2", 0 0, L_0x1a1e5a0;  1 drivers
v0x1a1bc50_0 .net *"_ivl_4", 0 0, L_0x1a20b50;  1 drivers
v0x1a1bd30_0 .net *"_ivl_6", 0 0, L_0x1a20bf0;  1 drivers
v0x1a1be60_0 .net *"_ivl_8", 0 0, L_0x1a20c90;  1 drivers
v0x1a1bf40_0 .net "a", 0 0, v0x1a18050_0;  1 drivers
v0x1a1bfe0_0 .net "b", 0 0, v0x1a180f0_0;  1 drivers
v0x1a1c080_0 .net "c", 0 0, v0x1a18190_0;  1 drivers
v0x1a1c120_0 .var "clk", 0 0;
v0x1a1c1c0_0 .net "d", 0 0, v0x1a18300_0;  1 drivers
v0x1a1c260_0 .net "out_dut", 0 0, L_0x1a20870;  1 drivers
v0x1a1c300_0 .net "out_ref", 0 0, L_0x1a1d1c0;  1 drivers
v0x1a1c3a0_0 .var/2u "stats1", 159 0;
v0x1a1c440_0 .var/2u "strobe", 0 0;
v0x1a1c4e0_0 .net "tb_match", 0 0, L_0x1a20f00;  1 drivers
v0x1a1c5a0_0 .net "tb_mismatch", 0 0, L_0x19f4bc0;  1 drivers
v0x1a1c660_0 .net "wavedrom_enable", 0 0, v0x1a183f0_0;  1 drivers
v0x1a1c700_0 .net "wavedrom_title", 511 0, v0x1a18490_0;  1 drivers
L_0x1a1e5a0 .concat [ 1 0 0 0], L_0x1a1d1c0;
L_0x1a20b50 .concat [ 1 0 0 0], L_0x1a1d1c0;
L_0x1a20bf0 .concat [ 1 0 0 0], L_0x1a20870;
L_0x1a20d50 .concat [ 1 0 0 0], L_0x1a1d1c0;
L_0x1a20f00 .cmp/eeq 1, L_0x1a1e5a0, L_0x1a20df0;
S_0x19cde50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x19c9f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x19e4740 .functor NOT 1, v0x1a18190_0, C4<0>, C4<0>, C4<0>;
L_0x19f5480 .functor NOT 1, v0x1a180f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1c910 .functor AND 1, L_0x19e4740, L_0x19f5480, C4<1>, C4<1>;
L_0x1a1c9b0 .functor NOT 1, v0x1a18300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1cae0 .functor NOT 1, v0x1a18050_0, C4<0>, C4<0>, C4<0>;
L_0x1a1cbe0 .functor AND 1, L_0x1a1c9b0, L_0x1a1cae0, C4<1>, C4<1>;
L_0x1a1ccc0 .functor OR 1, L_0x1a1c910, L_0x1a1cbe0, C4<0>, C4<0>;
L_0x1a1cd80 .functor AND 1, v0x1a18050_0, v0x1a18190_0, C4<1>, C4<1>;
L_0x1a1ce40 .functor AND 1, L_0x1a1cd80, v0x1a18300_0, C4<1>, C4<1>;
L_0x1a1cf00 .functor OR 1, L_0x1a1ccc0, L_0x1a1ce40, C4<0>, C4<0>;
L_0x1a1d070 .functor AND 1, v0x1a180f0_0, v0x1a18190_0, C4<1>, C4<1>;
L_0x1a1d0e0 .functor AND 1, L_0x1a1d070, v0x1a18300_0, C4<1>, C4<1>;
L_0x1a1d1c0 .functor OR 1, L_0x1a1cf00, L_0x1a1d0e0, C4<0>, C4<0>;
v0x19f4e30_0 .net *"_ivl_0", 0 0, L_0x19e4740;  1 drivers
v0x19f4ed0_0 .net *"_ivl_10", 0 0, L_0x1a1cbe0;  1 drivers
v0x1a16840_0 .net *"_ivl_12", 0 0, L_0x1a1ccc0;  1 drivers
v0x1a16900_0 .net *"_ivl_14", 0 0, L_0x1a1cd80;  1 drivers
v0x1a169e0_0 .net *"_ivl_16", 0 0, L_0x1a1ce40;  1 drivers
v0x1a16b10_0 .net *"_ivl_18", 0 0, L_0x1a1cf00;  1 drivers
v0x1a16bf0_0 .net *"_ivl_2", 0 0, L_0x19f5480;  1 drivers
v0x1a16cd0_0 .net *"_ivl_20", 0 0, L_0x1a1d070;  1 drivers
v0x1a16db0_0 .net *"_ivl_22", 0 0, L_0x1a1d0e0;  1 drivers
v0x1a16e90_0 .net *"_ivl_4", 0 0, L_0x1a1c910;  1 drivers
v0x1a16f70_0 .net *"_ivl_6", 0 0, L_0x1a1c9b0;  1 drivers
v0x1a17050_0 .net *"_ivl_8", 0 0, L_0x1a1cae0;  1 drivers
v0x1a17130_0 .net "a", 0 0, v0x1a18050_0;  alias, 1 drivers
v0x1a171f0_0 .net "b", 0 0, v0x1a180f0_0;  alias, 1 drivers
v0x1a172b0_0 .net "c", 0 0, v0x1a18190_0;  alias, 1 drivers
v0x1a17370_0 .net "d", 0 0, v0x1a18300_0;  alias, 1 drivers
v0x1a17430_0 .net "out", 0 0, L_0x1a1d1c0;  alias, 1 drivers
S_0x1a17590 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x19c9f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1a18050_0 .var "a", 0 0;
v0x1a180f0_0 .var "b", 0 0;
v0x1a18190_0 .var "c", 0 0;
v0x1a18260_0 .net "clk", 0 0, v0x1a1c120_0;  1 drivers
v0x1a18300_0 .var "d", 0 0;
v0x1a183f0_0 .var "wavedrom_enable", 0 0;
v0x1a18490_0 .var "wavedrom_title", 511 0;
S_0x1a17830 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1a17590;
 .timescale -12 -12;
v0x1a17a90_0 .var/2s "count", 31 0;
E_0x19dead0/0 .event negedge, v0x1a18260_0;
E_0x19dead0/1 .event posedge, v0x1a18260_0;
E_0x19dead0 .event/or E_0x19dead0/0, E_0x19dead0/1;
E_0x19ded20 .event negedge, v0x1a18260_0;
E_0x19c69f0 .event posedge, v0x1a18260_0;
S_0x1a17b90 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1a17590;
 .timescale -12 -12;
v0x1a17d90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a17e70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1a17590;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a185f0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x19c9f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1a1d320 .functor NOT 1, v0x1a180f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d390 .functor AND 1, v0x1a18050_0, L_0x1a1d320, C4<1>, C4<1>;
L_0x1a1d470 .functor NOT 1, v0x1a18190_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d4e0 .functor AND 1, L_0x1a1d390, L_0x1a1d470, C4<1>, C4<1>;
L_0x1a1d620 .functor NOT 1, v0x1a18300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d690 .functor AND 1, L_0x1a1d4e0, L_0x1a1d620, C4<1>, C4<1>;
L_0x1a1d7e0 .functor NOT 1, v0x1a180f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1d850 .functor AND 1, v0x1a18050_0, L_0x1a1d7e0, C4<1>, C4<1>;
L_0x1a1d960 .functor AND 1, L_0x1a1d850, v0x1a18190_0, C4<1>, C4<1>;
L_0x1a1db30 .functor NOT 1, v0x1a18300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1dd10 .functor AND 1, L_0x1a1d960, L_0x1a1db30, C4<1>, C4<1>;
L_0x1a1ddd0 .functor NOT 1, v0x1a18050_0, C4<0>, C4<0>, C4<0>;
L_0x1a1dfc0 .functor NOT 1, v0x1a180f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1e140 .functor AND 1, L_0x1a1ddd0, L_0x1a1dfc0, C4<1>, C4<1>;
L_0x1a1df50 .functor AND 1, L_0x1a1e140, v0x1a18190_0, C4<1>, C4<1>;
L_0x1a1e320 .functor NOT 1, v0x1a18300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1e420 .functor AND 1, L_0x1a1df50, L_0x1a1e320, C4<1>, C4<1>;
L_0x1a1e530 .functor AND 1, v0x1a18050_0, v0x1a180f0_0, C4<1>, C4<1>;
L_0x1a1e640 .functor NOT 1, v0x1a18190_0, C4<0>, C4<0>, C4<0>;
L_0x1a1e6b0 .functor AND 1, L_0x1a1e530, L_0x1a1e640, C4<1>, C4<1>;
L_0x1a1e870 .functor AND 1, L_0x1a1e6b0, v0x1a18300_0, C4<1>, C4<1>;
L_0x1a1e930 .functor AND 1, v0x1a18050_0, v0x1a180f0_0, C4<1>, C4<1>;
L_0x1a1ea60 .functor AND 1, L_0x1a1e930, v0x1a18190_0, C4<1>, C4<1>;
L_0x1a1eb20 .functor AND 1, L_0x1a1ea60, v0x1a18300_0, C4<1>, C4<1>;
L_0x1a1ecb0 .functor NOT 1, v0x1a18050_0, C4<0>, C4<0>, C4<0>;
L_0x1a1ed20 .functor AND 1, L_0x1a1ecb0, v0x1a180f0_0, C4<1>, C4<1>;
L_0x1a1eec0 .functor AND 1, L_0x1a1ed20, v0x1a18190_0, C4<1>, C4<1>;
L_0x1a1ef80 .functor NOT 1, v0x1a18300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f0e0 .functor AND 1, L_0x1a1eec0, L_0x1a1ef80, C4<1>, C4<1>;
L_0x1a1f220 .functor NOT 1, v0x1a180f0_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f390 .functor AND 1, v0x1a18050_0, L_0x1a1f220, C4<1>, C4<1>;
L_0x1a1f450 .functor AND 1, L_0x1a1f390, v0x1a18190_0, C4<1>, C4<1>;
L_0x1a1f620 .functor AND 1, L_0x1a1f450, v0x1a18300_0, C4<1>, C4<1>;
L_0x1a1f6e0 .functor NOT 1, v0x1a18050_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f870 .functor AND 1, L_0x1a1f6e0, v0x1a180f0_0, C4<1>, C4<1>;
L_0x1a1f960 .functor NOT 1, v0x1a18190_0, C4<0>, C4<0>, C4<0>;
L_0x1a1fb00 .functor AND 1, L_0x1a1f870, L_0x1a1f960, C4<1>, C4<1>;
L_0x1a1fc40 .functor NOT 1, v0x1a18300_0, C4<0>, C4<0>, C4<0>;
L_0x1a1f9d0 .functor AND 1, L_0x1a1fb00, L_0x1a1fc40, C4<1>, C4<1>;
L_0x1a1fdf0 .functor OR 1, L_0x1a1d690, L_0x1a1dd10, C4<0>, C4<0>;
L_0x1a20050 .functor OR 1, L_0x1a1fdf0, L_0x1a1e420, C4<0>, C4<0>;
L_0x1a20160 .functor OR 1, L_0x1a20050, L_0x1a1e870, C4<0>, C4<0>;
L_0x1a203d0 .functor OR 1, L_0x1a20160, L_0x1a1eb20, C4<0>, C4<0>;
L_0x1a204e0 .functor OR 1, L_0x1a203d0, L_0x1a1f0e0, C4<0>, C4<0>;
L_0x1a20760 .functor OR 1, L_0x1a204e0, L_0x1a1f620, C4<0>, C4<0>;
L_0x1a20870 .functor OR 1, L_0x1a20760, L_0x1a1f9d0, C4<0>, C4<0>;
v0x1a188e0_0 .net *"_ivl_0", 0 0, L_0x1a1d320;  1 drivers
v0x1a189c0_0 .net *"_ivl_12", 0 0, L_0x1a1d7e0;  1 drivers
v0x1a18aa0_0 .net *"_ivl_14", 0 0, L_0x1a1d850;  1 drivers
v0x1a18b90_0 .net *"_ivl_16", 0 0, L_0x1a1d960;  1 drivers
v0x1a18c70_0 .net *"_ivl_18", 0 0, L_0x1a1db30;  1 drivers
v0x1a18da0_0 .net *"_ivl_2", 0 0, L_0x1a1d390;  1 drivers
v0x1a18e80_0 .net *"_ivl_22", 0 0, L_0x1a1ddd0;  1 drivers
v0x1a18f60_0 .net *"_ivl_24", 0 0, L_0x1a1dfc0;  1 drivers
v0x1a19040_0 .net *"_ivl_26", 0 0, L_0x1a1e140;  1 drivers
v0x1a19120_0 .net *"_ivl_28", 0 0, L_0x1a1df50;  1 drivers
v0x1a19200_0 .net *"_ivl_30", 0 0, L_0x1a1e320;  1 drivers
v0x1a192e0_0 .net *"_ivl_34", 0 0, L_0x1a1e530;  1 drivers
v0x1a193c0_0 .net *"_ivl_36", 0 0, L_0x1a1e640;  1 drivers
v0x1a194a0_0 .net *"_ivl_38", 0 0, L_0x1a1e6b0;  1 drivers
v0x1a19580_0 .net *"_ivl_4", 0 0, L_0x1a1d470;  1 drivers
v0x1a19660_0 .net *"_ivl_42", 0 0, L_0x1a1e930;  1 drivers
v0x1a19740_0 .net *"_ivl_44", 0 0, L_0x1a1ea60;  1 drivers
v0x1a19930_0 .net *"_ivl_48", 0 0, L_0x1a1ecb0;  1 drivers
v0x1a19a10_0 .net *"_ivl_50", 0 0, L_0x1a1ed20;  1 drivers
v0x1a19af0_0 .net *"_ivl_52", 0 0, L_0x1a1eec0;  1 drivers
v0x1a19bd0_0 .net *"_ivl_54", 0 0, L_0x1a1ef80;  1 drivers
v0x1a19cb0_0 .net *"_ivl_58", 0 0, L_0x1a1f220;  1 drivers
v0x1a19d90_0 .net *"_ivl_6", 0 0, L_0x1a1d4e0;  1 drivers
v0x1a19e70_0 .net *"_ivl_60", 0 0, L_0x1a1f390;  1 drivers
v0x1a19f50_0 .net *"_ivl_62", 0 0, L_0x1a1f450;  1 drivers
v0x1a1a030_0 .net *"_ivl_66", 0 0, L_0x1a1f6e0;  1 drivers
v0x1a1a110_0 .net *"_ivl_68", 0 0, L_0x1a1f870;  1 drivers
v0x1a1a1f0_0 .net *"_ivl_70", 0 0, L_0x1a1f960;  1 drivers
v0x1a1a2d0_0 .net *"_ivl_72", 0 0, L_0x1a1fb00;  1 drivers
v0x1a1a3b0_0 .net *"_ivl_74", 0 0, L_0x1a1fc40;  1 drivers
v0x1a1a490_0 .net *"_ivl_78", 0 0, L_0x1a1fdf0;  1 drivers
v0x1a1a570_0 .net *"_ivl_8", 0 0, L_0x1a1d620;  1 drivers
v0x1a1a650_0 .net *"_ivl_80", 0 0, L_0x1a20050;  1 drivers
v0x1a1a940_0 .net *"_ivl_82", 0 0, L_0x1a20160;  1 drivers
v0x1a1aa20_0 .net *"_ivl_84", 0 0, L_0x1a203d0;  1 drivers
v0x1a1ab00_0 .net *"_ivl_86", 0 0, L_0x1a204e0;  1 drivers
v0x1a1abe0_0 .net *"_ivl_88", 0 0, L_0x1a20760;  1 drivers
v0x1a1acc0_0 .net "a", 0 0, v0x1a18050_0;  alias, 1 drivers
v0x1a1ad60_0 .net "b", 0 0, v0x1a180f0_0;  alias, 1 drivers
v0x1a1ae50_0 .net "c", 0 0, v0x1a18190_0;  alias, 1 drivers
v0x1a1af40_0 .net "d", 0 0, v0x1a18300_0;  alias, 1 drivers
v0x1a1b030_0 .net "out", 0 0, L_0x1a20870;  alias, 1 drivers
v0x1a1b0f0_0 .net "w1", 0 0, L_0x1a1d690;  1 drivers
v0x1a1b1b0_0 .net "w2", 0 0, L_0x1a1dd10;  1 drivers
v0x1a1b270_0 .net "w3", 0 0, L_0x1a1e420;  1 drivers
v0x1a1b330_0 .net "w4", 0 0, L_0x1a1e870;  1 drivers
v0x1a1b3f0_0 .net "w5", 0 0, L_0x1a1eb20;  1 drivers
v0x1a1b4b0_0 .net "w6", 0 0, L_0x1a1f0e0;  1 drivers
v0x1a1b570_0 .net "w7", 0 0, L_0x1a1f620;  1 drivers
v0x1a1b630_0 .net "w8", 0 0, L_0x1a1f9d0;  1 drivers
S_0x1a1b790 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x19c9f20;
 .timescale -12 -12;
E_0x19de870 .event anyedge, v0x1a1c440_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a1c440_0;
    %nor/r;
    %assign/vec4 v0x1a1c440_0, 0;
    %wait E_0x19de870;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a17590;
T_3 ;
    %fork t_1, S_0x1a17830;
    %jmp t_0;
    .scope S_0x1a17830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a17a90_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a18300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a18190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a180f0_0, 0;
    %assign/vec4 v0x1a18050_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19c69f0;
    %load/vec4 v0x1a17a90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1a17a90_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a18300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a18190_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a180f0_0, 0;
    %assign/vec4 v0x1a18050_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x19ded20;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1a17e70;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19dead0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1a18050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a180f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a18190_0, 0;
    %assign/vec4 v0x1a18300_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1a17590;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x19c9f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1c120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1c440_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19c9f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a1c120_0;
    %inv;
    %store/vec4 v0x1a1c120_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19c9f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a18260_0, v0x1a1c5a0_0, v0x1a1bf40_0, v0x1a1bfe0_0, v0x1a1c080_0, v0x1a1c1c0_0, v0x1a1c300_0, v0x1a1c260_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19c9f20;
T_7 ;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19c9f20;
T_8 ;
    %wait E_0x19dead0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a1c3a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1c3a0_0, 4, 32;
    %load/vec4 v0x1a1c4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1c3a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a1c3a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1c3a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1a1c300_0;
    %load/vec4 v0x1a1c300_0;
    %load/vec4 v0x1a1c260_0;
    %xor;
    %load/vec4 v0x1a1c300_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1c3a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1a1c3a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a1c3a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter2/response4/top_module.sv";
