--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf an430_lcd_test.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.000ns (500.000MHz) (Tdcmper_CLKIN)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_bufg
--------------------------------------------------------------------------------
Slack: 32.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_bufg
--------------------------------------------------------------------------------
Slack: 32.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Logical resource: video_pll_m0/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" 
TS_sys_clk_pin *         0.18 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1297 paths analyzed, 230 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.394ns.
--------------------------------------------------------------------------------

Paths for end point color_bar_m0/rgb_r_reg_0 (SLICE_X19Y4.CE), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     104.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_1 (FF)
  Destination:          color_bar_m0/rgb_r_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.699ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.191 - 0.195)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_1 to color_bar_m0/rgb_r_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x_1
    SLICE_X19Y7.B4       net (fanout=1)        1.438   color_bar_m0/active_x<1>
    SLICE_X19Y7.B        Tilo                  0.259   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>11
    SLICE_X19Y5.B5       net (fanout=10)       0.477   color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>1
    SLICE_X19Y5.B        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>1
    SLICE_X19Y4.D1       net (fanout=2)        1.436   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X19Y4.CE       net (fanout=2)        0.733   color_bar_m0/_n0235_inv
    SLICE_X19Y4.CLK      Tceck                 0.408   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/rgb_r_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (1.615ns logic, 4.084ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     104.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_3 (FF)
  Destination:          color_bar_m0/rgb_r_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.600ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.293 - 0.308)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_3 to color_bar_m0/rgb_r_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<6>
                                                       color_bar_m0/active_x_3
    SLICE_X19Y5.A1       net (fanout=10)       1.673   color_bar_m0/active_x<3>
    SLICE_X19Y5.A        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>111_SW1
    SLICE_X19Y5.B6       net (fanout=1)        0.143   N29
    SLICE_X19Y5.B        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>1
    SLICE_X19Y4.D1       net (fanout=2)        1.436   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X19Y4.CE       net (fanout=2)        0.733   color_bar_m0/_n0235_inv
    SLICE_X19Y4.CLK      Tceck                 0.408   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/rgb_r_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (1.615ns logic, 3.985ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     104.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_1 (FF)
  Destination:          color_bar_m0/rgb_r_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.444ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.191 - 0.195)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_1 to color_bar_m0/rgb_r_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x_1
    SLICE_X19Y7.B4       net (fanout=1)        1.438   color_bar_m0/active_x<1>
    SLICE_X19Y7.B        Tilo                  0.259   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>11
    SLICE_X20Y4.A4       net (fanout=10)       0.950   color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>1
    SLICE_X20Y4.A        Tilo                  0.235   color_bar_m0/hs_reg_d0
                                                       color_bar_m0/_n0235_inv1_SW0_SW0
    SLICE_X19Y4.D2       net (fanout=1)        0.732   N35
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X19Y4.CE       net (fanout=2)        0.733   color_bar_m0/_n0235_inv
    SLICE_X19Y4.CLK      Tceck                 0.408   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/rgb_r_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.444ns (1.591ns logic, 3.853ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point color_bar_m0/rgb_g_reg_0 (SLICE_X19Y4.CE), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     104.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_1 (FF)
  Destination:          color_bar_m0/rgb_g_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.191 - 0.195)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_1 to color_bar_m0/rgb_g_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x_1
    SLICE_X19Y7.B4       net (fanout=1)        1.438   color_bar_m0/active_x<1>
    SLICE_X19Y7.B        Tilo                  0.259   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>11
    SLICE_X19Y5.B5       net (fanout=10)       0.477   color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>1
    SLICE_X19Y5.B        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>1
    SLICE_X19Y4.D1       net (fanout=2)        1.436   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X19Y4.CE       net (fanout=2)        0.733   color_bar_m0/_n0235_inv
    SLICE_X19Y4.CLK      Tceck                 0.390   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/rgb_g_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (1.597ns logic, 4.084ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     104.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_3 (FF)
  Destination:          color_bar_m0/rgb_g_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.293 - 0.308)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_3 to color_bar_m0/rgb_g_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<6>
                                                       color_bar_m0/active_x_3
    SLICE_X19Y5.A1       net (fanout=10)       1.673   color_bar_m0/active_x<3>
    SLICE_X19Y5.A        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>111_SW1
    SLICE_X19Y5.B6       net (fanout=1)        0.143   N29
    SLICE_X19Y5.B        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>1
    SLICE_X19Y4.D1       net (fanout=2)        1.436   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X19Y4.CE       net (fanout=2)        0.733   color_bar_m0/_n0235_inv
    SLICE_X19Y4.CLK      Tceck                 0.390   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/rgb_g_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.582ns (1.597ns logic, 3.985ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     104.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_1 (FF)
  Destination:          color_bar_m0/rgb_g_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.426ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.191 - 0.195)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_1 to color_bar_m0/rgb_g_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x_1
    SLICE_X19Y7.B4       net (fanout=1)        1.438   color_bar_m0/active_x<1>
    SLICE_X19Y7.B        Tilo                  0.259   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>11
    SLICE_X20Y4.A4       net (fanout=10)       0.950   color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>1
    SLICE_X20Y4.A        Tilo                  0.235   color_bar_m0/hs_reg_d0
                                                       color_bar_m0/_n0235_inv1_SW0_SW0
    SLICE_X19Y4.D2       net (fanout=1)        0.732   N35
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X19Y4.CE       net (fanout=2)        0.733   color_bar_m0/_n0235_inv
    SLICE_X19Y4.CLK      Tceck                 0.390   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/rgb_g_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (1.573ns logic, 3.853ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point color_bar_m0/rgb_b_reg_0 (SLICE_X21Y4.CE), 80 paths
--------------------------------------------------------------------------------
Slack (setup path):     104.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_1 (FF)
  Destination:          color_bar_m0/rgb_b_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.506ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.298 - 0.303)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_1 to color_bar_m0/rgb_b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x_1
    SLICE_X19Y7.B4       net (fanout=1)        1.438   color_bar_m0/active_x<1>
    SLICE_X19Y7.B        Tilo                  0.259   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>11
    SLICE_X19Y5.B5       net (fanout=10)       0.477   color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>1
    SLICE_X19Y5.B        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>1
    SLICE_X19Y4.D1       net (fanout=2)        1.436   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X21Y4.CE       net (fanout=2)        0.558   color_bar_m0/_n0235_inv
    SLICE_X21Y4.CLK      Tceck                 0.390   color_bar_m0/rgb_b_reg<0>
                                                       color_bar_m0/rgb_b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (1.597ns logic, 3.909ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     105.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_3 (FF)
  Destination:          color_bar_m0/rgb_b_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.407ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_3 to color_bar_m0/rgb_b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<6>
                                                       color_bar_m0/active_x_3
    SLICE_X19Y5.A1       net (fanout=10)       1.673   color_bar_m0/active_x<3>
    SLICE_X19Y5.A        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>111_SW1
    SLICE_X19Y5.B6       net (fanout=1)        0.143   N29
    SLICE_X19Y5.B        Tilo                  0.259   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
                                                       color_bar_m0/GND_6_o_GND_6_o_equal_41_o<11>1
    SLICE_X19Y4.D1       net (fanout=2)        1.436   color_bar_m0/GND_6_o_GND_6_o_equal_41_o
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X21Y4.CE       net (fanout=2)        0.558   color_bar_m0/_n0235_inv
    SLICE_X21Y4.CLK      Tceck                 0.390   color_bar_m0/rgb_b_reg<0>
                                                       color_bar_m0/rgb_b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (1.597ns logic, 3.810ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     105.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               color_bar_m0/active_x_1 (FF)
  Destination:          color_bar_m0/rgb_b_reg_0 (FF)
  Requirement:          111.111ns
  Data Path Delay:      5.251ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.298 - 0.303)
  Source Clock:         video_clk rising at 0.000ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.691ns

  Clock Uncertainty:          0.691ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.311ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: color_bar_m0/active_x_1 to color_bar_m0/rgb_b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y7.BQ       Tcko                  0.430   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x_1
    SLICE_X19Y7.B4       net (fanout=1)        1.438   color_bar_m0/active_x<1>
    SLICE_X19Y7.B        Tilo                  0.259   color_bar_m0/active_x<2>
                                                       color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>11
    SLICE_X20Y4.A4       net (fanout=10)       0.950   color_bar_m0/active_x[11]_GND_6_o_equal_39_o<11>1
    SLICE_X20Y4.A        Tilo                  0.235   color_bar_m0/hs_reg_d0
                                                       color_bar_m0/_n0235_inv1_SW0_SW0
    SLICE_X19Y4.D2       net (fanout=1)        0.732   N35
    SLICE_X19Y4.D        Tilo                  0.259   color_bar_m0/rgb_r_reg<0>
                                                       color_bar_m0/_n0235_inv3
    SLICE_X21Y4.CE       net (fanout=2)        0.558   color_bar_m0/_n0235_inv
    SLICE_X21Y4.CLK      Tceck                 0.390   color_bar_m0/rgb_b_reg<0>
                                                       color_bar_m0/rgb_b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (1.573ns logic, 3.678ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        0.18 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point color_bar_m0/hs_reg (SLICE_X20Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_bar_m0/hs_reg (FF)
  Destination:          color_bar_m0/hs_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 111.111ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_bar_m0/hs_reg to color_bar_m0/hs_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y10.AQ      Tcko                  0.200   color_bar_m0/hs_reg
                                                       color_bar_m0/hs_reg
    SLICE_X20Y10.A6      net (fanout=2)        0.027   color_bar_m0/hs_reg
    SLICE_X20Y10.CLK     Tah         (-Th)    -0.190   color_bar_m0/hs_reg
                                                       color_bar_m0/Mmux_hs_reg_GND_6_o_MUX_26_o11
                                                       color_bar_m0/hs_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point color_bar_m0/h_active (SLICE_X20Y7.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_bar_m0/h_active (FF)
  Destination:          color_bar_m0/h_active (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 111.111ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_bar_m0/h_active to color_bar_m0/h_active
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y7.DQ       Tcko                  0.200   color_bar_m0/h_active
                                                       color_bar_m0/h_active
    SLICE_X20Y7.D6       net (fanout=6)        0.031   color_bar_m0/h_active
    SLICE_X20Y7.CLK      Tah         (-Th)    -0.190   color_bar_m0/h_active
                                                       color_bar_m0/h_active_dpot
                                                       color_bar_m0/h_active
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point color_bar_m0/vs_reg (SLICE_X17Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               color_bar_m0/vs_reg (FF)
  Destination:          color_bar_m0/vs_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         video_clk rising at 111.111ns
  Destination Clock:    video_clk rising at 111.111ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: color_bar_m0/vs_reg to color_bar_m0/vs_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y11.AQ      Tcko                  0.198   color_bar_m0/vs_reg
                                                       color_bar_m0/vs_reg
    SLICE_X17Y11.A6      net (fanout=2)        0.027   color_bar_m0/vs_reg
    SLICE_X17Y11.CLK     Tah         (-Th)    -0.215   color_bar_m0/vs_reg
                                                       color_bar_m0/Mmux_vs_reg_GND_6_o_MUX_30_o11
                                                       color_bar_m0/vs_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_video_pll_m0_clkfx = PERIOD TIMEGRP "video_pll_m0_clkfx" TS_sys_clk_pin *
        0.18 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 108.445ns (period - min period limit)
  Period: 111.111ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: video_pll_m0/clkout1_buf/I0
  Logical resource: video_pll_m0/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: video_pll_m0/clkfx
--------------------------------------------------------------------------------
Slack: 110.631ns (period - (min high pulse limit / (high pulse / period)))
  Period: 111.111ns
  High pulse: 55.555ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: color_bar_m0/v_active/SR
  Logical resource: color_bar_m0/v_active/SR
  Location pin: SLICE_X14Y12.SR
  Clock network: rst_n_INV_2_o
--------------------------------------------------------------------------------
Slack: 110.631ns (period - (min high pulse limit / (high pulse / period)))
  Period: 111.111ns
  High pulse: 55.555ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: color_bar_m0/v_cnt<10>/SR
  Logical resource: color_bar_m0/v_cnt_8/SR
  Location pin: SLICE_X14Y13.SR
  Clock network: rst_n_INV_2_o
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      8.000ns|      1.151ns|            0|            0|            0|         1297|
| TS_video_pll_m0_clkfx         |    111.111ns|      6.394ns|          N/A|            0|            0|         1297|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.394|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1297 paths, 0 nets, and 414 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 13:12:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



