Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 17:49:59 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab10_control_sets_placed.rpt
| Design       : lab10
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             371 |          133 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             197 |           57 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             427 |          138 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+
|         Clock Signal        |        Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_divider0/clk_out_reg_0 |                             |                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | vs0/pixel_tick              |                                 |                1 |              1 |         1.00 |
|  clk_divider0/clk_out_reg_0 |                             | vs0/reset_n                     |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG              | btn_db0/E[0]                | vs0/reset_n                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              |                             | clk_divider0/counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_divider0/clk_out_reg_0 | vs0/h_count_next            | vs0/v_count_reg[9]_i_1_n_0      |                3 |             10 |         3.33 |
|  clk_divider0/clk_out_reg_0 | vs0/pixel_tick              | vs0/h_count_reg[9]_i_1_n_0      |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG              | vs0/pixel_tick              | vs0/v_count_reg_reg[9]_0        |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG              | vs0/E[0]                    | vs0/reset_n                     |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG              | vs0/v_count_reg_reg[7]_0[0] | vs0/reset_n                     |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG              |                             | btn_db0/counter[0]_i_1__0_n_0   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG              |                             | btn_db1/counter[0]_i_1__1_n_0   |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG              |                             | fish3_clock__0_i_1_n_0          |               11 |             41 |         3.73 |
|  clk_IBUF_BUFG              |                             | vs0/reset_n                     |               30 |            102 |         3.40 |
|  clk_IBUF_BUFG              | vs0/p_10_in                 | vs0/reset_n                     |              116 |            362 |         3.12 |
|  clk_IBUF_BUFG              |                             |                                 |              132 |            370 |         2.80 |
+-----------------------------+-----------------------------+---------------------------------+------------------+----------------+--------------+


