

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16'
================================================================
* Date:           Wed Jan 17 08:24:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.032 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_577_16  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      12|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      58|    -|
|Register         |        -|    -|      24|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      24|      70|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |j_5_fu_93_p2          |         +|   0|  0|   7|           7|           1|
    |icmp_ln577_fu_87_p2   |      icmp|   0|  0|   3|           7|           7|
    |icmp_ln578_fu_104_p2  |      icmp|   0|  0|   2|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  12|          19|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  13|          3|    1|          3|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_phi_mux_merge_phi_fu_67_p4  |   9|          2|    1|          2|
    |ap_return                      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4           |   9|          2|    7|         14|
    |j_fu_34                        |   9|          2|    7|         14|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  58|         13|   18|         37|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_return_preg           |  1|   0|    1|          0|
    |icmp_ln577_reg_125       |  1|   0|    1|          0|
    |j_5_reg_129              |  7|   0|    7|          0|
    |j_fu_34                  |  7|   0|    7|          0|
    |merge_reg_63             |  1|   0|    1|          0|
    |zext_ln577_cast_reg_120  |  4|   0|    5|          1|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   25|          1|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|ap_return                          |  out|    1|  ap_ctrl_hs|  CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_577_16|  return value|
|existLen_2_reload                  |   in|    7|     ap_none|                                                        existLen_2_reload|        scalar|
|zext_ln577                         |   in|    4|     ap_none|                                                               zext_ln577|        scalar|
|curOptPotentialPlacement_address0  |  out|    4|   ap_memory|                                                 curOptPotentialPlacement|         array|
|curOptPotentialPlacement_ce0       |  out|    1|   ap_memory|                                                 curOptPotentialPlacement|         array|
|curOptPotentialPlacement_q0        |   in|    5|   ap_memory|                                                 curOptPotentialPlacement|         array|
+-----------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

