<stg><name>convolution2_fix_Pipeline_Conv_loop</name>


<trans_list>

<trans id="1186" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %id = alloca i32 1

]]></Node>
<StgValue><ssdm name="id"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %tmp2_V_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %tmp2_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %tmp2_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %tmp2_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %tmp2_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %tmp2_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_5"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %tmp2_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %tmp2_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_7"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %tmp2_V_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %tmp2_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_1_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %tmp2_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_2_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %tmp2_V_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_3_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %tmp2_V_4_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_4_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %tmp2_V_5_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_5_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %tmp2_V_6_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_6_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %tmp2_V_7_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_7_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %tmp2_V_16_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_16_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %tmp2_V_17_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_17_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %tmp2_V_18_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_18_2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %tmp2_V_19_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_19_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %tmp2_V_20_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_20_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %tmp2_V_21_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_21_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %tmp2_V_22_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_22_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %tmp2_V_23_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_23_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %tmp2_V_24_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_24_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %tmp2_V_25_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_25_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %tmp2_V_26_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_26_2"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %tmp2_V_27_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_27_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %tmp2_V_28_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_28_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %tmp2_V_29_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_29_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %tmp2_V_30_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_30_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %tmp2_V_31_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_31_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %b = alloca i32 1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:35 %d = alloca i32 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:36 %kr_V_0_05232 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_0_05232"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:37 %kr_V_1_05233 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_1_05233"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:38 %kr_V_2_05234 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_2_05234"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:39 %kr_V_3_05235 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_3_05235"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:40 %kr_V_4_05236 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_4_05236"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:41 %kr_V_5_05237 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_5_05237"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:42 %kr_V_6_05238 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_6_05238"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:43 %kr_V_7_05239 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_7_05239"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:44 %kr_V_8_05240 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_8_05240"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:45 %kr_V_9_05241 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_9_05241"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:46 %kr_V_10_05242 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_10_05242"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:47 %kr_V_11_05243 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_11_05243"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:48 %kr_V_12_05244 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_12_05244"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:49 %kr_V_13_05245 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_13_05245"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:50 %kr_V_14_05246 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_14_05246"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:51 %kr_V_15_05247 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_15_05247"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:52 %kr_V_16_05248 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_16_05248"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:53 %kr_V_17_05249 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_17_05249"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:54 %kr_V_18_05250 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_18_05250"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:55 %kr_V_19_05251 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_19_05251"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:56 %kr_V_20_05252 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_20_05252"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:57 %kr_V_21_05253 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_21_05253"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:58 %kr_V_22_05254 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_22_05254"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:59 %kr_V_23_05255 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_23_05255"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:60 %kr_V_24_05256 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_24_05256"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:61 %kr_V_25_05257 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_25_05257"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:62 %kr_V_26_05258 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_26_05258"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:63 %kr_V_27_05259 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_27_05259"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:64 %kr_V_28_05260 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_28_05260"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:65 %kr_V_29_05261 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_29_05261"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:66 %kr_V_30_05262 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_30_05262"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:67 %kr_V_31_05263 = alloca i32 1

]]></Node>
<StgValue><ssdm name="kr_V_31_05263"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:68 %tmp1_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_8"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:69 %tmp1_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_9"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:70 %tmp1_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_10"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:71 %tmp1_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_11"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:72 %tmp1_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_12"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:73 %tmp1_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_13"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:74 %tmp1_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_14"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:75 %tmp1_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp1_V_15"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:76 %tmp2_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_16"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:77 %tmp2_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_17"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:78 %tmp2_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_18"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:79 %tmp2_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_19"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:80 %tmp2_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_20"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:81 %tmp2_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_21"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:82 %tmp2_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_22"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="36" op_0_bw="32">
<![CDATA[
newFuncRoot:83 %tmp2_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp2_V_23"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:84 %tmp1_V_8_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_8_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_8_0_reload_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:85 %tmp1_V_9_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_9_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_9_0_reload_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:86 %tmp1_V_10_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_10_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_10_0_reload_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:87 %tmp1_V_11_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_11_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_11_0_reload_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:88 %tmp1_V_12_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_12_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_12_0_reload_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:89 %tmp1_V_13_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_13_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_13_0_reload_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:90 %tmp1_V_14_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_14_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_14_0_reload_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:91 %tmp1_V_15_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_15_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_15_0_reload_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:92 %tmp1_V_16_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_16_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_16_0_reload_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:93 %tmp1_V_17_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_17_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_17_0_reload_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:94 %tmp1_V_18_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_18_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_18_0_reload_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:95 %tmp1_V_19_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_19_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_19_0_reload_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:96 %tmp1_V_20_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_20_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_20_0_reload_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:97 %tmp1_V_21_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_21_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_21_0_reload_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:98 %tmp1_V_22_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_22_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_22_0_reload_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:99 %tmp1_V_23_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_23_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_23_0_reload_read"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:100 %tmp1_V_24_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_24_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_24_0_reload_read"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:101 %tmp1_V_25_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_25_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_25_0_reload_read"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:102 %tmp1_V_26_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_26_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_26_0_reload_read"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:103 %tmp1_V_27_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_27_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_27_0_reload_read"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:104 %tmp1_V_28_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_28_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_28_0_reload_read"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:105 %tmp1_V_29_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_29_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_29_0_reload_read"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:106 %tmp1_V_30_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_30_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_30_0_reload_read"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:107 %tmp1_V_31_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp1_V_31_0_reload

]]></Node>
<StgValue><ssdm name="tmp1_V_31_0_reload_read"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:108 %tmp2_V_0_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_0_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_0_0_reload_read"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:109 %tmp2_V_1_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_1_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_1_0_reload_read"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:110 %tmp2_V_2_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_2_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_2_0_reload_read"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:111 %tmp2_V_3_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_3_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_3_0_reload_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:112 %tmp2_V_4_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_4_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_4_0_reload_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:113 %tmp2_V_5_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_5_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_5_0_reload_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:114 %tmp2_V_6_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_6_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_6_0_reload_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:115 %tmp2_V_7_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_7_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_7_0_reload_read"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:116 %tmp2_V_16_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_16_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_16_0_reload_read"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:117 %tmp2_V_17_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_17_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_17_0_reload_read"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:118 %tmp2_V_18_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_18_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_18_0_reload_read"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:119 %tmp2_V_19_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_19_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_19_0_reload_read"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:120 %tmp2_V_20_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_20_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_20_0_reload_read"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:121 %tmp2_V_21_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_21_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_21_0_reload_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:122 %tmp2_V_22_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_22_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_22_0_reload_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:123 %tmp2_V_23_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_23_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_23_0_reload_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:124 %tmp2_V_24_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_24_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_24_0_reload_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:125 %tmp2_V_25_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_25_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_25_0_reload_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:126 %tmp2_V_26_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_26_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_26_0_reload_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:127 %tmp2_V_27_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_27_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_27_0_reload_read"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:128 %tmp2_V_28_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_28_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_28_0_reload_read"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:129 %tmp2_V_29_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_29_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_29_0_reload_read"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:130 %tmp2_V_30_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_30_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_30_0_reload_read"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:131 %tmp2_V_31_0_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %tmp2_V_31_0_reload

]]></Node>
<StgValue><ssdm name="tmp2_V_31_0_reload_read"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:132 %store_ln0 = store i36 %tmp1_V_31_0_reload_read, i36 %tmp2_V_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:133 %store_ln0 = store i36 %tmp1_V_30_0_reload_read, i36 %tmp2_V_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:134 %store_ln0 = store i36 %tmp1_V_29_0_reload_read, i36 %tmp2_V_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:135 %store_ln0 = store i36 %tmp1_V_28_0_reload_read, i36 %tmp2_V_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:136 %store_ln0 = store i36 %tmp1_V_27_0_reload_read, i36 %tmp2_V_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:137 %store_ln0 = store i36 %tmp1_V_26_0_reload_read, i36 %tmp2_V_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:138 %store_ln0 = store i36 %tmp1_V_25_0_reload_read, i36 %tmp2_V_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:139 %store_ln0 = store i36 %tmp1_V_24_0_reload_read, i36 %tmp2_V_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:140 %store_ln0 = store i36 %tmp1_V_23_0_reload_read, i36 %tmp1_V_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:141 %store_ln0 = store i36 %tmp1_V_22_0_reload_read, i36 %tmp1_V_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:142 %store_ln0 = store i36 %tmp1_V_21_0_reload_read, i36 %tmp1_V_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:143 %store_ln0 = store i36 %tmp1_V_20_0_reload_read, i36 %tmp1_V_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:144 %store_ln0 = store i36 %tmp1_V_19_0_reload_read, i36 %tmp1_V_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:145 %store_ln0 = store i36 %tmp1_V_18_0_reload_read, i36 %tmp1_V_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:146 %store_ln0 = store i36 %tmp1_V_17_0_reload_read, i36 %tmp1_V_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:147 %store_ln0 = store i36 %tmp1_V_16_0_reload_read, i36 %tmp1_V_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:148 %store_ln0 = store i16 65535, i16 %d

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:149 %store_ln0 = store i36 %tmp2_V_31_0_reload_read, i36 %tmp2_V_31_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:150 %store_ln0 = store i36 %tmp2_V_30_0_reload_read, i36 %tmp2_V_30_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:151 %store_ln0 = store i36 %tmp2_V_29_0_reload_read, i36 %tmp2_V_29_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:152 %store_ln0 = store i36 %tmp2_V_28_0_reload_read, i36 %tmp2_V_28_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:153 %store_ln0 = store i36 %tmp2_V_27_0_reload_read, i36 %tmp2_V_27_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:154 %store_ln0 = store i36 %tmp2_V_26_0_reload_read, i36 %tmp2_V_26_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:155 %store_ln0 = store i36 %tmp2_V_25_0_reload_read, i36 %tmp2_V_25_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:156 %store_ln0 = store i36 %tmp2_V_24_0_reload_read, i36 %tmp2_V_24_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:157 %store_ln0 = store i36 %tmp2_V_23_0_reload_read, i36 %tmp2_V_23_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:158 %store_ln0 = store i36 %tmp2_V_22_0_reload_read, i36 %tmp2_V_22_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:159 %store_ln0 = store i36 %tmp2_V_21_0_reload_read, i36 %tmp2_V_21_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:160 %store_ln0 = store i36 %tmp2_V_20_0_reload_read, i36 %tmp2_V_20_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:161 %store_ln0 = store i36 %tmp2_V_19_0_reload_read, i36 %tmp2_V_19_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:162 %store_ln0 = store i36 %tmp2_V_18_0_reload_read, i36 %tmp2_V_18_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:163 %store_ln0 = store i36 %tmp2_V_17_0_reload_read, i36 %tmp2_V_17_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:164 %store_ln0 = store i36 %tmp2_V_16_0_reload_read, i36 %tmp2_V_16_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:165 %store_ln0 = store i36 %tmp2_V_7_0_reload_read, i36 %tmp2_V_7_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:166 %store_ln0 = store i36 %tmp2_V_6_0_reload_read, i36 %tmp2_V_6_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:167 %store_ln0 = store i36 %tmp2_V_5_0_reload_read, i36 %tmp2_V_5_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:168 %store_ln0 = store i36 %tmp2_V_4_0_reload_read, i36 %tmp2_V_4_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:169 %store_ln0 = store i36 %tmp2_V_3_0_reload_read, i36 %tmp2_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:170 %store_ln0 = store i36 %tmp2_V_2_0_reload_read, i36 %tmp2_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:171 %store_ln0 = store i36 %tmp2_V_1_0_reload_read, i36 %tmp2_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:172 %store_ln0 = store i36 %tmp2_V_0_0_reload_read, i36 %tmp2_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:173 %store_ln0 = store i36 %tmp1_V_15_0_reload_read, i36 %tmp2_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:174 %store_ln0 = store i36 %tmp1_V_14_0_reload_read, i36 %tmp2_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:175 %store_ln0 = store i36 %tmp1_V_13_0_reload_read, i36 %tmp2_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:176 %store_ln0 = store i36 %tmp1_V_12_0_reload_read, i36 %tmp2_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:177 %store_ln0 = store i36 %tmp1_V_11_0_reload_read, i36 %tmp2_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:178 %store_ln0 = store i36 %tmp1_V_10_0_reload_read, i36 %tmp2_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:179 %store_ln0 = store i36 %tmp1_V_9_0_reload_read, i36 %tmp2_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
newFuncRoot:180 %store_ln0 = store i36 %tmp1_V_8_0_reload_read, i36 %tmp2_V_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:181 %store_ln0 = store i10 0, i10 %id

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:182 %store_ln0 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:183 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader4:0 %id_1 = load i10 %id

]]></Node>
<StgValue><ssdm name="id_1"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:18 %icmp_ln136 = icmp_eq  i10 %id_1, i10 672

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader4:20 %id_2 = add i10 %id_1, i10 1

]]></Node>
<StgValue><ssdm name="id_2"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:21 %br_ln136 = br i1 %icmp_ln136, void %.split18, void %.exitStub

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.split18:0 %i_load = load i10 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln119"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="10">
<![CDATA[
.split18:2 %trunc_ln151 = trunc i10 %i_load

]]></Node>
<StgValue><ssdm name="trunc_ln151"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split18:3 %icmp_ln151 = icmp_eq  i6 %trunc_ln151, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18:4 %br_ln151 = br i1 %icmp_ln151, void %._crit_edge_ifconv, void %.split3.0

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split3.0:0 %d_load = load i16 %d

]]></Node>
<StgValue><ssdm name="d_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="17" op_0_bw="16">
<![CDATA[
.split3.0:1 %sext_ln152 = sext i16 %d_load

]]></Node>
<StgValue><ssdm name="sext_ln152"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="16">
<![CDATA[
.split3.0:2 %trunc_ln152 = trunc i16 %d_load

]]></Node>
<StgValue><ssdm name="trunc_ln152"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.split3.0:3 %add_ln152 = add i17 %sext_ln152, i17 1

]]></Node>
<StgValue><ssdm name="add_ln152"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.split3.0:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln152, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="17">
<![CDATA[
.split3.0:5 %trunc_ln152_1 = trunc i17 %add_ln152

]]></Node>
<StgValue><ssdm name="trunc_ln152_1"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split3.0:6 %xor_ln152 = xor i4 %trunc_ln152, i4 15

]]></Node>
<StgValue><ssdm name="xor_ln152"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.split3.0:7 %p_and_t_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %xor_ln152

]]></Node>
<StgValue><ssdm name="p_and_t_cast"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split3.0:8 %sub_ln152 = sub i5 0, i5 %p_and_t_cast

]]></Node>
<StgValue><ssdm name="sub_ln152"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
.split3.0:9 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 0, i4 %trunc_ln152_1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split3.0:10 %d_3 = select i1 %tmp, i5 %sub_ln152, i5 %tmp_s

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="5">
<![CDATA[
.split3.0:11 %sext_ln152_1 = sext i5 %d_3

]]></Node>
<StgValue><ssdm name="sext_ln152_1"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="5">
<![CDATA[
.split3.0:12 %idxprom130 = zext i5 %d_3

]]></Node>
<StgValue><ssdm name="idxprom130"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:13 %secondKernel_f_V_0_0_addr = getelementptr i20 %secondKernel_f_V_0_0, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_0_0_addr"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:14 %kr_V_0 = load i4 %secondKernel_f_V_0_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_0"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3.0:144 %store_ln164 = store i16 %sext_ln152_1, i16 %d

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:0 %i_load_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_load_1"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:67 %add_ln164_1 = add i10 %i_load_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln164_1"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:68 %icmp_ln164_1 = icmp_ult  i10 %add_ln164_1, i10 42

]]></Node>
<StgValue><ssdm name="icmp_ln164_1"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge_ifconv:69 %select_ln164_8 = select i1 %icmp_ln164_1, i10 %add_ln164_1, i10 0

]]></Node>
<StgValue><ssdm name="select_ln164_8"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv:70 %add_ln164 = add i6 %trunc_ln151, i6 2

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv:71 %icmp_ln164 = icmp_ult  i6 %add_ln164, i6 42

]]></Node>
<StgValue><ssdm name="icmp_ln164"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:72 %tmp_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln164, i3 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:73 %zext_ln166_7 = zext i9 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln166_7"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:74 %m_0_addr = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_7

]]></Node>
<StgValue><ssdm name="m_0_addr"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:75 %or_ln166 = or i9 %tmp_18, i9 1

]]></Node>
<StgValue><ssdm name="or_ln166"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:76 %tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln166

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:77 %m_0_addr_1 = getelementptr i35 %m_0, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="m_0_addr_1"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:78 %or_ln166_1 = or i9 %tmp_18, i9 2

]]></Node>
<StgValue><ssdm name="or_ln166_1"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:79 %tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln166_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:80 %m_0_addr_2 = getelementptr i35 %m_0, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="m_0_addr_2"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:81 %or_ln166_2 = or i9 %tmp_18, i9 3

]]></Node>
<StgValue><ssdm name="or_ln166_2"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:82 %tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln166_2

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:83 %m_0_addr_3 = getelementptr i35 %m_0, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="m_0_addr_3"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:84 %or_ln166_3 = or i9 %tmp_18, i9 4

]]></Node>
<StgValue><ssdm name="or_ln166_3"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:85 %tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln166_3

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:86 %m_0_addr_4 = getelementptr i35 %m_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="m_0_addr_4"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:87 %or_ln166_4 = or i9 %tmp_18, i9 5

]]></Node>
<StgValue><ssdm name="or_ln166_4"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:88 %tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln166_4

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:89 %m_0_addr_5 = getelementptr i35 %m_0, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="m_0_addr_5"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:90 %or_ln166_5 = or i9 %tmp_18, i9 6

]]></Node>
<StgValue><ssdm name="or_ln166_5"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:91 %tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln166_5

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:92 %m_0_addr_6 = getelementptr i35 %m_0, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="m_0_addr_6"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:93 %or_ln166_6 = or i9 %tmp_18, i9 7

]]></Node>
<StgValue><ssdm name="or_ln166_6"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="55" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:94 %tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 0, i9 %or_ln166_6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:95 %m_0_addr_7 = getelementptr i35 %m_0, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="m_0_addr_7"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:96 %tmp1_V_24 = load i9 %m_0_addr

]]></Node>
<StgValue><ssdm name="tmp1_V_24"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:98 %tmp1_V_25 = load i9 %m_0_addr_1

]]></Node>
<StgValue><ssdm name="tmp1_V_25"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:100 %tmp1_V_26 = load i9 %m_0_addr_2

]]></Node>
<StgValue><ssdm name="tmp1_V_26"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:102 %tmp1_V_27 = load i9 %m_0_addr_3

]]></Node>
<StgValue><ssdm name="tmp1_V_27"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:104 %tmp1_V_28 = load i9 %m_0_addr_4

]]></Node>
<StgValue><ssdm name="tmp1_V_28"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:106 %tmp1_V_29 = load i9 %m_0_addr_5

]]></Node>
<StgValue><ssdm name="tmp1_V_29"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:108 %tmp1_V_30 = load i9 %m_0_addr_6

]]></Node>
<StgValue><ssdm name="tmp1_V_30"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:110 %m_0_load = load i9 %m_0_addr_7

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv:112 %sub160 = add i6 %trunc_ln151, i6 24

]]></Node>
<StgValue><ssdm name="sub160"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
._crit_edge_ifconv:113 %tmp_26 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %sub160, i3 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:114 %or_ln170 = or i9 %tmp_26, i9 1

]]></Node>
<StgValue><ssdm name="or_ln170"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:115 %or_ln170_1 = or i9 %tmp_26, i9 2

]]></Node>
<StgValue><ssdm name="or_ln170_1"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:116 %or_ln170_2 = or i9 %tmp_26, i9 3

]]></Node>
<StgValue><ssdm name="or_ln170_2"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:117 %or_ln170_3 = or i9 %tmp_26, i9 4

]]></Node>
<StgValue><ssdm name="or_ln170_3"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:118 %or_ln170_4 = or i9 %tmp_26, i9 5

]]></Node>
<StgValue><ssdm name="or_ln170_4"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:119 %or_ln170_5 = or i9 %tmp_26, i9 6

]]></Node>
<StgValue><ssdm name="or_ln170_5"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge_ifconv:120 %or_ln170_6 = or i9 %tmp_26, i9 7

]]></Node>
<StgValue><ssdm name="or_ln170_6"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:121 %select_ln164 = select i1 %icmp_ln164, i9 %or_ln166_5, i9 %or_ln170_5

]]></Node>
<StgValue><ssdm name="select_ln164"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:122 %zext_ln166_8 = zext i9 %select_ln164

]]></Node>
<StgValue><ssdm name="zext_ln166_8"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:123 %m_0_addr_8 = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_8

]]></Node>
<StgValue><ssdm name="m_0_addr_8"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:124 %tmp1_V_30_2 = load i9 %m_0_addr_8

]]></Node>
<StgValue><ssdm name="tmp1_V_30_2"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:126 %select_ln164_1 = select i1 %icmp_ln164, i9 %or_ln166_4, i9 %or_ln170_4

]]></Node>
<StgValue><ssdm name="select_ln164_1"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:127 %zext_ln166_9 = zext i9 %select_ln164_1

]]></Node>
<StgValue><ssdm name="zext_ln166_9"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:128 %m_0_addr_9 = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_9

]]></Node>
<StgValue><ssdm name="m_0_addr_9"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:129 %tmp1_V_29_2 = load i9 %m_0_addr_9

]]></Node>
<StgValue><ssdm name="tmp1_V_29_2"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:131 %select_ln164_2 = select i1 %icmp_ln164, i9 %or_ln166_3, i9 %or_ln170_3

]]></Node>
<StgValue><ssdm name="select_ln164_2"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:132 %zext_ln166_10 = zext i9 %select_ln164_2

]]></Node>
<StgValue><ssdm name="zext_ln166_10"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:133 %m_0_addr_10 = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_10

]]></Node>
<StgValue><ssdm name="m_0_addr_10"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:134 %tmp1_V_28_2 = load i9 %m_0_addr_10

]]></Node>
<StgValue><ssdm name="tmp1_V_28_2"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:136 %select_ln164_3 = select i1 %icmp_ln164, i9 %or_ln166_2, i9 %or_ln170_2

]]></Node>
<StgValue><ssdm name="select_ln164_3"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:137 %zext_ln166_11 = zext i9 %select_ln164_3

]]></Node>
<StgValue><ssdm name="zext_ln166_11"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:138 %m_0_addr_11 = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_11

]]></Node>
<StgValue><ssdm name="m_0_addr_11"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:139 %tmp1_V_27_2 = load i9 %m_0_addr_11

]]></Node>
<StgValue><ssdm name="tmp1_V_27_2"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:141 %select_ln164_4 = select i1 %icmp_ln164, i9 %or_ln166_1, i9 %or_ln170_1

]]></Node>
<StgValue><ssdm name="select_ln164_4"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:142 %zext_ln166_12 = zext i9 %select_ln164_4

]]></Node>
<StgValue><ssdm name="zext_ln166_12"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:143 %m_0_addr_12 = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_12

]]></Node>
<StgValue><ssdm name="m_0_addr_12"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:144 %tmp1_V_26_2 = load i9 %m_0_addr_12

]]></Node>
<StgValue><ssdm name="tmp1_V_26_2"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:146 %select_ln164_5 = select i1 %icmp_ln164, i9 %or_ln166, i9 %or_ln170

]]></Node>
<StgValue><ssdm name="select_ln164_5"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:147 %zext_ln166_13 = zext i9 %select_ln164_5

]]></Node>
<StgValue><ssdm name="zext_ln166_13"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:148 %m_0_addr_13 = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_13

]]></Node>
<StgValue><ssdm name="m_0_addr_13"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:149 %tmp1_V_25_2 = load i9 %m_0_addr_13

]]></Node>
<StgValue><ssdm name="tmp1_V_25_2"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:151 %select_ln164_6 = select i1 %icmp_ln164, i9 %tmp_18, i9 %tmp_26

]]></Node>
<StgValue><ssdm name="select_ln164_6"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:152 %zext_ln166_14 = zext i9 %select_ln164_6

]]></Node>
<StgValue><ssdm name="zext_ln166_14"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:153 %m_0_addr_14 = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_14

]]></Node>
<StgValue><ssdm name="m_0_addr_14"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:154 %tmp1_V_24_2 = load i9 %m_0_addr_14

]]></Node>
<StgValue><ssdm name="tmp1_V_24_2"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge_ifconv:156 %select_ln164_7 = select i1 %icmp_ln164, i9 %or_ln166_6, i9 %or_ln170_6

]]></Node>
<StgValue><ssdm name="select_ln164_7"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:157 %zext_ln166_15 = zext i9 %select_ln164_7

]]></Node>
<StgValue><ssdm name="zext_ln166_15"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:158 %m_0_addr_15 = getelementptr i35 %m_0, i64 0, i64 %zext_ln166_15

]]></Node>
<StgValue><ssdm name="m_0_addr_15"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:159 %tmp2_V_31 = load i9 %m_0_addr_15

]]></Node>
<StgValue><ssdm name="tmp2_V_31"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:703 %store_ln136 = store i10 %id_2, i10 %id

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge_ifconv:704 %store_ln164 = store i10 %select_ln164_8, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:1 %tmp1_V_8_1 = load i36 %tmp1_V_8

]]></Node>
<StgValue><ssdm name="tmp1_V_8_1"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:9 %tmp2_V_16_1 = load i36 %tmp2_V_16

]]></Node>
<StgValue><ssdm name="tmp2_V_16_1"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:14 %kr_V_0 = load i4 %secondKernel_f_V_0_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_0"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:15 %sext_ln159 = sext i20 %kr_V_0

]]></Node>
<StgValue><ssdm name="sext_ln159"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:16 %secondKernel_f_V_0_1_addr = getelementptr i19 %secondKernel_f_V_0_1, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_0_1_addr"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:17 %kr_V_1 = load i4 %secondKernel_f_V_0_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_1"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:143 %store_ln164 = store i36 %sext_ln159, i36 %kr_V_0_05232

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:1 %tmp2_V_0_load = load i36 %tmp2_V_0

]]></Node>
<StgValue><ssdm name="tmp2_V_0_load"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:9 %tmp2_V_0_2_load = load i36 %tmp2_V_0_2

]]></Node>
<StgValue><ssdm name="tmp2_V_0_2_load"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge_ifconv:34 %d_4 = load i16 %d

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:96 %tmp1_V_24 = load i9 %m_0_addr

]]></Node>
<StgValue><ssdm name="tmp1_V_24"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:98 %tmp1_V_25 = load i9 %m_0_addr_1

]]></Node>
<StgValue><ssdm name="tmp1_V_25"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:100 %tmp1_V_26 = load i9 %m_0_addr_2

]]></Node>
<StgValue><ssdm name="tmp1_V_26"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:102 %tmp1_V_27 = load i9 %m_0_addr_3

]]></Node>
<StgValue><ssdm name="tmp1_V_27"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:104 %tmp1_V_28 = load i9 %m_0_addr_4

]]></Node>
<StgValue><ssdm name="tmp1_V_28"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:106 %tmp1_V_29 = load i9 %m_0_addr_5

]]></Node>
<StgValue><ssdm name="tmp1_V_29"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:108 %tmp1_V_30 = load i9 %m_0_addr_6

]]></Node>
<StgValue><ssdm name="tmp1_V_30"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:110 %m_0_load = load i9 %m_0_addr_7

]]></Node>
<StgValue><ssdm name="m_0_load"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:124 %tmp1_V_30_2 = load i9 %m_0_addr_8

]]></Node>
<StgValue><ssdm name="tmp1_V_30_2"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:129 %tmp1_V_29_2 = load i9 %m_0_addr_9

]]></Node>
<StgValue><ssdm name="tmp1_V_29_2"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:134 %tmp1_V_28_2 = load i9 %m_0_addr_10

]]></Node>
<StgValue><ssdm name="tmp1_V_28_2"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:139 %tmp1_V_27_2 = load i9 %m_0_addr_11

]]></Node>
<StgValue><ssdm name="tmp1_V_27_2"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:144 %tmp1_V_26_2 = load i9 %m_0_addr_12

]]></Node>
<StgValue><ssdm name="tmp1_V_26_2"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:149 %tmp1_V_25_2 = load i9 %m_0_addr_13

]]></Node>
<StgValue><ssdm name="tmp1_V_25_2"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:154 %tmp1_V_24_2 = load i9 %m_0_addr_14

]]></Node>
<StgValue><ssdm name="tmp1_V_24_2"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:155 %zext_ln170_6 = zext i35 %tmp1_V_24_2

]]></Node>
<StgValue><ssdm name="zext_ln170_6"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="35" op_0_bw="9">
<![CDATA[
._crit_edge_ifconv:159 %tmp2_V_31 = load i9 %m_0_addr_15

]]></Node>
<StgValue><ssdm name="tmp2_V_31"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv:161 %add_ln182 = add i6 %trunc_ln151, i6 1

]]></Node>
<StgValue><ssdm name="add_ln182"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge_ifconv:162 %icmp_ln182 = icmp_ult  i6 %add_ln182, i6 42

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:170 %select_ln151_7 = select i1 %icmp_ln151, i36 %tmp2_V_0_2_load, i36 %tmp2_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln151_7"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:171 %or_ln182 = or i1 %icmp_ln151, i1 %icmp_ln182

]]></Node>
<StgValue><ssdm name="or_ln182"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:187 %select_ln182_15 = select i1 %or_ln182, i36 %select_ln151_7, i36 %tmp2_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln182_15"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge_ifconv:649 %tmp_54_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln151, i4 0

]]></Node>
<StgValue><ssdm name="tmp_54_cast"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="10" op_0_bw="16">
<![CDATA[
._crit_edge_ifconv:650 %trunc_ln201 = trunc i16 %d_4

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:651 %add_ln201 = add i10 %tmp_54_cast, i10 %trunc_ln201

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:662 %store_ln170 = store i36 %zext_ln170_6, i36 %tmp2_V_16

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:670 %store_ln182 = store i36 %tmp2_V_16_1, i36 %tmp1_V_8

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:694 %store_ln0 = store i36 0, i36 %tmp2_V_0_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:702 %store_ln1171 = store i36 %tmp1_V_8_1, i36 %tmp2_V_0

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:2 %tmp1_V_9_1 = load i36 %tmp1_V_9

]]></Node>
<StgValue><ssdm name="tmp1_V_9_1"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:10 %tmp2_V_17_1 = load i36 %tmp2_V_17

]]></Node>
<StgValue><ssdm name="tmp2_V_17_1"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:17 %kr_V_1 = load i4 %secondKernel_f_V_0_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_1"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:18 %sext_ln159_1 = sext i19 %kr_V_1

]]></Node>
<StgValue><ssdm name="sext_ln159_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:19 %secondKernel_f_V_0_2_addr = getelementptr i20 %secondKernel_f_V_0_2, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_0_2_addr"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:20 %kr_V_2 = load i4 %secondKernel_f_V_0_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_2"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:109 %secondBias_f_V_addr = getelementptr i21 %secondBias_f_V, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondBias_f_V_addr"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="21" op_0_bw="4">
<![CDATA[
.split3.0:110 %secondBias_f_V_load = load i4 %secondBias_f_V_addr

]]></Node>
<StgValue><ssdm name="secondBias_f_V_load"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:142 %store_ln164 = store i36 %sext_ln159_1, i36 %kr_V_1_05233

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:2 %tmp2_V_1_load = load i36 %tmp2_V_1

]]></Node>
<StgValue><ssdm name="tmp2_V_1_load"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:10 %tmp2_V_1_2_load = load i36 %tmp2_V_1_2

]]></Node>
<StgValue><ssdm name="tmp2_V_1_2_load"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:35 %kr_V_0_05232_load = load i36 %kr_V_0_05232

]]></Node>
<StgValue><ssdm name="kr_V_0_05232_load"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:150 %zext_ln170_5 = zext i35 %tmp1_V_25_2

]]></Node>
<StgValue><ssdm name="zext_ln170_5"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:169 %select_ln151_6 = select i1 %icmp_ln151, i36 %tmp2_V_1_2_load, i36 %tmp2_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln151_6"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:186 %select_ln182_14 = select i1 %or_ln182, i36 %select_ln151_6, i36 %tmp2_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln182_14"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:196 %sext_ln1171 = sext i36 %select_ln182_15

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:197 %sext_ln1171_16 = sext i36 %kr_V_0_05232_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_16"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:198 %mul_ln1171 = mul i55 %sext_ln1171_16, i55 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:661 %store_ln170 = store i36 %zext_ln170_5, i36 %tmp2_V_17

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:669 %store_ln182 = store i36 %tmp2_V_17_1, i36 %tmp1_V_9

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:693 %store_ln0 = store i36 0, i36 %tmp2_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:701 %store_ln1171 = store i36 %tmp1_V_9_1, i36 %tmp2_V_1

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:3 %tmp1_V_10_1 = load i36 %tmp1_V_10

]]></Node>
<StgValue><ssdm name="tmp1_V_10_1"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:11 %tmp2_V_18_1 = load i36 %tmp2_V_18

]]></Node>
<StgValue><ssdm name="tmp2_V_18_1"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:20 %kr_V_2 = load i4 %secondKernel_f_V_0_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_2"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:21 %sext_ln159_2 = sext i20 %kr_V_2

]]></Node>
<StgValue><ssdm name="sext_ln159_2"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:22 %secondKernel_f_V_0_3_addr = getelementptr i20 %secondKernel_f_V_0_3, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_0_3_addr"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:23 %kr_V_3 = load i4 %secondKernel_f_V_0_3_addr

]]></Node>
<StgValue><ssdm name="kr_V_3"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="21" op_0_bw="4">
<![CDATA[
.split3.0:110 %secondBias_f_V_load = load i4 %secondBias_f_V_addr

]]></Node>
<StgValue><ssdm name="secondBias_f_V_load"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="36" op_0_bw="21">
<![CDATA[
.split3.0:111 %sext_ln164 = sext i21 %secondBias_f_V_load

]]></Node>
<StgValue><ssdm name="sext_ln164"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:141 %store_ln164 = store i36 %sext_ln159_2, i36 %kr_V_2_05234

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:145 %store_ln164 = store i36 %sext_ln164, i36 %b

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:3 %tmp2_V_2_load = load i36 %tmp2_V_2

]]></Node>
<StgValue><ssdm name="tmp2_V_2_load"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:11 %tmp2_V_2_2_load = load i36 %tmp2_V_2_2

]]></Node>
<StgValue><ssdm name="tmp2_V_2_2_load"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:36 %kr_V_1_05233_load = load i36 %kr_V_1_05233

]]></Node>
<StgValue><ssdm name="kr_V_1_05233_load"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:145 %zext_ln170_4 = zext i35 %tmp1_V_26_2

]]></Node>
<StgValue><ssdm name="zext_ln170_4"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:168 %select_ln151_5 = select i1 %icmp_ln151, i36 %tmp2_V_2_2_load, i36 %tmp2_V_2_load

]]></Node>
<StgValue><ssdm name="select_ln151_5"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:185 %select_ln182_13 = select i1 %or_ln182, i36 %select_ln151_5, i36 %tmp2_V_2_load

]]></Node>
<StgValue><ssdm name="select_ln182_13"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:198 %mul_ln1171 = mul i55 %sext_ln1171_16, i55 %sext_ln1171

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:204 %trunc_ln727 = trunc i55 %mul_ln1171

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:210 %sext_ln1171_17 = sext i36 %select_ln182_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_17"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:211 %sext_ln1171_18 = sext i36 %kr_V_1_05233_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_18"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:212 %mul_ln1171_16 = mul i55 %sext_ln1171_18, i55 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:660 %store_ln170 = store i36 %zext_ln170_4, i36 %tmp2_V_18

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:668 %store_ln182 = store i36 %tmp2_V_18_1, i36 %tmp1_V_10

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:692 %store_ln0 = store i36 0, i36 %tmp2_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:700 %store_ln1171 = store i36 %tmp1_V_10_1, i36 %tmp2_V_2

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:4 %tmp1_V_11_1 = load i36 %tmp1_V_11

]]></Node>
<StgValue><ssdm name="tmp1_V_11_1"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:12 %tmp2_V_19_1 = load i36 %tmp2_V_19

]]></Node>
<StgValue><ssdm name="tmp2_V_19_1"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:23 %kr_V_3 = load i4 %secondKernel_f_V_0_3_addr

]]></Node>
<StgValue><ssdm name="kr_V_3"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:24 %sext_ln159_3 = sext i20 %kr_V_3

]]></Node>
<StgValue><ssdm name="sext_ln159_3"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:25 %secondKernel_f_V_0_4_addr = getelementptr i20 %secondKernel_f_V_0_4, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_0_4_addr"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:26 %kr_V_4 = load i4 %secondKernel_f_V_0_4_addr

]]></Node>
<StgValue><ssdm name="kr_V_4"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:140 %store_ln164 = store i36 %sext_ln159_3, i36 %kr_V_3_05235

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:4 %tmp2_V_3_load = load i36 %tmp2_V_3

]]></Node>
<StgValue><ssdm name="tmp2_V_3_load"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:12 %tmp2_V_3_2_load = load i36 %tmp2_V_3_2

]]></Node>
<StgValue><ssdm name="tmp2_V_3_2_load"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:33 %num_V = load i36 %b

]]></Node>
<StgValue><ssdm name="num_V"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:37 %kr_V_2_05234_load = load i36 %kr_V_2_05234

]]></Node>
<StgValue><ssdm name="kr_V_2_05234_load"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:140 %zext_ln170_3 = zext i35 %tmp1_V_27_2

]]></Node>
<StgValue><ssdm name="zext_ln170_3"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:167 %select_ln151_4 = select i1 %icmp_ln151, i36 %tmp2_V_3_2_load, i36 %tmp2_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln151_4"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:184 %select_ln182_12 = select i1 %or_ln182, i36 %select_ln151_4, i36 %tmp2_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln182_12"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:199 %shl_ln = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %num_V, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:200 %add_ln1245 = add i55 %shl_ln, i55 %mul_ln1171

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:201 %trunc_ln = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:202 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245, i32 19

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:203 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245, i32 18

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:205 %icmp_ln727 = icmp_ne  i18 %trunc_ln727, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:206 %or_ln412 = or i1 %tmp_52, i1 %icmp_ln727

]]></Node>
<StgValue><ssdm name="or_ln412"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:207 %and_ln412 = and i1 %or_ln412, i1 %tmp_53

]]></Node>
<StgValue><ssdm name="and_ln412"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:208 %zext_ln415 = zext i1 %and_ln412

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:209 %add_ln415 = add i36 %trunc_ln, i36 %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:212 %mul_ln1171_16 = mul i55 %sext_ln1171_18, i55 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:218 %trunc_ln727_16 = trunc i55 %mul_ln1171_16

]]></Node>
<StgValue><ssdm name="trunc_ln727_16"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:224 %sext_ln1171_19 = sext i36 %select_ln182_13

]]></Node>
<StgValue><ssdm name="sext_ln1171_19"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:225 %sext_ln1171_20 = sext i36 %kr_V_2_05234_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_20"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:226 %mul_ln1171_17 = mul i55 %sext_ln1171_20, i55 %sext_ln1171_19

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:659 %store_ln170 = store i36 %zext_ln170_3, i36 %tmp2_V_19

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:667 %store_ln182 = store i36 %tmp2_V_19_1, i36 %tmp1_V_11

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:691 %store_ln0 = store i36 0, i36 %tmp2_V_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:699 %store_ln1171 = store i36 %tmp1_V_11_1, i36 %tmp2_V_3

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="449" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:5 %tmp1_V_12_1 = load i36 %tmp1_V_12

]]></Node>
<StgValue><ssdm name="tmp1_V_12_1"/></StgValue>
</operation>

<operation id="450" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:13 %tmp2_V_20_1 = load i36 %tmp2_V_20

]]></Node>
<StgValue><ssdm name="tmp2_V_20_1"/></StgValue>
</operation>

<operation id="451" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:26 %kr_V_4 = load i4 %secondKernel_f_V_0_4_addr

]]></Node>
<StgValue><ssdm name="kr_V_4"/></StgValue>
</operation>

<operation id="452" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:27 %sext_ln159_4 = sext i20 %kr_V_4

]]></Node>
<StgValue><ssdm name="sext_ln159_4"/></StgValue>
</operation>

<operation id="453" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:28 %secondKernel_f_V_0_5_addr = getelementptr i20 %secondKernel_f_V_0_5, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_0_5_addr"/></StgValue>
</operation>

<operation id="454" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:29 %kr_V_5 = load i4 %secondKernel_f_V_0_5_addr

]]></Node>
<StgValue><ssdm name="kr_V_5"/></StgValue>
</operation>

<operation id="455" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:139 %store_ln164 = store i36 %sext_ln159_4, i36 %kr_V_4_05236

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="456" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:5 %tmp2_V_4_load = load i36 %tmp2_V_4

]]></Node>
<StgValue><ssdm name="tmp2_V_4_load"/></StgValue>
</operation>

<operation id="457" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:13 %tmp2_V_4_2_load = load i36 %tmp2_V_4_2

]]></Node>
<StgValue><ssdm name="tmp2_V_4_2_load"/></StgValue>
</operation>

<operation id="458" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:38 %kr_V_3_05235_load = load i36 %kr_V_3_05235

]]></Node>
<StgValue><ssdm name="kr_V_3_05235_load"/></StgValue>
</operation>

<operation id="459" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:135 %zext_ln170_2 = zext i35 %tmp1_V_28_2

]]></Node>
<StgValue><ssdm name="zext_ln170_2"/></StgValue>
</operation>

<operation id="460" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:166 %select_ln151_3 = select i1 %icmp_ln151, i36 %tmp2_V_4_2_load, i36 %tmp2_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln151_3"/></StgValue>
</operation>

<operation id="461" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:183 %select_ln182_11 = select i1 %or_ln182, i36 %select_ln151_3, i36 %tmp2_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln182_11"/></StgValue>
</operation>

<operation id="462" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:213 %shl_ln737_s = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="463" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:214 %add_ln1245_16 = add i55 %shl_ln737_s, i55 %mul_ln1171_16

]]></Node>
<StgValue><ssdm name="add_ln1245_16"/></StgValue>
</operation>

<operation id="464" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:215 %trunc_ln717_s = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_16, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="465" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:216 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_16, i32 19

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="466" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:217 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_16, i32 18

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="467" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:219 %icmp_ln727_16 = icmp_ne  i18 %trunc_ln727_16, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_16"/></StgValue>
</operation>

<operation id="468" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:220 %or_ln412_1 = or i1 %tmp_54, i1 %icmp_ln727_16

]]></Node>
<StgValue><ssdm name="or_ln412_1"/></StgValue>
</operation>

<operation id="469" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:221 %and_ln412_16 = and i1 %or_ln412_1, i1 %tmp_55

]]></Node>
<StgValue><ssdm name="and_ln412_16"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:222 %zext_ln415_1 = zext i1 %and_ln412_16

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:223 %add_ln415_16 = add i36 %trunc_ln717_s, i36 %zext_ln415_1

]]></Node>
<StgValue><ssdm name="add_ln415_16"/></StgValue>
</operation>

<operation id="472" st_id="7" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:226 %mul_ln1171_17 = mul i55 %sext_ln1171_20, i55 %sext_ln1171_19

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="473" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:232 %trunc_ln727_17 = trunc i55 %mul_ln1171_17

]]></Node>
<StgValue><ssdm name="trunc_ln727_17"/></StgValue>
</operation>

<operation id="474" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:238 %sext_ln1171_21 = sext i36 %select_ln182_12

]]></Node>
<StgValue><ssdm name="sext_ln1171_21"/></StgValue>
</operation>

<operation id="475" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:239 %sext_ln1171_22 = sext i36 %kr_V_3_05235_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_22"/></StgValue>
</operation>

<operation id="476" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:240 %mul_ln1171_18 = mul i55 %sext_ln1171_22, i55 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="477" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:658 %store_ln170 = store i36 %zext_ln170_2, i36 %tmp2_V_20

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="478" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:666 %store_ln182 = store i36 %tmp2_V_20_1, i36 %tmp1_V_12

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="479" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:690 %store_ln0 = store i36 0, i36 %tmp2_V_4_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="480" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:698 %store_ln1171 = store i36 %tmp1_V_12_1, i36 %tmp2_V_4

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="481" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:6 %tmp1_V_13_1 = load i36 %tmp1_V_13

]]></Node>
<StgValue><ssdm name="tmp1_V_13_1"/></StgValue>
</operation>

<operation id="482" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:14 %tmp2_V_21_1 = load i36 %tmp2_V_21

]]></Node>
<StgValue><ssdm name="tmp2_V_21_1"/></StgValue>
</operation>

<operation id="483" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:29 %kr_V_5 = load i4 %secondKernel_f_V_0_5_addr

]]></Node>
<StgValue><ssdm name="kr_V_5"/></StgValue>
</operation>

<operation id="484" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:30 %sext_ln159_5 = sext i20 %kr_V_5

]]></Node>
<StgValue><ssdm name="sext_ln159_5"/></StgValue>
</operation>

<operation id="485" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:31 %secondKernel_f_V_0_6_addr = getelementptr i19 %secondKernel_f_V_0_6, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_0_6_addr"/></StgValue>
</operation>

<operation id="486" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:32 %kr_V_6 = load i4 %secondKernel_f_V_0_6_addr

]]></Node>
<StgValue><ssdm name="kr_V_6"/></StgValue>
</operation>

<operation id="487" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:138 %store_ln164 = store i36 %sext_ln159_5, i36 %kr_V_5_05237

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="488" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:6 %tmp2_V_5_load = load i36 %tmp2_V_5

]]></Node>
<StgValue><ssdm name="tmp2_V_5_load"/></StgValue>
</operation>

<operation id="489" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:14 %tmp2_V_5_2_load = load i36 %tmp2_V_5_2

]]></Node>
<StgValue><ssdm name="tmp2_V_5_2_load"/></StgValue>
</operation>

<operation id="490" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:22 %tmp2_V_21_2_load = load i36 %tmp2_V_21_2

]]></Node>
<StgValue><ssdm name="tmp2_V_21_2_load"/></StgValue>
</operation>

<operation id="491" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:39 %kr_V_4_05236_load = load i36 %kr_V_4_05236

]]></Node>
<StgValue><ssdm name="kr_V_4_05236_load"/></StgValue>
</operation>

<operation id="492" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:130 %zext_ln170_1 = zext i35 %tmp1_V_29_2

]]></Node>
<StgValue><ssdm name="zext_ln170_1"/></StgValue>
</operation>

<operation id="493" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:165 %select_ln151_2 = select i1 %icmp_ln151, i36 %tmp2_V_5_2_load, i36 %tmp2_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln151_2"/></StgValue>
</operation>

<operation id="494" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:174 %select_ln182_2 = select i1 %or_ln182, i36 %tmp2_V_21_1, i36 %tmp2_V_21_2_load

]]></Node>
<StgValue><ssdm name="select_ln182_2"/></StgValue>
</operation>

<operation id="495" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:182 %select_ln182_10 = select i1 %or_ln182, i36 %select_ln151_2, i36 %tmp2_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln182_10"/></StgValue>
</operation>

<operation id="496" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:227 %shl_ln737_15 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_16, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_15"/></StgValue>
</operation>

<operation id="497" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:228 %add_ln1245_17 = add i55 %shl_ln737_15, i55 %mul_ln1171_17

]]></Node>
<StgValue><ssdm name="add_ln1245_17"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:229 %trunc_ln717_15 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_17, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_15"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:230 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_17, i32 19

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:231 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_17, i32 18

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:233 %icmp_ln727_17 = icmp_ne  i18 %trunc_ln727_17, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_17"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:234 %or_ln412_2 = or i1 %tmp_56, i1 %icmp_ln727_17

]]></Node>
<StgValue><ssdm name="or_ln412_2"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:235 %and_ln412_17 = and i1 %or_ln412_2, i1 %tmp_57

]]></Node>
<StgValue><ssdm name="and_ln412_17"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:236 %zext_ln415_2 = zext i1 %and_ln412_17

]]></Node>
<StgValue><ssdm name="zext_ln415_2"/></StgValue>
</operation>

<operation id="505" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:237 %add_ln415_17 = add i36 %trunc_ln717_15, i36 %zext_ln415_2

]]></Node>
<StgValue><ssdm name="add_ln415_17"/></StgValue>
</operation>

<operation id="506" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:240 %mul_ln1171_18 = mul i55 %sext_ln1171_22, i55 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="507" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:246 %trunc_ln727_18 = trunc i55 %mul_ln1171_18

]]></Node>
<StgValue><ssdm name="trunc_ln727_18"/></StgValue>
</operation>

<operation id="508" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:252 %sext_ln1171_23 = sext i36 %select_ln182_11

]]></Node>
<StgValue><ssdm name="sext_ln1171_23"/></StgValue>
</operation>

<operation id="509" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:253 %sext_ln1171_24 = sext i36 %kr_V_4_05236_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_24"/></StgValue>
</operation>

<operation id="510" st_id="8" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:254 %mul_ln1171_19 = mul i55 %sext_ln1171_24, i55 %sext_ln1171_23

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="511" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:657 %store_ln170 = store i36 %zext_ln170_1, i36 %tmp2_V_21

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="512" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:665 %store_ln182 = store i36 %tmp2_V_21_1, i36 %tmp1_V_13

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="513" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:681 %store_ln0 = store i36 0, i36 %tmp2_V_21_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="514" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:689 %store_ln0 = store i36 0, i36 %tmp2_V_5_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="515" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:697 %store_ln1171 = store i36 %tmp1_V_13_1, i36 %tmp2_V_5

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="516" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:7 %tmp1_V_14_1 = load i36 %tmp1_V_14

]]></Node>
<StgValue><ssdm name="tmp1_V_14_1"/></StgValue>
</operation>

<operation id="517" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:15 %tmp2_V_22_1 = load i36 %tmp2_V_22

]]></Node>
<StgValue><ssdm name="tmp2_V_22_1"/></StgValue>
</operation>

<operation id="518" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:32 %kr_V_6 = load i4 %secondKernel_f_V_0_6_addr

]]></Node>
<StgValue><ssdm name="kr_V_6"/></StgValue>
</operation>

<operation id="519" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:33 %sext_ln159_6 = sext i19 %kr_V_6

]]></Node>
<StgValue><ssdm name="sext_ln159_6"/></StgValue>
</operation>

<operation id="520" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:34 %secondKernel_f_V_0_7_addr = getelementptr i19 %secondKernel_f_V_0_7, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_0_7_addr"/></StgValue>
</operation>

<operation id="521" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:35 %kr_V_7 = load i4 %secondKernel_f_V_0_7_addr

]]></Node>
<StgValue><ssdm name="kr_V_7"/></StgValue>
</operation>

<operation id="522" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:137 %store_ln164 = store i36 %sext_ln159_6, i36 %kr_V_6_05238

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="523" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:7 %tmp2_V_6_load = load i36 %tmp2_V_6

]]></Node>
<StgValue><ssdm name="tmp2_V_6_load"/></StgValue>
</operation>

<operation id="524" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:15 %tmp2_V_6_2_load = load i36 %tmp2_V_6_2

]]></Node>
<StgValue><ssdm name="tmp2_V_6_2_load"/></StgValue>
</operation>

<operation id="525" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:40 %kr_V_5_05237_load = load i36 %kr_V_5_05237

]]></Node>
<StgValue><ssdm name="kr_V_5_05237_load"/></StgValue>
</operation>

<operation id="526" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:125 %zext_ln170 = zext i35 %tmp1_V_30_2

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="527" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:164 %select_ln151_1 = select i1 %icmp_ln151, i36 %tmp2_V_6_2_load, i36 %tmp2_V_6_load

]]></Node>
<StgValue><ssdm name="select_ln151_1"/></StgValue>
</operation>

<operation id="528" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:181 %select_ln182_9 = select i1 %or_ln182, i36 %select_ln151_1, i36 %tmp2_V_6_load

]]></Node>
<StgValue><ssdm name="select_ln182_9"/></StgValue>
</operation>

<operation id="529" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:241 %shl_ln737_16 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_17, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_16"/></StgValue>
</operation>

<operation id="530" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:242 %add_ln1245_18 = add i55 %shl_ln737_16, i55 %mul_ln1171_18

]]></Node>
<StgValue><ssdm name="add_ln1245_18"/></StgValue>
</operation>

<operation id="531" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:243 %trunc_ln717_16 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_18, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_16"/></StgValue>
</operation>

<operation id="532" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:244 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_18, i32 19

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="533" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:245 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_18, i32 18

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="534" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:247 %icmp_ln727_18 = icmp_ne  i18 %trunc_ln727_18, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_18"/></StgValue>
</operation>

<operation id="535" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:248 %or_ln412_3 = or i1 %tmp_58, i1 %icmp_ln727_18

]]></Node>
<StgValue><ssdm name="or_ln412_3"/></StgValue>
</operation>

<operation id="536" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:249 %and_ln412_18 = and i1 %or_ln412_3, i1 %tmp_59

]]></Node>
<StgValue><ssdm name="and_ln412_18"/></StgValue>
</operation>

<operation id="537" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:250 %zext_ln415_3 = zext i1 %and_ln412_18

]]></Node>
<StgValue><ssdm name="zext_ln415_3"/></StgValue>
</operation>

<operation id="538" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:251 %add_ln415_18 = add i36 %trunc_ln717_16, i36 %zext_ln415_3

]]></Node>
<StgValue><ssdm name="add_ln415_18"/></StgValue>
</operation>

<operation id="539" st_id="9" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:254 %mul_ln1171_19 = mul i55 %sext_ln1171_24, i55 %sext_ln1171_23

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="540" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:260 %trunc_ln727_19 = trunc i55 %mul_ln1171_19

]]></Node>
<StgValue><ssdm name="trunc_ln727_19"/></StgValue>
</operation>

<operation id="541" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:266 %sext_ln1171_25 = sext i36 %select_ln182_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_25"/></StgValue>
</operation>

<operation id="542" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:267 %sext_ln1171_26 = sext i36 %kr_V_5_05237_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_26"/></StgValue>
</operation>

<operation id="543" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:268 %mul_ln1171_20 = mul i55 %sext_ln1171_26, i55 %sext_ln1171_25

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="544" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:656 %store_ln170 = store i36 %zext_ln170, i36 %tmp2_V_22

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:664 %store_ln182 = store i36 %tmp2_V_22_1, i36 %tmp1_V_14

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:688 %store_ln0 = store i36 0, i36 %tmp2_V_6_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:696 %store_ln1171 = store i36 %tmp1_V_14_1, i36 %tmp2_V_6

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:8 %tmp1_V_15_1 = load i36 %tmp1_V_15

]]></Node>
<StgValue><ssdm name="tmp1_V_15_1"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
.preheader4:16 %tmp2_V_23_1 = load i36 %tmp2_V_23

]]></Node>
<StgValue><ssdm name="tmp2_V_23_1"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader4:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:19 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 672, i64 672, i64 672

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:35 %kr_V_7 = load i4 %secondKernel_f_V_0_7_addr

]]></Node>
<StgValue><ssdm name="kr_V_7"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:36 %sext_ln159_7 = sext i19 %kr_V_7

]]></Node>
<StgValue><ssdm name="sext_ln159_7"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:37 %secondKernel_f_V_1_0_addr = getelementptr i18 %secondKernel_f_V_1_0, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_1_0_addr"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="4">
<![CDATA[
.split3.0:38 %kr_V_8 = load i4 %secondKernel_f_V_1_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_8"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:136 %store_ln164 = store i36 %sext_ln159_7, i36 %kr_V_7_05239

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:8 %tmp2_V_7_load = load i36 %tmp2_V_7

]]></Node>
<StgValue><ssdm name="tmp2_V_7_load"/></StgValue>
</operation>

<operation id="558" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="icmp_ln151" val="1"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:16 %tmp2_V_7_2_load = load i36 %tmp2_V_7_2

]]></Node>
<StgValue><ssdm name="tmp2_V_7_2_load"/></StgValue>
</operation>

<operation id="559" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:17 %tmp2_V_16_2_load = load i36 %tmp2_V_16_2

]]></Node>
<StgValue><ssdm name="tmp2_V_16_2_load"/></StgValue>
</operation>

<operation id="560" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:18 %tmp2_V_17_2_load = load i36 %tmp2_V_17_2

]]></Node>
<StgValue><ssdm name="tmp2_V_17_2_load"/></StgValue>
</operation>

<operation id="561" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:19 %tmp2_V_18_2_load = load i36 %tmp2_V_18_2

]]></Node>
<StgValue><ssdm name="tmp2_V_18_2_load"/></StgValue>
</operation>

<operation id="562" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:20 %tmp2_V_19_2_load = load i36 %tmp2_V_19_2

]]></Node>
<StgValue><ssdm name="tmp2_V_19_2_load"/></StgValue>
</operation>

<operation id="563" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:21 %tmp2_V_20_2_load = load i36 %tmp2_V_20_2

]]></Node>
<StgValue><ssdm name="tmp2_V_20_2_load"/></StgValue>
</operation>

<operation id="564" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:23 %tmp2_V_22_2_load = load i36 %tmp2_V_22_2

]]></Node>
<StgValue><ssdm name="tmp2_V_22_2_load"/></StgValue>
</operation>

<operation id="565" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:24 %tmp2_V_23_2_load = load i36 %tmp2_V_23_2

]]></Node>
<StgValue><ssdm name="tmp2_V_23_2_load"/></StgValue>
</operation>

<operation id="566" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:41 %kr_V_6_05238_load = load i36 %kr_V_6_05238

]]></Node>
<StgValue><ssdm name="kr_V_6_05238_load"/></StgValue>
</operation>

<operation id="567" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:160 %zext_ln189 = zext i35 %tmp2_V_31

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="568" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
<literal name="or_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:163 %select_ln151 = select i1 %icmp_ln151, i36 %tmp2_V_7_2_load, i36 %tmp2_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="569" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:172 %select_ln182 = select i1 %or_ln182, i36 %tmp2_V_23_1, i36 %tmp2_V_23_2_load

]]></Node>
<StgValue><ssdm name="select_ln182"/></StgValue>
</operation>

<operation id="570" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:173 %select_ln182_1 = select i1 %or_ln182, i36 %tmp2_V_22_1, i36 %tmp2_V_22_2_load

]]></Node>
<StgValue><ssdm name="select_ln182_1"/></StgValue>
</operation>

<operation id="571" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:175 %select_ln182_3 = select i1 %or_ln182, i36 %tmp2_V_20_1, i36 %tmp2_V_20_2_load

]]></Node>
<StgValue><ssdm name="select_ln182_3"/></StgValue>
</operation>

<operation id="572" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:176 %select_ln182_4 = select i1 %or_ln182, i36 %tmp2_V_19_1, i36 %tmp2_V_19_2_load

]]></Node>
<StgValue><ssdm name="select_ln182_4"/></StgValue>
</operation>

<operation id="573" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:177 %select_ln182_5 = select i1 %or_ln182, i36 %tmp2_V_18_1, i36 %tmp2_V_18_2_load

]]></Node>
<StgValue><ssdm name="select_ln182_5"/></StgValue>
</operation>

<operation id="574" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:178 %select_ln182_6 = select i1 %or_ln182, i36 %tmp2_V_17_1, i36 %tmp2_V_17_2_load

]]></Node>
<StgValue><ssdm name="select_ln182_6"/></StgValue>
</operation>

<operation id="575" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:179 %select_ln182_7 = select i1 %or_ln182, i36 %tmp2_V_16_1, i36 %tmp2_V_16_2_load

]]></Node>
<StgValue><ssdm name="select_ln182_7"/></StgValue>
</operation>

<operation id="576" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:180 %select_ln182_8 = select i1 %or_ln182, i36 %select_ln151, i36 %tmp2_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln182_8"/></StgValue>
</operation>

<operation id="577" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:255 %shl_ln737_17 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_18, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_17"/></StgValue>
</operation>

<operation id="578" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:256 %add_ln1245_19 = add i55 %shl_ln737_17, i55 %mul_ln1171_19

]]></Node>
<StgValue><ssdm name="add_ln1245_19"/></StgValue>
</operation>

<operation id="579" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:257 %trunc_ln717_17 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_19, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_17"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:258 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_19, i32 19

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:259 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_19, i32 18

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="582" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:261 %icmp_ln727_19 = icmp_ne  i18 %trunc_ln727_19, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_19"/></StgValue>
</operation>

<operation id="583" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:262 %or_ln412_4 = or i1 %tmp_60, i1 %icmp_ln727_19

]]></Node>
<StgValue><ssdm name="or_ln412_4"/></StgValue>
</operation>

<operation id="584" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:263 %and_ln412_19 = and i1 %or_ln412_4, i1 %tmp_61

]]></Node>
<StgValue><ssdm name="and_ln412_19"/></StgValue>
</operation>

<operation id="585" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:264 %zext_ln415_4 = zext i1 %and_ln412_19

]]></Node>
<StgValue><ssdm name="zext_ln415_4"/></StgValue>
</operation>

<operation id="586" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:265 %add_ln415_19 = add i36 %trunc_ln717_17, i36 %zext_ln415_4

]]></Node>
<StgValue><ssdm name="add_ln415_19"/></StgValue>
</operation>

<operation id="587" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:268 %mul_ln1171_20 = mul i55 %sext_ln1171_26, i55 %sext_ln1171_25

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="588" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:274 %trunc_ln727_20 = trunc i55 %mul_ln1171_20

]]></Node>
<StgValue><ssdm name="trunc_ln727_20"/></StgValue>
</operation>

<operation id="589" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:280 %sext_ln1171_27 = sext i36 %select_ln182_9

]]></Node>
<StgValue><ssdm name="sext_ln1171_27"/></StgValue>
</operation>

<operation id="590" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:281 %sext_ln1171_28 = sext i36 %kr_V_6_05238_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_28"/></StgValue>
</operation>

<operation id="591" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:282 %mul_ln1171_21 = mul i55 %sext_ln1171_28, i55 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="592" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:655 %store_ln189 = store i36 %zext_ln189, i36 %tmp2_V_23

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="593" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:663 %store_ln182 = store i36 %tmp2_V_23_1, i36 %tmp1_V_15

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="594" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:679 %store_ln0 = store i36 0, i36 %tmp2_V_23_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="595" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:680 %store_ln0 = store i36 0, i36 %tmp2_V_22_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="596" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:682 %store_ln0 = store i36 0, i36 %tmp2_V_20_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="597" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:683 %store_ln0 = store i36 0, i36 %tmp2_V_19_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="598" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:684 %store_ln0 = store i36 0, i36 %tmp2_V_18_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="599" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:685 %store_ln0 = store i36 0, i36 %tmp2_V_17_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="600" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:686 %store_ln0 = store i36 0, i36 %tmp2_V_16_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="601" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:687 %store_ln0 = store i36 0, i36 %tmp2_V_7_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="602" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:695 %store_ln1171 = store i36 %tmp1_V_15_1, i36 %tmp2_V_7

]]></Node>
<StgValue><ssdm name="store_ln1171"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="603" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="4">
<![CDATA[
.split3.0:38 %kr_V_8 = load i4 %secondKernel_f_V_1_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_8"/></StgValue>
</operation>

<operation id="604" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:39 %sext_ln159_8 = sext i18 %kr_V_8

]]></Node>
<StgValue><ssdm name="sext_ln159_8"/></StgValue>
</operation>

<operation id="605" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:40 %secondKernel_f_V_1_1_addr = getelementptr i20 %secondKernel_f_V_1_1, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_1_1_addr"/></StgValue>
</operation>

<operation id="606" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:41 %kr_V_9 = load i4 %secondKernel_f_V_1_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_9"/></StgValue>
</operation>

<operation id="607" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:135 %store_ln164 = store i36 %sext_ln159_8, i36 %kr_V_8_05240

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="608" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:42 %kr_V_7_05239_load = load i36 %kr_V_7_05239

]]></Node>
<StgValue><ssdm name="kr_V_7_05239_load"/></StgValue>
</operation>

<operation id="609" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:269 %shl_ln737_18 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_19, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_18"/></StgValue>
</operation>

<operation id="610" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:270 %add_ln1245_20 = add i55 %shl_ln737_18, i55 %mul_ln1171_20

]]></Node>
<StgValue><ssdm name="add_ln1245_20"/></StgValue>
</operation>

<operation id="611" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:271 %trunc_ln717_18 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_20, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_18"/></StgValue>
</operation>

<operation id="612" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:272 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_20, i32 19

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="613" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:273 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_20, i32 18

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="614" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:275 %icmp_ln727_20 = icmp_ne  i18 %trunc_ln727_20, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_20"/></StgValue>
</operation>

<operation id="615" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:276 %or_ln412_5 = or i1 %tmp_62, i1 %icmp_ln727_20

]]></Node>
<StgValue><ssdm name="or_ln412_5"/></StgValue>
</operation>

<operation id="616" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:277 %and_ln412_20 = and i1 %or_ln412_5, i1 %tmp_63

]]></Node>
<StgValue><ssdm name="and_ln412_20"/></StgValue>
</operation>

<operation id="617" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:278 %zext_ln415_5 = zext i1 %and_ln412_20

]]></Node>
<StgValue><ssdm name="zext_ln415_5"/></StgValue>
</operation>

<operation id="618" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:279 %add_ln415_20 = add i36 %trunc_ln717_18, i36 %zext_ln415_5

]]></Node>
<StgValue><ssdm name="add_ln415_20"/></StgValue>
</operation>

<operation id="619" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:282 %mul_ln1171_21 = mul i55 %sext_ln1171_28, i55 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="620" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:288 %trunc_ln727_21 = trunc i55 %mul_ln1171_21

]]></Node>
<StgValue><ssdm name="trunc_ln727_21"/></StgValue>
</operation>

<operation id="621" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:294 %sext_ln1171_29 = sext i36 %select_ln182_8

]]></Node>
<StgValue><ssdm name="sext_ln1171_29"/></StgValue>
</operation>

<operation id="622" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:295 %sext_ln1171_30 = sext i36 %kr_V_7_05239_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_30"/></StgValue>
</operation>

<operation id="623" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:296 %mul_ln1171_22 = mul i55 %sext_ln1171_30, i55 %sext_ln1171_29

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="624" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:41 %kr_V_9 = load i4 %secondKernel_f_V_1_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_9"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:42 %sext_ln159_9 = sext i20 %kr_V_9

]]></Node>
<StgValue><ssdm name="sext_ln159_9"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:43 %secondKernel_f_V_1_2_addr = getelementptr i19 %secondKernel_f_V_1_2, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_1_2_addr"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:44 %kr_V_10 = load i4 %secondKernel_f_V_1_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_10"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:134 %store_ln164 = store i36 %sext_ln159_9, i36 %kr_V_9_05241

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:43 %kr_V_8_05240_load = load i36 %kr_V_8_05240

]]></Node>
<StgValue><ssdm name="kr_V_8_05240_load"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:283 %shl_ln737_19 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_20, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_19"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:284 %add_ln1245_21 = add i55 %shl_ln737_19, i55 %mul_ln1171_21

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:285 %trunc_ln717_19 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_21, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_19"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:286 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_21, i32 19

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:287 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_21, i32 18

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:289 %icmp_ln727_21 = icmp_ne  i18 %trunc_ln727_21, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_21"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:290 %or_ln412_6 = or i1 %tmp_64, i1 %icmp_ln727_21

]]></Node>
<StgValue><ssdm name="or_ln412_6"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:291 %and_ln412_21 = and i1 %or_ln412_6, i1 %tmp_65

]]></Node>
<StgValue><ssdm name="and_ln412_21"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:292 %zext_ln415_6 = zext i1 %and_ln412_21

]]></Node>
<StgValue><ssdm name="zext_ln415_6"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:293 %add_ln415_21 = add i36 %trunc_ln717_19, i36 %zext_ln415_6

]]></Node>
<StgValue><ssdm name="add_ln415_21"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:296 %mul_ln1171_22 = mul i55 %sext_ln1171_30, i55 %sext_ln1171_29

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="641" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:302 %trunc_ln727_22 = trunc i55 %mul_ln1171_22

]]></Node>
<StgValue><ssdm name="trunc_ln727_22"/></StgValue>
</operation>

<operation id="642" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:308 %sext_ln1171_31 = sext i36 %tmp1_V_8_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_31"/></StgValue>
</operation>

<operation id="643" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:309 %sext_ln1171_32 = sext i36 %kr_V_8_05240_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_32"/></StgValue>
</operation>

<operation id="644" st_id="12" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:310 %mul_ln1171_23 = mul i55 %sext_ln1171_32, i55 %sext_ln1171_31

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="645" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:44 %kr_V_10 = load i4 %secondKernel_f_V_1_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_10"/></StgValue>
</operation>

<operation id="646" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:45 %sext_ln159_10 = sext i19 %kr_V_10

]]></Node>
<StgValue><ssdm name="sext_ln159_10"/></StgValue>
</operation>

<operation id="647" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:46 %secondKernel_f_V_1_3_addr = getelementptr i19 %secondKernel_f_V_1_3, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_1_3_addr"/></StgValue>
</operation>

<operation id="648" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:47 %kr_V_11 = load i4 %secondKernel_f_V_1_3_addr

]]></Node>
<StgValue><ssdm name="kr_V_11"/></StgValue>
</operation>

<operation id="649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:133 %store_ln164 = store i36 %sext_ln159_10, i36 %kr_V_10_05242

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:44 %kr_V_9_05241_load = load i36 %kr_V_9_05241

]]></Node>
<StgValue><ssdm name="kr_V_9_05241_load"/></StgValue>
</operation>

<operation id="651" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:297 %shl_ln737_20 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_21, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_20"/></StgValue>
</operation>

<operation id="652" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:298 %add_ln1245_22 = add i55 %shl_ln737_20, i55 %mul_ln1171_22

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:299 %trunc_ln717_20 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_22, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_20"/></StgValue>
</operation>

<operation id="654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:300 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_22, i32 19

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:301 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_22, i32 18

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="656" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:303 %icmp_ln727_22 = icmp_ne  i18 %trunc_ln727_22, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_22"/></StgValue>
</operation>

<operation id="657" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:304 %or_ln412_7 = or i1 %tmp_66, i1 %icmp_ln727_22

]]></Node>
<StgValue><ssdm name="or_ln412_7"/></StgValue>
</operation>

<operation id="658" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:305 %and_ln412_22 = and i1 %or_ln412_7, i1 %tmp_67

]]></Node>
<StgValue><ssdm name="and_ln412_22"/></StgValue>
</operation>

<operation id="659" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:306 %zext_ln415_7 = zext i1 %and_ln412_22

]]></Node>
<StgValue><ssdm name="zext_ln415_7"/></StgValue>
</operation>

<operation id="660" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:307 %add_ln415_22 = add i36 %trunc_ln717_20, i36 %zext_ln415_7

]]></Node>
<StgValue><ssdm name="add_ln415_22"/></StgValue>
</operation>

<operation id="661" st_id="13" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:310 %mul_ln1171_23 = mul i55 %sext_ln1171_32, i55 %sext_ln1171_31

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="662" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:316 %trunc_ln727_23 = trunc i55 %mul_ln1171_23

]]></Node>
<StgValue><ssdm name="trunc_ln727_23"/></StgValue>
</operation>

<operation id="663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:322 %sext_ln1171_33 = sext i36 %tmp1_V_9_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_33"/></StgValue>
</operation>

<operation id="664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:323 %sext_ln1171_34 = sext i36 %kr_V_9_05241_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_34"/></StgValue>
</operation>

<operation id="665" st_id="13" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:324 %mul_ln1171_24 = mul i55 %sext_ln1171_34, i55 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="666" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:47 %kr_V_11 = load i4 %secondKernel_f_V_1_3_addr

]]></Node>
<StgValue><ssdm name="kr_V_11"/></StgValue>
</operation>

<operation id="667" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:48 %sext_ln159_11 = sext i19 %kr_V_11

]]></Node>
<StgValue><ssdm name="sext_ln159_11"/></StgValue>
</operation>

<operation id="668" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:49 %secondKernel_f_V_1_4_addr = getelementptr i20 %secondKernel_f_V_1_4, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_1_4_addr"/></StgValue>
</operation>

<operation id="669" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:50 %kr_V_12 = load i4 %secondKernel_f_V_1_4_addr

]]></Node>
<StgValue><ssdm name="kr_V_12"/></StgValue>
</operation>

<operation id="670" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:132 %store_ln164 = store i36 %sext_ln159_11, i36 %kr_V_11_05243

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="671" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:45 %kr_V_10_05242_load = load i36 %kr_V_10_05242

]]></Node>
<StgValue><ssdm name="kr_V_10_05242_load"/></StgValue>
</operation>

<operation id="672" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:311 %shl_ln737_21 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_22, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_21"/></StgValue>
</operation>

<operation id="673" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:312 %add_ln1245_23 = add i55 %shl_ln737_21, i55 %mul_ln1171_23

]]></Node>
<StgValue><ssdm name="add_ln1245_23"/></StgValue>
</operation>

<operation id="674" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:313 %trunc_ln717_21 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_23, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_21"/></StgValue>
</operation>

<operation id="675" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:314 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_23, i32 19

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="676" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:315 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_23, i32 18

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="677" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:317 %icmp_ln727_23 = icmp_ne  i18 %trunc_ln727_23, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_23"/></StgValue>
</operation>

<operation id="678" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:318 %or_ln412_8 = or i1 %tmp_68, i1 %icmp_ln727_23

]]></Node>
<StgValue><ssdm name="or_ln412_8"/></StgValue>
</operation>

<operation id="679" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:319 %and_ln412_23 = and i1 %or_ln412_8, i1 %tmp_69

]]></Node>
<StgValue><ssdm name="and_ln412_23"/></StgValue>
</operation>

<operation id="680" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:320 %zext_ln415_8 = zext i1 %and_ln412_23

]]></Node>
<StgValue><ssdm name="zext_ln415_8"/></StgValue>
</operation>

<operation id="681" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:321 %add_ln415_23 = add i36 %trunc_ln717_21, i36 %zext_ln415_8

]]></Node>
<StgValue><ssdm name="add_ln415_23"/></StgValue>
</operation>

<operation id="682" st_id="14" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:324 %mul_ln1171_24 = mul i55 %sext_ln1171_34, i55 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="683" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:330 %trunc_ln727_24 = trunc i55 %mul_ln1171_24

]]></Node>
<StgValue><ssdm name="trunc_ln727_24"/></StgValue>
</operation>

<operation id="684" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:336 %sext_ln1171_35 = sext i36 %tmp1_V_10_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_35"/></StgValue>
</operation>

<operation id="685" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:337 %sext_ln1171_36 = sext i36 %kr_V_10_05242_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_36"/></StgValue>
</operation>

<operation id="686" st_id="14" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:338 %mul_ln1171_25 = mul i55 %sext_ln1171_36, i55 %sext_ln1171_35

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="687" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:50 %kr_V_12 = load i4 %secondKernel_f_V_1_4_addr

]]></Node>
<StgValue><ssdm name="kr_V_12"/></StgValue>
</operation>

<operation id="688" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:51 %sext_ln159_12 = sext i20 %kr_V_12

]]></Node>
<StgValue><ssdm name="sext_ln159_12"/></StgValue>
</operation>

<operation id="689" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:52 %secondKernel_f_V_1_5_addr = getelementptr i19 %secondKernel_f_V_1_5, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_1_5_addr"/></StgValue>
</operation>

<operation id="690" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:53 %kr_V_13 = load i4 %secondKernel_f_V_1_5_addr

]]></Node>
<StgValue><ssdm name="kr_V_13"/></StgValue>
</operation>

<operation id="691" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:131 %store_ln164 = store i36 %sext_ln159_12, i36 %kr_V_12_05244

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="692" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:46 %kr_V_11_05243_load = load i36 %kr_V_11_05243

]]></Node>
<StgValue><ssdm name="kr_V_11_05243_load"/></StgValue>
</operation>

<operation id="693" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:325 %shl_ln737_22 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_23, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_22"/></StgValue>
</operation>

<operation id="694" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:326 %add_ln1245_24 = add i55 %shl_ln737_22, i55 %mul_ln1171_24

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="695" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:327 %trunc_ln717_22 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_24, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_22"/></StgValue>
</operation>

<operation id="696" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:328 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_24, i32 19

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="697" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:329 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_24, i32 18

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="698" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:331 %icmp_ln727_24 = icmp_ne  i18 %trunc_ln727_24, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_24"/></StgValue>
</operation>

<operation id="699" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:332 %or_ln412_9 = or i1 %tmp_70, i1 %icmp_ln727_24

]]></Node>
<StgValue><ssdm name="or_ln412_9"/></StgValue>
</operation>

<operation id="700" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:333 %and_ln412_24 = and i1 %or_ln412_9, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="and_ln412_24"/></StgValue>
</operation>

<operation id="701" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:334 %zext_ln415_9 = zext i1 %and_ln412_24

]]></Node>
<StgValue><ssdm name="zext_ln415_9"/></StgValue>
</operation>

<operation id="702" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:335 %add_ln415_24 = add i36 %trunc_ln717_22, i36 %zext_ln415_9

]]></Node>
<StgValue><ssdm name="add_ln415_24"/></StgValue>
</operation>

<operation id="703" st_id="15" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:338 %mul_ln1171_25 = mul i55 %sext_ln1171_36, i55 %sext_ln1171_35

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="704" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:344 %trunc_ln727_25 = trunc i55 %mul_ln1171_25

]]></Node>
<StgValue><ssdm name="trunc_ln727_25"/></StgValue>
</operation>

<operation id="705" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:350 %sext_ln1171_37 = sext i36 %tmp1_V_11_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_37"/></StgValue>
</operation>

<operation id="706" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:351 %sext_ln1171_38 = sext i36 %kr_V_11_05243_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_38"/></StgValue>
</operation>

<operation id="707" st_id="15" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:352 %mul_ln1171_26 = mul i55 %sext_ln1171_38, i55 %sext_ln1171_37

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="708" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:53 %kr_V_13 = load i4 %secondKernel_f_V_1_5_addr

]]></Node>
<StgValue><ssdm name="kr_V_13"/></StgValue>
</operation>

<operation id="709" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:54 %sext_ln159_13 = sext i19 %kr_V_13

]]></Node>
<StgValue><ssdm name="sext_ln159_13"/></StgValue>
</operation>

<operation id="710" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:55 %secondKernel_f_V_1_6_addr = getelementptr i20 %secondKernel_f_V_1_6, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_1_6_addr"/></StgValue>
</operation>

<operation id="711" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:56 %kr_V_14 = load i4 %secondKernel_f_V_1_6_addr

]]></Node>
<StgValue><ssdm name="kr_V_14"/></StgValue>
</operation>

<operation id="712" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:130 %store_ln164 = store i36 %sext_ln159_13, i36 %kr_V_13_05245

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="713" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:47 %kr_V_12_05244_load = load i36 %kr_V_12_05244

]]></Node>
<StgValue><ssdm name="kr_V_12_05244_load"/></StgValue>
</operation>

<operation id="714" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:339 %shl_ln737_23 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_24, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_23"/></StgValue>
</operation>

<operation id="715" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:340 %add_ln1245_25 = add i55 %shl_ln737_23, i55 %mul_ln1171_25

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="716" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:341 %trunc_ln717_23 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_25, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_23"/></StgValue>
</operation>

<operation id="717" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:342 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_25, i32 19

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="718" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:343 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_25, i32 18

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="719" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:345 %icmp_ln727_25 = icmp_ne  i18 %trunc_ln727_25, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_25"/></StgValue>
</operation>

<operation id="720" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:346 %or_ln412_10 = or i1 %tmp_72, i1 %icmp_ln727_25

]]></Node>
<StgValue><ssdm name="or_ln412_10"/></StgValue>
</operation>

<operation id="721" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:347 %and_ln412_25 = and i1 %or_ln412_10, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln412_25"/></StgValue>
</operation>

<operation id="722" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:348 %zext_ln415_10 = zext i1 %and_ln412_25

]]></Node>
<StgValue><ssdm name="zext_ln415_10"/></StgValue>
</operation>

<operation id="723" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:349 %add_ln415_25 = add i36 %trunc_ln717_23, i36 %zext_ln415_10

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="724" st_id="16" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:352 %mul_ln1171_26 = mul i55 %sext_ln1171_38, i55 %sext_ln1171_37

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="725" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:358 %trunc_ln727_26 = trunc i55 %mul_ln1171_26

]]></Node>
<StgValue><ssdm name="trunc_ln727_26"/></StgValue>
</operation>

<operation id="726" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:364 %sext_ln1171_39 = sext i36 %tmp1_V_12_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_39"/></StgValue>
</operation>

<operation id="727" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:365 %sext_ln1171_40 = sext i36 %kr_V_12_05244_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_40"/></StgValue>
</operation>

<operation id="728" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:366 %mul_ln1171_27 = mul i55 %sext_ln1171_40, i55 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="729" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:56 %kr_V_14 = load i4 %secondKernel_f_V_1_6_addr

]]></Node>
<StgValue><ssdm name="kr_V_14"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:57 %sext_ln159_14 = sext i20 %kr_V_14

]]></Node>
<StgValue><ssdm name="sext_ln159_14"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:58 %secondKernel_f_V_1_7_addr = getelementptr i19 %secondKernel_f_V_1_7, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_1_7_addr"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:59 %kr_V_15 = load i4 %secondKernel_f_V_1_7_addr

]]></Node>
<StgValue><ssdm name="kr_V_15"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:129 %store_ln164 = store i36 %sext_ln159_14, i36 %kr_V_14_05246

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:48 %kr_V_13_05245_load = load i36 %kr_V_13_05245

]]></Node>
<StgValue><ssdm name="kr_V_13_05245_load"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:353 %shl_ln737_24 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_25, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_24"/></StgValue>
</operation>

<operation id="736" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:354 %add_ln1245_26 = add i55 %shl_ln737_24, i55 %mul_ln1171_26

]]></Node>
<StgValue><ssdm name="add_ln1245_26"/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:355 %trunc_ln717_24 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_26, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_24"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:356 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_26, i32 19

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:357 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_26, i32 18

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:359 %icmp_ln727_26 = icmp_ne  i18 %trunc_ln727_26, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_26"/></StgValue>
</operation>

<operation id="741" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:360 %or_ln412_11 = or i1 %tmp_74, i1 %icmp_ln727_26

]]></Node>
<StgValue><ssdm name="or_ln412_11"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:361 %and_ln412_26 = and i1 %or_ln412_11, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="and_ln412_26"/></StgValue>
</operation>

<operation id="743" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:362 %zext_ln415_11 = zext i1 %and_ln412_26

]]></Node>
<StgValue><ssdm name="zext_ln415_11"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:363 %add_ln415_26 = add i36 %trunc_ln717_24, i36 %zext_ln415_11

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="745" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:366 %mul_ln1171_27 = mul i55 %sext_ln1171_40, i55 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="746" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:372 %trunc_ln727_27 = trunc i55 %mul_ln1171_27

]]></Node>
<StgValue><ssdm name="trunc_ln727_27"/></StgValue>
</operation>

<operation id="747" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:378 %sext_ln1171_41 = sext i36 %tmp1_V_13_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_41"/></StgValue>
</operation>

<operation id="748" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:379 %sext_ln1171_42 = sext i36 %kr_V_13_05245_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_42"/></StgValue>
</operation>

<operation id="749" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:380 %mul_ln1171_28 = mul i55 %sext_ln1171_42, i55 %sext_ln1171_41

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="750" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:59 %kr_V_15 = load i4 %secondKernel_f_V_1_7_addr

]]></Node>
<StgValue><ssdm name="kr_V_15"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:60 %sext_ln159_15 = sext i19 %kr_V_15

]]></Node>
<StgValue><ssdm name="sext_ln159_15"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:61 %secondKernel_f_V_2_0_addr = getelementptr i18 %secondKernel_f_V_2_0, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_2_0_addr"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="18" op_0_bw="4">
<![CDATA[
.split3.0:62 %kr_V_16 = load i4 %secondKernel_f_V_2_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_16"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:128 %store_ln164 = store i36 %sext_ln159_15, i36 %kr_V_15_05247

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:49 %kr_V_14_05246_load = load i36 %kr_V_14_05246

]]></Node>
<StgValue><ssdm name="kr_V_14_05246_load"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:367 %shl_ln737_25 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_26, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_25"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:368 %add_ln1245_27 = add i55 %shl_ln737_25, i55 %mul_ln1171_27

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:369 %trunc_ln717_25 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_27, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_25"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:370 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_27, i32 19

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:371 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_27, i32 18

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:373 %icmp_ln727_27 = icmp_ne  i18 %trunc_ln727_27, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_27"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:374 %or_ln412_12 = or i1 %tmp_76, i1 %icmp_ln727_27

]]></Node>
<StgValue><ssdm name="or_ln412_12"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:375 %and_ln412_27 = and i1 %or_ln412_12, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln412_27"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:376 %zext_ln415_12 = zext i1 %and_ln412_27

]]></Node>
<StgValue><ssdm name="zext_ln415_12"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:377 %add_ln415_27 = add i36 %trunc_ln717_25, i36 %zext_ln415_12

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:380 %mul_ln1171_28 = mul i55 %sext_ln1171_42, i55 %sext_ln1171_41

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:386 %trunc_ln727_28 = trunc i55 %mul_ln1171_28

]]></Node>
<StgValue><ssdm name="trunc_ln727_28"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:392 %sext_ln1171_43 = sext i36 %tmp1_V_14_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_43"/></StgValue>
</operation>

<operation id="769" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:393 %sext_ln1171_44 = sext i36 %kr_V_14_05246_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_44"/></StgValue>
</operation>

<operation id="770" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:394 %mul_ln1171_29 = mul i55 %sext_ln1171_44, i55 %sext_ln1171_43

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="771" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="18" op_0_bw="4">
<![CDATA[
.split3.0:62 %kr_V_16 = load i4 %secondKernel_f_V_2_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_16"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:63 %sext_ln159_16 = sext i18 %kr_V_16

]]></Node>
<StgValue><ssdm name="sext_ln159_16"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:64 %secondKernel_f_V_2_1_addr = getelementptr i21 %secondKernel_f_V_2_1, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_2_1_addr"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="21" op_0_bw="4">
<![CDATA[
.split3.0:65 %kr_V_17 = load i4 %secondKernel_f_V_2_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_17"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:127 %store_ln164 = store i36 %sext_ln159_16, i36 %kr_V_16_05248

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:50 %kr_V_15_05247_load = load i36 %kr_V_15_05247

]]></Node>
<StgValue><ssdm name="kr_V_15_05247_load"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:381 %shl_ln737_26 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_27, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_26"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:382 %add_ln1245_28 = add i55 %shl_ln737_26, i55 %mul_ln1171_28

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:383 %trunc_ln717_26 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_28, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_26"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:384 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_28, i32 19

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:385 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_28, i32 18

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:387 %icmp_ln727_28 = icmp_ne  i18 %trunc_ln727_28, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_28"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:388 %or_ln412_13 = or i1 %tmp_78, i1 %icmp_ln727_28

]]></Node>
<StgValue><ssdm name="or_ln412_13"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:389 %and_ln412_28 = and i1 %or_ln412_13, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln412_28"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:390 %zext_ln415_13 = zext i1 %and_ln412_28

]]></Node>
<StgValue><ssdm name="zext_ln415_13"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:391 %add_ln415_28 = add i36 %trunc_ln717_26, i36 %zext_ln415_13

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:394 %mul_ln1171_29 = mul i55 %sext_ln1171_44, i55 %sext_ln1171_43

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:400 %trunc_ln727_29 = trunc i55 %mul_ln1171_29

]]></Node>
<StgValue><ssdm name="trunc_ln727_29"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:406 %sext_ln1171_45 = sext i36 %tmp1_V_15_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_45"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:407 %sext_ln1171_46 = sext i36 %kr_V_15_05247_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_46"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:408 %mul_ln1171_30 = mul i55 %sext_ln1171_46, i55 %sext_ln1171_45

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="792" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="21" op_0_bw="4">
<![CDATA[
.split3.0:65 %kr_V_17 = load i4 %secondKernel_f_V_2_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_17"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="36" op_0_bw="21">
<![CDATA[
.split3.0:66 %sext_ln159_17 = sext i21 %kr_V_17

]]></Node>
<StgValue><ssdm name="sext_ln159_17"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:67 %secondKernel_f_V_2_2_addr = getelementptr i19 %secondKernel_f_V_2_2, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_2_2_addr"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:68 %kr_V_18 = load i4 %secondKernel_f_V_2_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_18"/></StgValue>
</operation>

<operation id="796" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:126 %store_ln164 = store i36 %sext_ln159_17, i36 %kr_V_17_05249

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="797" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:51 %kr_V_16_05248_load = load i36 %kr_V_16_05248

]]></Node>
<StgValue><ssdm name="kr_V_16_05248_load"/></StgValue>
</operation>

<operation id="798" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:395 %shl_ln737_27 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_28, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_27"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:396 %add_ln1245_29 = add i55 %shl_ln737_27, i55 %mul_ln1171_29

]]></Node>
<StgValue><ssdm name="add_ln1245_29"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:397 %trunc_ln717_27 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_29, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_27"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:398 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_29, i32 19

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:399 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_29, i32 18

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:401 %icmp_ln727_29 = icmp_ne  i18 %trunc_ln727_29, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_29"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:402 %or_ln412_14 = or i1 %tmp_80, i1 %icmp_ln727_29

]]></Node>
<StgValue><ssdm name="or_ln412_14"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:403 %and_ln412_29 = and i1 %or_ln412_14, i1 %tmp_81

]]></Node>
<StgValue><ssdm name="and_ln412_29"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:404 %zext_ln415_14 = zext i1 %and_ln412_29

]]></Node>
<StgValue><ssdm name="zext_ln415_14"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:405 %add_ln415_29 = add i36 %trunc_ln717_27, i36 %zext_ln415_14

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:408 %mul_ln1171_30 = mul i55 %sext_ln1171_46, i55 %sext_ln1171_45

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:414 %trunc_ln727_30 = trunc i55 %mul_ln1171_30

]]></Node>
<StgValue><ssdm name="trunc_ln727_30"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:420 %sext_ln1171_47 = sext i36 %select_ln182_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_47"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:421 %sext_ln1171_48 = sext i36 %kr_V_16_05248_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_48"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:422 %mul_ln1171_31 = mul i55 %sext_ln1171_48, i55 %sext_ln1171_47

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="813" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:68 %kr_V_18 = load i4 %secondKernel_f_V_2_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_18"/></StgValue>
</operation>

<operation id="814" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:69 %sext_ln159_18 = sext i19 %kr_V_18

]]></Node>
<StgValue><ssdm name="sext_ln159_18"/></StgValue>
</operation>

<operation id="815" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:70 %secondKernel_f_V_2_3_addr = getelementptr i19 %secondKernel_f_V_2_3, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_2_3_addr"/></StgValue>
</operation>

<operation id="816" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:71 %kr_V_19 = load i4 %secondKernel_f_V_2_3_addr

]]></Node>
<StgValue><ssdm name="kr_V_19"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:125 %store_ln164 = store i36 %sext_ln159_18, i36 %kr_V_18_05250

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:52 %kr_V_17_05249_load = load i36 %kr_V_17_05249

]]></Node>
<StgValue><ssdm name="kr_V_17_05249_load"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:409 %shl_ln737_28 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_29, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_28"/></StgValue>
</operation>

<operation id="820" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:410 %add_ln1245_30 = add i55 %shl_ln737_28, i55 %mul_ln1171_30

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="821" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:411 %trunc_ln717_28 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_30, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_28"/></StgValue>
</operation>

<operation id="822" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:412 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_30, i32 19

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="823" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:413 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_30, i32 18

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="824" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:415 %icmp_ln727_30 = icmp_ne  i18 %trunc_ln727_30, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_30"/></StgValue>
</operation>

<operation id="825" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:416 %or_ln412_15 = or i1 %tmp_82, i1 %icmp_ln727_30

]]></Node>
<StgValue><ssdm name="or_ln412_15"/></StgValue>
</operation>

<operation id="826" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:417 %and_ln412_30 = and i1 %or_ln412_15, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="and_ln412_30"/></StgValue>
</operation>

<operation id="827" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:418 %zext_ln415_15 = zext i1 %and_ln412_30

]]></Node>
<StgValue><ssdm name="zext_ln415_15"/></StgValue>
</operation>

<operation id="828" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:419 %add_ln415_30 = add i36 %trunc_ln717_28, i36 %zext_ln415_15

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="829" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:422 %mul_ln1171_31 = mul i55 %sext_ln1171_48, i55 %sext_ln1171_47

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="830" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:428 %trunc_ln727_31 = trunc i55 %mul_ln1171_31

]]></Node>
<StgValue><ssdm name="trunc_ln727_31"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:434 %sext_ln1171_49 = sext i36 %select_ln182_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_49"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:435 %sext_ln1171_50 = sext i36 %kr_V_17_05249_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_50"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:436 %mul_ln1171_32 = mul i55 %sext_ln1171_50, i55 %sext_ln1171_49

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="834" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:71 %kr_V_19 = load i4 %secondKernel_f_V_2_3_addr

]]></Node>
<StgValue><ssdm name="kr_V_19"/></StgValue>
</operation>

<operation id="835" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:72 %sext_ln159_19 = sext i19 %kr_V_19

]]></Node>
<StgValue><ssdm name="sext_ln159_19"/></StgValue>
</operation>

<operation id="836" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:73 %secondKernel_f_V_2_4_addr = getelementptr i20 %secondKernel_f_V_2_4, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_2_4_addr"/></StgValue>
</operation>

<operation id="837" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:74 %kr_V_20 = load i4 %secondKernel_f_V_2_4_addr

]]></Node>
<StgValue><ssdm name="kr_V_20"/></StgValue>
</operation>

<operation id="838" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:124 %store_ln164 = store i36 %sext_ln159_19, i36 %kr_V_19_05251

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="839" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:53 %kr_V_18_05250_load = load i36 %kr_V_18_05250

]]></Node>
<StgValue><ssdm name="kr_V_18_05250_load"/></StgValue>
</operation>

<operation id="840" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:423 %shl_ln737_29 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_30, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_29"/></StgValue>
</operation>

<operation id="841" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:424 %add_ln1245_31 = add i55 %shl_ln737_29, i55 %mul_ln1171_31

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="842" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:425 %trunc_ln717_29 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_31, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_29"/></StgValue>
</operation>

<operation id="843" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:426 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_31, i32 19

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="844" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:427 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_31, i32 18

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="845" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:429 %icmp_ln727_31 = icmp_ne  i18 %trunc_ln727_31, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_31"/></StgValue>
</operation>

<operation id="846" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:430 %or_ln412_16 = or i1 %tmp_84, i1 %icmp_ln727_31

]]></Node>
<StgValue><ssdm name="or_ln412_16"/></StgValue>
</operation>

<operation id="847" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:431 %and_ln412_31 = and i1 %or_ln412_16, i1 %tmp_85

]]></Node>
<StgValue><ssdm name="and_ln412_31"/></StgValue>
</operation>

<operation id="848" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:432 %zext_ln415_16 = zext i1 %and_ln412_31

]]></Node>
<StgValue><ssdm name="zext_ln415_16"/></StgValue>
</operation>

<operation id="849" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:433 %add_ln415_31 = add i36 %trunc_ln717_29, i36 %zext_ln415_16

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="850" st_id="22" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:436 %mul_ln1171_32 = mul i55 %sext_ln1171_50, i55 %sext_ln1171_49

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="851" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:442 %trunc_ln727_32 = trunc i55 %mul_ln1171_32

]]></Node>
<StgValue><ssdm name="trunc_ln727_32"/></StgValue>
</operation>

<operation id="852" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:448 %sext_ln1171_51 = sext i36 %select_ln182_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_51"/></StgValue>
</operation>

<operation id="853" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:449 %sext_ln1171_52 = sext i36 %kr_V_18_05250_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_52"/></StgValue>
</operation>

<operation id="854" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:450 %mul_ln1171_33 = mul i55 %sext_ln1171_52, i55 %sext_ln1171_51

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="855" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:74 %kr_V_20 = load i4 %secondKernel_f_V_2_4_addr

]]></Node>
<StgValue><ssdm name="kr_V_20"/></StgValue>
</operation>

<operation id="856" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:75 %sext_ln159_20 = sext i20 %kr_V_20

]]></Node>
<StgValue><ssdm name="sext_ln159_20"/></StgValue>
</operation>

<operation id="857" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:76 %secondKernel_f_V_2_5_addr = getelementptr i20 %secondKernel_f_V_2_5, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_2_5_addr"/></StgValue>
</operation>

<operation id="858" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:77 %kr_V_21 = load i4 %secondKernel_f_V_2_5_addr

]]></Node>
<StgValue><ssdm name="kr_V_21"/></StgValue>
</operation>

<operation id="859" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:123 %store_ln164 = store i36 %sext_ln159_20, i36 %kr_V_20_05252

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="860" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:54 %kr_V_19_05251_load = load i36 %kr_V_19_05251

]]></Node>
<StgValue><ssdm name="kr_V_19_05251_load"/></StgValue>
</operation>

<operation id="861" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:437 %shl_ln737_30 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_31, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_30"/></StgValue>
</operation>

<operation id="862" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:438 %add_ln1245_32 = add i55 %shl_ln737_30, i55 %mul_ln1171_32

]]></Node>
<StgValue><ssdm name="add_ln1245_32"/></StgValue>
</operation>

<operation id="863" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:439 %trunc_ln717_30 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_32, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_30"/></StgValue>
</operation>

<operation id="864" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:440 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_32, i32 19

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="865" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:441 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_32, i32 18

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="866" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:443 %icmp_ln727_32 = icmp_ne  i18 %trunc_ln727_32, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_32"/></StgValue>
</operation>

<operation id="867" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:444 %or_ln412_17 = or i1 %tmp_86, i1 %icmp_ln727_32

]]></Node>
<StgValue><ssdm name="or_ln412_17"/></StgValue>
</operation>

<operation id="868" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:445 %and_ln412_32 = and i1 %or_ln412_17, i1 %tmp_87

]]></Node>
<StgValue><ssdm name="and_ln412_32"/></StgValue>
</operation>

<operation id="869" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:446 %zext_ln415_17 = zext i1 %and_ln412_32

]]></Node>
<StgValue><ssdm name="zext_ln415_17"/></StgValue>
</operation>

<operation id="870" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:447 %add_ln415_32 = add i36 %trunc_ln717_30, i36 %zext_ln415_17

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="871" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:450 %mul_ln1171_33 = mul i55 %sext_ln1171_52, i55 %sext_ln1171_51

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="872" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:456 %trunc_ln727_33 = trunc i55 %mul_ln1171_33

]]></Node>
<StgValue><ssdm name="trunc_ln727_33"/></StgValue>
</operation>

<operation id="873" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:462 %sext_ln1171_53 = sext i36 %select_ln182_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_53"/></StgValue>
</operation>

<operation id="874" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:463 %sext_ln1171_54 = sext i36 %kr_V_19_05251_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_54"/></StgValue>
</operation>

<operation id="875" st_id="23" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:464 %mul_ln1171_34 = mul i55 %sext_ln1171_54, i55 %sext_ln1171_53

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="876" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:77 %kr_V_21 = load i4 %secondKernel_f_V_2_5_addr

]]></Node>
<StgValue><ssdm name="kr_V_21"/></StgValue>
</operation>

<operation id="877" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:78 %sext_ln159_21 = sext i20 %kr_V_21

]]></Node>
<StgValue><ssdm name="sext_ln159_21"/></StgValue>
</operation>

<operation id="878" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:79 %secondKernel_f_V_2_6_addr = getelementptr i20 %secondKernel_f_V_2_6, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_2_6_addr"/></StgValue>
</operation>

<operation id="879" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:80 %kr_V_22 = load i4 %secondKernel_f_V_2_6_addr

]]></Node>
<StgValue><ssdm name="kr_V_22"/></StgValue>
</operation>

<operation id="880" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:122 %store_ln164 = store i36 %sext_ln159_21, i36 %kr_V_21_05253

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="881" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:55 %kr_V_20_05252_load = load i36 %kr_V_20_05252

]]></Node>
<StgValue><ssdm name="kr_V_20_05252_load"/></StgValue>
</operation>

<operation id="882" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:451 %shl_ln737_31 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_32, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_31"/></StgValue>
</operation>

<operation id="883" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:452 %add_ln1245_33 = add i55 %shl_ln737_31, i55 %mul_ln1171_33

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="884" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:453 %trunc_ln717_31 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_33, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_31"/></StgValue>
</operation>

<operation id="885" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:454 %tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_33, i32 19

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="886" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:455 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_33, i32 18

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="887" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:457 %icmp_ln727_33 = icmp_ne  i18 %trunc_ln727_33, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_33"/></StgValue>
</operation>

<operation id="888" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:458 %or_ln412_18 = or i1 %tmp_88, i1 %icmp_ln727_33

]]></Node>
<StgValue><ssdm name="or_ln412_18"/></StgValue>
</operation>

<operation id="889" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:459 %and_ln412_33 = and i1 %or_ln412_18, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="and_ln412_33"/></StgValue>
</operation>

<operation id="890" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:460 %zext_ln415_18 = zext i1 %and_ln412_33

]]></Node>
<StgValue><ssdm name="zext_ln415_18"/></StgValue>
</operation>

<operation id="891" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:461 %add_ln415_33 = add i36 %trunc_ln717_31, i36 %zext_ln415_18

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="892" st_id="24" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:464 %mul_ln1171_34 = mul i55 %sext_ln1171_54, i55 %sext_ln1171_53

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="893" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:470 %trunc_ln727_34 = trunc i55 %mul_ln1171_34

]]></Node>
<StgValue><ssdm name="trunc_ln727_34"/></StgValue>
</operation>

<operation id="894" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:476 %sext_ln1171_55 = sext i36 %select_ln182_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_55"/></StgValue>
</operation>

<operation id="895" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:477 %sext_ln1171_56 = sext i36 %kr_V_20_05252_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_56"/></StgValue>
</operation>

<operation id="896" st_id="24" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:478 %mul_ln1171_35 = mul i55 %sext_ln1171_56, i55 %sext_ln1171_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="897" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:80 %kr_V_22 = load i4 %secondKernel_f_V_2_6_addr

]]></Node>
<StgValue><ssdm name="kr_V_22"/></StgValue>
</operation>

<operation id="898" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:81 %sext_ln159_22 = sext i20 %kr_V_22

]]></Node>
<StgValue><ssdm name="sext_ln159_22"/></StgValue>
</operation>

<operation id="899" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:82 %secondKernel_f_V_2_7_addr = getelementptr i19 %secondKernel_f_V_2_7, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_2_7_addr"/></StgValue>
</operation>

<operation id="900" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:83 %kr_V_23 = load i4 %secondKernel_f_V_2_7_addr

]]></Node>
<StgValue><ssdm name="kr_V_23"/></StgValue>
</operation>

<operation id="901" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:121 %store_ln164 = store i36 %sext_ln159_22, i36 %kr_V_22_05254

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="902" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:56 %kr_V_21_05253_load = load i36 %kr_V_21_05253

]]></Node>
<StgValue><ssdm name="kr_V_21_05253_load"/></StgValue>
</operation>

<operation id="903" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:465 %shl_ln737_32 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_33, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_32"/></StgValue>
</operation>

<operation id="904" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:466 %add_ln1245_34 = add i55 %shl_ln737_32, i55 %mul_ln1171_34

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="905" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:467 %trunc_ln717_32 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_34, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_32"/></StgValue>
</operation>

<operation id="906" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:468 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_34, i32 19

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="907" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:469 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_34, i32 18

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="908" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:471 %icmp_ln727_34 = icmp_ne  i18 %trunc_ln727_34, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_34"/></StgValue>
</operation>

<operation id="909" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:472 %or_ln412_19 = or i1 %tmp_90, i1 %icmp_ln727_34

]]></Node>
<StgValue><ssdm name="or_ln412_19"/></StgValue>
</operation>

<operation id="910" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:473 %and_ln412_34 = and i1 %or_ln412_19, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="and_ln412_34"/></StgValue>
</operation>

<operation id="911" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:474 %zext_ln415_19 = zext i1 %and_ln412_34

]]></Node>
<StgValue><ssdm name="zext_ln415_19"/></StgValue>
</operation>

<operation id="912" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:475 %add_ln415_34 = add i36 %trunc_ln717_32, i36 %zext_ln415_19

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="913" st_id="25" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:478 %mul_ln1171_35 = mul i55 %sext_ln1171_56, i55 %sext_ln1171_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="914" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:484 %trunc_ln727_35 = trunc i55 %mul_ln1171_35

]]></Node>
<StgValue><ssdm name="trunc_ln727_35"/></StgValue>
</operation>

<operation id="915" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:490 %sext_ln1171_57 = sext i36 %select_ln182_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_57"/></StgValue>
</operation>

<operation id="916" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:491 %sext_ln1171_58 = sext i36 %kr_V_21_05253_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_58"/></StgValue>
</operation>

<operation id="917" st_id="25" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:492 %mul_ln1171_36 = mul i55 %sext_ln1171_58, i55 %sext_ln1171_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="918" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:83 %kr_V_23 = load i4 %secondKernel_f_V_2_7_addr

]]></Node>
<StgValue><ssdm name="kr_V_23"/></StgValue>
</operation>

<operation id="919" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:84 %sext_ln159_23 = sext i19 %kr_V_23

]]></Node>
<StgValue><ssdm name="sext_ln159_23"/></StgValue>
</operation>

<operation id="920" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:85 %secondKernel_f_V_3_0_addr = getelementptr i20 %secondKernel_f_V_3_0, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_3_0_addr"/></StgValue>
</operation>

<operation id="921" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:86 %kr_V_24 = load i4 %secondKernel_f_V_3_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_24"/></StgValue>
</operation>

<operation id="922" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:120 %store_ln164 = store i36 %sext_ln159_23, i36 %kr_V_23_05255

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="923" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:57 %kr_V_22_05254_load = load i36 %kr_V_22_05254

]]></Node>
<StgValue><ssdm name="kr_V_22_05254_load"/></StgValue>
</operation>

<operation id="924" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:479 %shl_ln737_33 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_34, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_33"/></StgValue>
</operation>

<operation id="925" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:480 %add_ln1245_35 = add i55 %shl_ln737_33, i55 %mul_ln1171_35

]]></Node>
<StgValue><ssdm name="add_ln1245_35"/></StgValue>
</operation>

<operation id="926" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:481 %trunc_ln717_33 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_35, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_33"/></StgValue>
</operation>

<operation id="927" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:482 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_35, i32 19

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="928" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:483 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_35, i32 18

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="929" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:485 %icmp_ln727_35 = icmp_ne  i18 %trunc_ln727_35, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_35"/></StgValue>
</operation>

<operation id="930" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:486 %or_ln412_20 = or i1 %tmp_92, i1 %icmp_ln727_35

]]></Node>
<StgValue><ssdm name="or_ln412_20"/></StgValue>
</operation>

<operation id="931" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:487 %and_ln412_35 = and i1 %or_ln412_20, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln412_35"/></StgValue>
</operation>

<operation id="932" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:488 %zext_ln415_20 = zext i1 %and_ln412_35

]]></Node>
<StgValue><ssdm name="zext_ln415_20"/></StgValue>
</operation>

<operation id="933" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:489 %add_ln415_35 = add i36 %trunc_ln717_33, i36 %zext_ln415_20

]]></Node>
<StgValue><ssdm name="add_ln415_35"/></StgValue>
</operation>

<operation id="934" st_id="26" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:492 %mul_ln1171_36 = mul i55 %sext_ln1171_58, i55 %sext_ln1171_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="935" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:498 %trunc_ln727_36 = trunc i55 %mul_ln1171_36

]]></Node>
<StgValue><ssdm name="trunc_ln727_36"/></StgValue>
</operation>

<operation id="936" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:504 %sext_ln1171_59 = sext i36 %select_ln182_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_59"/></StgValue>
</operation>

<operation id="937" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:505 %sext_ln1171_60 = sext i36 %kr_V_22_05254_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_60"/></StgValue>
</operation>

<operation id="938" st_id="26" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:506 %mul_ln1171_37 = mul i55 %sext_ln1171_60, i55 %sext_ln1171_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="939" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:86 %kr_V_24 = load i4 %secondKernel_f_V_3_0_addr

]]></Node>
<StgValue><ssdm name="kr_V_24"/></StgValue>
</operation>

<operation id="940" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:87 %sext_ln159_24 = sext i20 %kr_V_24

]]></Node>
<StgValue><ssdm name="sext_ln159_24"/></StgValue>
</operation>

<operation id="941" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="21" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:88 %secondKernel_f_V_3_1_addr = getelementptr i21 %secondKernel_f_V_3_1, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_3_1_addr"/></StgValue>
</operation>

<operation id="942" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="21" op_0_bw="4">
<![CDATA[
.split3.0:89 %kr_V_25 = load i4 %secondKernel_f_V_3_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_25"/></StgValue>
</operation>

<operation id="943" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:119 %store_ln164 = store i36 %sext_ln159_24, i36 %kr_V_24_05256

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="944" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:25 %tmp2_V_24_2_load = load i36 %tmp2_V_24_2

]]></Node>
<StgValue><ssdm name="tmp2_V_24_2_load"/></StgValue>
</operation>

<operation id="945" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:58 %kr_V_23_05255_load = load i36 %kr_V_23_05255

]]></Node>
<StgValue><ssdm name="kr_V_23_05255_load"/></StgValue>
</operation>

<operation id="946" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:97 %zext_ln166 = zext i35 %tmp1_V_24

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="947" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:195 %select_ln187_7 = select i1 %icmp_ln164, i36 %zext_ln166, i36 %tmp2_V_24_2_load

]]></Node>
<StgValue><ssdm name="select_ln187_7"/></StgValue>
</operation>

<operation id="948" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:493 %shl_ln737_34 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_35, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_34"/></StgValue>
</operation>

<operation id="949" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:494 %add_ln1245_36 = add i55 %shl_ln737_34, i55 %mul_ln1171_36

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="950" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:495 %trunc_ln717_34 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_36, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_34"/></StgValue>
</operation>

<operation id="951" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:496 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_36, i32 19

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="952" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:497 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_36, i32 18

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="953" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:499 %icmp_ln727_36 = icmp_ne  i18 %trunc_ln727_36, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_36"/></StgValue>
</operation>

<operation id="954" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:500 %or_ln412_21 = or i1 %tmp_94, i1 %icmp_ln727_36

]]></Node>
<StgValue><ssdm name="or_ln412_21"/></StgValue>
</operation>

<operation id="955" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:501 %and_ln412_36 = and i1 %or_ln412_21, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln412_36"/></StgValue>
</operation>

<operation id="956" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:502 %zext_ln415_21 = zext i1 %and_ln412_36

]]></Node>
<StgValue><ssdm name="zext_ln415_21"/></StgValue>
</operation>

<operation id="957" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:503 %add_ln415_36 = add i36 %trunc_ln717_34, i36 %zext_ln415_21

]]></Node>
<StgValue><ssdm name="add_ln415_36"/></StgValue>
</operation>

<operation id="958" st_id="27" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:506 %mul_ln1171_37 = mul i55 %sext_ln1171_60, i55 %sext_ln1171_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="959" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:512 %trunc_ln727_37 = trunc i55 %mul_ln1171_37

]]></Node>
<StgValue><ssdm name="trunc_ln727_37"/></StgValue>
</operation>

<operation id="960" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:518 %sext_ln1171_61 = sext i36 %select_ln182

]]></Node>
<StgValue><ssdm name="sext_ln1171_61"/></StgValue>
</operation>

<operation id="961" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:519 %sext_ln1171_62 = sext i36 %kr_V_23_05255_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_62"/></StgValue>
</operation>

<operation id="962" st_id="27" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:520 %mul_ln1171_38 = mul i55 %sext_ln1171_62, i55 %sext_ln1171_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="963" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:678 %store_ln0 = store i36 0, i36 %tmp2_V_24_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="964" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="21" op_0_bw="4">
<![CDATA[
.split3.0:89 %kr_V_25 = load i4 %secondKernel_f_V_3_1_addr

]]></Node>
<StgValue><ssdm name="kr_V_25"/></StgValue>
</operation>

<operation id="965" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="36" op_0_bw="21">
<![CDATA[
.split3.0:90 %sext_ln159_25 = sext i21 %kr_V_25

]]></Node>
<StgValue><ssdm name="sext_ln159_25"/></StgValue>
</operation>

<operation id="966" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:91 %secondKernel_f_V_3_2_addr = getelementptr i19 %secondKernel_f_V_3_2, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_3_2_addr"/></StgValue>
</operation>

<operation id="967" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:92 %kr_V_26 = load i4 %secondKernel_f_V_3_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_26"/></StgValue>
</operation>

<operation id="968" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:118 %store_ln164 = store i36 %sext_ln159_25, i36 %kr_V_25_05257

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="969" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:26 %tmp2_V_25_2_load = load i36 %tmp2_V_25_2

]]></Node>
<StgValue><ssdm name="tmp2_V_25_2_load"/></StgValue>
</operation>

<operation id="970" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:59 %kr_V_24_05256_load = load i36 %kr_V_24_05256

]]></Node>
<StgValue><ssdm name="kr_V_24_05256_load"/></StgValue>
</operation>

<operation id="971" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:99 %zext_ln166_1 = zext i35 %tmp1_V_25

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="972" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:194 %select_ln187_6 = select i1 %icmp_ln164, i36 %zext_ln166_1, i36 %tmp2_V_25_2_load

]]></Node>
<StgValue><ssdm name="select_ln187_6"/></StgValue>
</operation>

<operation id="973" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:507 %shl_ln737_35 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_36, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_35"/></StgValue>
</operation>

<operation id="974" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:508 %add_ln1245_37 = add i55 %shl_ln737_35, i55 %mul_ln1171_37

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="975" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:509 %trunc_ln717_35 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_37, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_35"/></StgValue>
</operation>

<operation id="976" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:510 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_37, i32 19

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="977" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:511 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_37, i32 18

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="978" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:513 %icmp_ln727_37 = icmp_ne  i18 %trunc_ln727_37, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_37"/></StgValue>
</operation>

<operation id="979" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:514 %or_ln412_22 = or i1 %tmp_96, i1 %icmp_ln727_37

]]></Node>
<StgValue><ssdm name="or_ln412_22"/></StgValue>
</operation>

<operation id="980" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:515 %and_ln412_37 = and i1 %or_ln412_22, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="and_ln412_37"/></StgValue>
</operation>

<operation id="981" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:516 %zext_ln415_22 = zext i1 %and_ln412_37

]]></Node>
<StgValue><ssdm name="zext_ln415_22"/></StgValue>
</operation>

<operation id="982" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:517 %add_ln415_37 = add i36 %trunc_ln717_35, i36 %zext_ln415_22

]]></Node>
<StgValue><ssdm name="add_ln415_37"/></StgValue>
</operation>

<operation id="983" st_id="28" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:520 %mul_ln1171_38 = mul i55 %sext_ln1171_62, i55 %sext_ln1171_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="984" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:526 %trunc_ln727_38 = trunc i55 %mul_ln1171_38

]]></Node>
<StgValue><ssdm name="trunc_ln727_38"/></StgValue>
</operation>

<operation id="985" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:532 %sext_ln1171_63 = sext i36 %select_ln187_7

]]></Node>
<StgValue><ssdm name="sext_ln1171_63"/></StgValue>
</operation>

<operation id="986" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:533 %sext_ln1171_64 = sext i36 %kr_V_24_05256_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_64"/></StgValue>
</operation>

<operation id="987" st_id="28" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:534 %mul_ln1171_39 = mul i55 %sext_ln1171_64, i55 %sext_ln1171_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="988" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:677 %store_ln0 = store i36 0, i36 %tmp2_V_25_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="989" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="19" op_0_bw="4">
<![CDATA[
.split3.0:92 %kr_V_26 = load i4 %secondKernel_f_V_3_2_addr

]]></Node>
<StgValue><ssdm name="kr_V_26"/></StgValue>
</operation>

<operation id="990" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="36" op_0_bw="19">
<![CDATA[
.split3.0:93 %sext_ln159_26 = sext i19 %kr_V_26

]]></Node>
<StgValue><ssdm name="sext_ln159_26"/></StgValue>
</operation>

<operation id="991" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:94 %secondKernel_f_V_3_3_addr = getelementptr i18 %secondKernel_f_V_3_3, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_3_3_addr"/></StgValue>
</operation>

<operation id="992" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="18" op_0_bw="4">
<![CDATA[
.split3.0:95 %kr_V_27 = load i4 %secondKernel_f_V_3_3_addr

]]></Node>
<StgValue><ssdm name="kr_V_27"/></StgValue>
</operation>

<operation id="993" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:117 %store_ln164 = store i36 %sext_ln159_26, i36 %kr_V_26_05258

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="994" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:27 %tmp2_V_26_2_load = load i36 %tmp2_V_26_2

]]></Node>
<StgValue><ssdm name="tmp2_V_26_2_load"/></StgValue>
</operation>

<operation id="995" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:60 %kr_V_25_05257_load = load i36 %kr_V_25_05257

]]></Node>
<StgValue><ssdm name="kr_V_25_05257_load"/></StgValue>
</operation>

<operation id="996" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:101 %zext_ln166_2 = zext i35 %tmp1_V_26

]]></Node>
<StgValue><ssdm name="zext_ln166_2"/></StgValue>
</operation>

<operation id="997" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:193 %select_ln187_5 = select i1 %icmp_ln164, i36 %zext_ln166_2, i36 %tmp2_V_26_2_load

]]></Node>
<StgValue><ssdm name="select_ln187_5"/></StgValue>
</operation>

<operation id="998" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:521 %shl_ln737_36 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_37, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_36"/></StgValue>
</operation>

<operation id="999" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:522 %add_ln1245_38 = add i55 %shl_ln737_36, i55 %mul_ln1171_38

]]></Node>
<StgValue><ssdm name="add_ln1245_38"/></StgValue>
</operation>

<operation id="1000" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:523 %trunc_ln717_36 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_38, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_36"/></StgValue>
</operation>

<operation id="1001" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:524 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_38, i32 19

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1002" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:525 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_38, i32 18

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1003" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:527 %icmp_ln727_38 = icmp_ne  i18 %trunc_ln727_38, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_38"/></StgValue>
</operation>

<operation id="1004" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:528 %or_ln412_23 = or i1 %tmp_98, i1 %icmp_ln727_38

]]></Node>
<StgValue><ssdm name="or_ln412_23"/></StgValue>
</operation>

<operation id="1005" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:529 %and_ln412_38 = and i1 %or_ln412_23, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="and_ln412_38"/></StgValue>
</operation>

<operation id="1006" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:530 %zext_ln415_23 = zext i1 %and_ln412_38

]]></Node>
<StgValue><ssdm name="zext_ln415_23"/></StgValue>
</operation>

<operation id="1007" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:531 %add_ln415_38 = add i36 %trunc_ln717_36, i36 %zext_ln415_23

]]></Node>
<StgValue><ssdm name="add_ln415_38"/></StgValue>
</operation>

<operation id="1008" st_id="29" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:534 %mul_ln1171_39 = mul i55 %sext_ln1171_64, i55 %sext_ln1171_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="1009" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:540 %trunc_ln727_39 = trunc i55 %mul_ln1171_39

]]></Node>
<StgValue><ssdm name="trunc_ln727_39"/></StgValue>
</operation>

<operation id="1010" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:546 %sext_ln1171_65 = sext i36 %select_ln187_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_65"/></StgValue>
</operation>

<operation id="1011" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:547 %sext_ln1171_66 = sext i36 %kr_V_25_05257_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_66"/></StgValue>
</operation>

<operation id="1012" st_id="29" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:548 %mul_ln1171_40 = mul i55 %sext_ln1171_66, i55 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="1013" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:676 %store_ln0 = store i36 0, i36 %tmp2_V_26_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1014" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="18" op_0_bw="4">
<![CDATA[
.split3.0:95 %kr_V_27 = load i4 %secondKernel_f_V_3_3_addr

]]></Node>
<StgValue><ssdm name="kr_V_27"/></StgValue>
</operation>

<operation id="1015" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="36" op_0_bw="18">
<![CDATA[
.split3.0:96 %sext_ln159_27 = sext i18 %kr_V_27

]]></Node>
<StgValue><ssdm name="sext_ln159_27"/></StgValue>
</operation>

<operation id="1016" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:97 %secondKernel_f_V_3_4_addr = getelementptr i20 %secondKernel_f_V_3_4, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_3_4_addr"/></StgValue>
</operation>

<operation id="1017" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:98 %kr_V_28 = load i4 %secondKernel_f_V_3_4_addr

]]></Node>
<StgValue><ssdm name="kr_V_28"/></StgValue>
</operation>

<operation id="1018" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:100 %secondKernel_f_V_3_5_addr = getelementptr i20 %secondKernel_f_V_3_5, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_3_5_addr"/></StgValue>
</operation>

<operation id="1019" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:101 %kr_V_29 = load i4 %secondKernel_f_V_3_5_addr

]]></Node>
<StgValue><ssdm name="kr_V_29"/></StgValue>
</operation>

<operation id="1020" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:103 %secondKernel_f_V_3_6_addr = getelementptr i20 %secondKernel_f_V_3_6, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_3_6_addr"/></StgValue>
</operation>

<operation id="1021" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:104 %kr_V_30 = load i4 %secondKernel_f_V_3_6_addr

]]></Node>
<StgValue><ssdm name="kr_V_30"/></StgValue>
</operation>

<operation id="1022" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3.0:106 %secondKernel_f_V_3_7_addr = getelementptr i20 %secondKernel_f_V_3_7, i64 0, i64 %idxprom130

]]></Node>
<StgValue><ssdm name="secondKernel_f_V_3_7_addr"/></StgValue>
</operation>

<operation id="1023" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:107 %kr_V_31 = load i4 %secondKernel_f_V_3_7_addr

]]></Node>
<StgValue><ssdm name="kr_V_31"/></StgValue>
</operation>

<operation id="1024" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:116 %store_ln164 = store i36 %sext_ln159_27, i36 %kr_V_27_05259

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="1025" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:28 %tmp2_V_27_2_load = load i36 %tmp2_V_27_2

]]></Node>
<StgValue><ssdm name="tmp2_V_27_2_load"/></StgValue>
</operation>

<operation id="1026" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:61 %kr_V_26_05258_load = load i36 %kr_V_26_05258

]]></Node>
<StgValue><ssdm name="kr_V_26_05258_load"/></StgValue>
</operation>

<operation id="1027" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:103 %zext_ln166_3 = zext i35 %tmp1_V_27

]]></Node>
<StgValue><ssdm name="zext_ln166_3"/></StgValue>
</operation>

<operation id="1028" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:192 %select_ln187_4 = select i1 %icmp_ln164, i36 %zext_ln166_3, i36 %tmp2_V_27_2_load

]]></Node>
<StgValue><ssdm name="select_ln187_4"/></StgValue>
</operation>

<operation id="1029" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:535 %shl_ln737_37 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_38, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_37"/></StgValue>
</operation>

<operation id="1030" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:536 %add_ln1245_39 = add i55 %shl_ln737_37, i55 %mul_ln1171_39

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="1031" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:537 %trunc_ln717_37 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_39, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_37"/></StgValue>
</operation>

<operation id="1032" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:538 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_39, i32 19

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1033" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:539 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_39, i32 18

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1034" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:541 %icmp_ln727_39 = icmp_ne  i18 %trunc_ln727_39, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_39"/></StgValue>
</operation>

<operation id="1035" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:542 %or_ln412_24 = or i1 %tmp_100, i1 %icmp_ln727_39

]]></Node>
<StgValue><ssdm name="or_ln412_24"/></StgValue>
</operation>

<operation id="1036" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:543 %and_ln412_39 = and i1 %or_ln412_24, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln412_39"/></StgValue>
</operation>

<operation id="1037" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:544 %zext_ln415_24 = zext i1 %and_ln412_39

]]></Node>
<StgValue><ssdm name="zext_ln415_24"/></StgValue>
</operation>

<operation id="1038" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:545 %add_ln415_39 = add i36 %trunc_ln717_37, i36 %zext_ln415_24

]]></Node>
<StgValue><ssdm name="add_ln415_39"/></StgValue>
</operation>

<operation id="1039" st_id="30" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:548 %mul_ln1171_40 = mul i55 %sext_ln1171_66, i55 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="1040" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:554 %trunc_ln727_40 = trunc i55 %mul_ln1171_40

]]></Node>
<StgValue><ssdm name="trunc_ln727_40"/></StgValue>
</operation>

<operation id="1041" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:560 %sext_ln1171_67 = sext i36 %select_ln187_5

]]></Node>
<StgValue><ssdm name="sext_ln1171_67"/></StgValue>
</operation>

<operation id="1042" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:561 %sext_ln1171_68 = sext i36 %kr_V_26_05258_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_68"/></StgValue>
</operation>

<operation id="1043" st_id="30" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:562 %mul_ln1171_41 = mul i55 %sext_ln1171_68, i55 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="1044" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:675 %store_ln0 = store i36 0, i36 %tmp2_V_27_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1045" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:98 %kr_V_28 = load i4 %secondKernel_f_V_3_4_addr

]]></Node>
<StgValue><ssdm name="kr_V_28"/></StgValue>
</operation>

<operation id="1046" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:99 %sext_ln159_28 = sext i20 %kr_V_28

]]></Node>
<StgValue><ssdm name="sext_ln159_28"/></StgValue>
</operation>

<operation id="1047" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:101 %kr_V_29 = load i4 %secondKernel_f_V_3_5_addr

]]></Node>
<StgValue><ssdm name="kr_V_29"/></StgValue>
</operation>

<operation id="1048" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:104 %kr_V_30 = load i4 %secondKernel_f_V_3_6_addr

]]></Node>
<StgValue><ssdm name="kr_V_30"/></StgValue>
</operation>

<operation id="1049" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="20" op_0_bw="4">
<![CDATA[
.split3.0:107 %kr_V_31 = load i4 %secondKernel_f_V_3_7_addr

]]></Node>
<StgValue><ssdm name="kr_V_31"/></StgValue>
</operation>

<operation id="1050" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:115 %store_ln164 = store i36 %sext_ln159_28, i36 %kr_V_28_05260

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="1051" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:29 %tmp2_V_28_2_load = load i36 %tmp2_V_28_2

]]></Node>
<StgValue><ssdm name="tmp2_V_28_2_load"/></StgValue>
</operation>

<operation id="1052" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:62 %kr_V_27_05259_load = load i36 %kr_V_27_05259

]]></Node>
<StgValue><ssdm name="kr_V_27_05259_load"/></StgValue>
</operation>

<operation id="1053" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:105 %zext_ln166_4 = zext i35 %tmp1_V_28

]]></Node>
<StgValue><ssdm name="zext_ln166_4"/></StgValue>
</operation>

<operation id="1054" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:191 %select_ln187_3 = select i1 %icmp_ln164, i36 %zext_ln166_4, i36 %tmp2_V_28_2_load

]]></Node>
<StgValue><ssdm name="select_ln187_3"/></StgValue>
</operation>

<operation id="1055" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:549 %shl_ln737_38 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_39, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_38"/></StgValue>
</operation>

<operation id="1056" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:550 %add_ln1245_40 = add i55 %shl_ln737_38, i55 %mul_ln1171_40

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="1057" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:551 %trunc_ln717_38 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_40, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_38"/></StgValue>
</operation>

<operation id="1058" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:552 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_40, i32 19

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1059" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:553 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_40, i32 18

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1060" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:555 %icmp_ln727_40 = icmp_ne  i18 %trunc_ln727_40, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_40"/></StgValue>
</operation>

<operation id="1061" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:556 %or_ln412_25 = or i1 %tmp_102, i1 %icmp_ln727_40

]]></Node>
<StgValue><ssdm name="or_ln412_25"/></StgValue>
</operation>

<operation id="1062" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:557 %and_ln412_40 = and i1 %or_ln412_25, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="and_ln412_40"/></StgValue>
</operation>

<operation id="1063" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:558 %zext_ln415_25 = zext i1 %and_ln412_40

]]></Node>
<StgValue><ssdm name="zext_ln415_25"/></StgValue>
</operation>

<operation id="1064" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:559 %add_ln415_40 = add i36 %trunc_ln717_38, i36 %zext_ln415_25

]]></Node>
<StgValue><ssdm name="add_ln415_40"/></StgValue>
</operation>

<operation id="1065" st_id="31" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:562 %mul_ln1171_41 = mul i55 %sext_ln1171_68, i55 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="1066" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:568 %trunc_ln727_41 = trunc i55 %mul_ln1171_41

]]></Node>
<StgValue><ssdm name="trunc_ln727_41"/></StgValue>
</operation>

<operation id="1067" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:574 %sext_ln1171_69 = sext i36 %select_ln187_4

]]></Node>
<StgValue><ssdm name="sext_ln1171_69"/></StgValue>
</operation>

<operation id="1068" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:575 %sext_ln1171_70 = sext i36 %kr_V_27_05259_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_70"/></StgValue>
</operation>

<operation id="1069" st_id="31" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:576 %mul_ln1171_42 = mul i55 %sext_ln1171_70, i55 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="1070" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:674 %store_ln0 = store i36 0, i36 %tmp2_V_28_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1071" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:102 %sext_ln159_29 = sext i20 %kr_V_29

]]></Node>
<StgValue><ssdm name="sext_ln159_29"/></StgValue>
</operation>

<operation id="1072" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:114 %store_ln164 = store i36 %sext_ln159_29, i36 %kr_V_29_05261

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="1073" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:30 %tmp2_V_29_2_load = load i36 %tmp2_V_29_2

]]></Node>
<StgValue><ssdm name="tmp2_V_29_2_load"/></StgValue>
</operation>

<operation id="1074" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:63 %kr_V_28_05260_load = load i36 %kr_V_28_05260

]]></Node>
<StgValue><ssdm name="kr_V_28_05260_load"/></StgValue>
</operation>

<operation id="1075" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:107 %zext_ln166_5 = zext i35 %tmp1_V_29

]]></Node>
<StgValue><ssdm name="zext_ln166_5"/></StgValue>
</operation>

<operation id="1076" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:190 %select_ln187_2 = select i1 %icmp_ln164, i36 %zext_ln166_5, i36 %tmp2_V_29_2_load

]]></Node>
<StgValue><ssdm name="select_ln187_2"/></StgValue>
</operation>

<operation id="1077" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:563 %shl_ln737_39 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_40, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_39"/></StgValue>
</operation>

<operation id="1078" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:564 %add_ln1245_41 = add i55 %shl_ln737_39, i55 %mul_ln1171_41

]]></Node>
<StgValue><ssdm name="add_ln1245_41"/></StgValue>
</operation>

<operation id="1079" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:565 %trunc_ln717_39 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_41, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_39"/></StgValue>
</operation>

<operation id="1080" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:566 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_41, i32 19

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1081" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:567 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_41, i32 18

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1082" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:569 %icmp_ln727_41 = icmp_ne  i18 %trunc_ln727_41, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_41"/></StgValue>
</operation>

<operation id="1083" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:570 %or_ln412_26 = or i1 %tmp_104, i1 %icmp_ln727_41

]]></Node>
<StgValue><ssdm name="or_ln412_26"/></StgValue>
</operation>

<operation id="1084" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:571 %and_ln412_41 = and i1 %or_ln412_26, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln412_41"/></StgValue>
</operation>

<operation id="1085" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:572 %zext_ln415_26 = zext i1 %and_ln412_41

]]></Node>
<StgValue><ssdm name="zext_ln415_26"/></StgValue>
</operation>

<operation id="1086" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:573 %add_ln415_41 = add i36 %trunc_ln717_39, i36 %zext_ln415_26

]]></Node>
<StgValue><ssdm name="add_ln415_41"/></StgValue>
</operation>

<operation id="1087" st_id="32" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:576 %mul_ln1171_42 = mul i55 %sext_ln1171_70, i55 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="1088" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:582 %trunc_ln727_42 = trunc i55 %mul_ln1171_42

]]></Node>
<StgValue><ssdm name="trunc_ln727_42"/></StgValue>
</operation>

<operation id="1089" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:588 %sext_ln1171_71 = sext i36 %select_ln187_3

]]></Node>
<StgValue><ssdm name="sext_ln1171_71"/></StgValue>
</operation>

<operation id="1090" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:589 %sext_ln1171_72 = sext i36 %kr_V_28_05260_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_72"/></StgValue>
</operation>

<operation id="1091" st_id="32" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:590 %mul_ln1171_43 = mul i55 %sext_ln1171_72, i55 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="1092" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:673 %store_ln0 = store i36 0, i36 %tmp2_V_29_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1093" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:105 %sext_ln159_30 = sext i20 %kr_V_30

]]></Node>
<StgValue><ssdm name="sext_ln159_30"/></StgValue>
</operation>

<operation id="1094" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="36" op_0_bw="20">
<![CDATA[
.split3.0:108 %sext_ln159_31 = sext i20 %kr_V_31

]]></Node>
<StgValue><ssdm name="sext_ln159_31"/></StgValue>
</operation>

<operation id="1095" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:112 %store_ln164 = store i36 %sext_ln159_31, i36 %kr_V_31_05263

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="1096" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
.split3.0:113 %store_ln164 = store i36 %sext_ln159_30, i36 %kr_V_30_05262

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="1097" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
.split3.0:146 %br_ln164 = br void %._crit_edge_ifconv

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="1098" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:31 %tmp2_V_30_2_load = load i36 %tmp2_V_30_2

]]></Node>
<StgValue><ssdm name="tmp2_V_30_2_load"/></StgValue>
</operation>

<operation id="1099" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:32 %tmp2_V_31_2_load = load i36 %tmp2_V_31_2

]]></Node>
<StgValue><ssdm name="tmp2_V_31_2_load"/></StgValue>
</operation>

<operation id="1100" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:64 %kr_V_29_05261_load = load i36 %kr_V_29_05261

]]></Node>
<StgValue><ssdm name="kr_V_29_05261_load"/></StgValue>
</operation>

<operation id="1101" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:109 %zext_ln166_6 = zext i35 %tmp1_V_30

]]></Node>
<StgValue><ssdm name="zext_ln166_6"/></StgValue>
</operation>

<operation id="1102" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln164" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="36" op_0_bw="35">
<![CDATA[
._crit_edge_ifconv:111 %m_0_load_cast = zext i35 %m_0_load

]]></Node>
<StgValue><ssdm name="m_0_load_cast"/></StgValue>
</operation>

<operation id="1103" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:188 %select_ln187 = select i1 %icmp_ln164, i36 %m_0_load_cast, i36 %tmp2_V_31_2_load

]]></Node>
<StgValue><ssdm name="select_ln187"/></StgValue>
</operation>

<operation id="1104" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="36" op_0_bw="1" op_1_bw="36" op_2_bw="36">
<![CDATA[
._crit_edge_ifconv:189 %select_ln187_1 = select i1 %icmp_ln164, i36 %zext_ln166_6, i36 %tmp2_V_30_2_load

]]></Node>
<StgValue><ssdm name="select_ln187_1"/></StgValue>
</operation>

<operation id="1105" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:577 %shl_ln737_40 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_41, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_40"/></StgValue>
</operation>

<operation id="1106" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:578 %add_ln1245_42 = add i55 %shl_ln737_40, i55 %mul_ln1171_42

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="1107" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:579 %trunc_ln717_40 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_42, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_40"/></StgValue>
</operation>

<operation id="1108" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:580 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_42, i32 19

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1109" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:581 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_42, i32 18

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1110" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:583 %icmp_ln727_42 = icmp_ne  i18 %trunc_ln727_42, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_42"/></StgValue>
</operation>

<operation id="1111" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:584 %or_ln412_27 = or i1 %tmp_106, i1 %icmp_ln727_42

]]></Node>
<StgValue><ssdm name="or_ln412_27"/></StgValue>
</operation>

<operation id="1112" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:585 %and_ln412_42 = and i1 %or_ln412_27, i1 %tmp_107

]]></Node>
<StgValue><ssdm name="and_ln412_42"/></StgValue>
</operation>

<operation id="1113" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:586 %zext_ln415_27 = zext i1 %and_ln412_42

]]></Node>
<StgValue><ssdm name="zext_ln415_27"/></StgValue>
</operation>

<operation id="1114" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:587 %add_ln415_42 = add i36 %trunc_ln717_40, i36 %zext_ln415_27

]]></Node>
<StgValue><ssdm name="add_ln415_42"/></StgValue>
</operation>

<operation id="1115" st_id="33" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:590 %mul_ln1171_43 = mul i55 %sext_ln1171_72, i55 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="1116" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:596 %trunc_ln727_43 = trunc i55 %mul_ln1171_43

]]></Node>
<StgValue><ssdm name="trunc_ln727_43"/></StgValue>
</operation>

<operation id="1117" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:602 %sext_ln1171_73 = sext i36 %select_ln187_2

]]></Node>
<StgValue><ssdm name="sext_ln1171_73"/></StgValue>
</operation>

<operation id="1118" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:603 %sext_ln1171_74 = sext i36 %kr_V_29_05261_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_74"/></StgValue>
</operation>

<operation id="1119" st_id="33" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:604 %mul_ln1171_44 = mul i55 %sext_ln1171_74, i55 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="mul_ln1171_44"/></StgValue>
</operation>

<operation id="1120" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:671 %store_ln0 = store i36 0, i36 %tmp2_V_31_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1121" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="36" op_1_bw="36" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge_ifconv:672 %store_ln0 = store i36 0, i36 %tmp2_V_30_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1122" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:65 %kr_V_30_05262_load = load i36 %kr_V_30_05262

]]></Node>
<StgValue><ssdm name="kr_V_30_05262_load"/></StgValue>
</operation>

<operation id="1123" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="36" op_0_bw="36" op_1_bw="0">
<![CDATA[
._crit_edge_ifconv:66 %kr_V_31_05263_load = load i36 %kr_V_31_05263

]]></Node>
<StgValue><ssdm name="kr_V_31_05263_load"/></StgValue>
</operation>

<operation id="1124" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:591 %shl_ln737_41 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_42, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_41"/></StgValue>
</operation>

<operation id="1125" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:592 %add_ln1245_43 = add i55 %shl_ln737_41, i55 %mul_ln1171_43

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="1126" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:593 %trunc_ln717_41 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_43, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_41"/></StgValue>
</operation>

<operation id="1127" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:594 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_43, i32 19

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1128" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:595 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_43, i32 18

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1129" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:597 %icmp_ln727_43 = icmp_ne  i18 %trunc_ln727_43, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_43"/></StgValue>
</operation>

<operation id="1130" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:598 %or_ln412_28 = or i1 %tmp_108, i1 %icmp_ln727_43

]]></Node>
<StgValue><ssdm name="or_ln412_28"/></StgValue>
</operation>

<operation id="1131" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:599 %and_ln412_43 = and i1 %or_ln412_28, i1 %tmp_109

]]></Node>
<StgValue><ssdm name="and_ln412_43"/></StgValue>
</operation>

<operation id="1132" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:600 %zext_ln415_28 = zext i1 %and_ln412_43

]]></Node>
<StgValue><ssdm name="zext_ln415_28"/></StgValue>
</operation>

<operation id="1133" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:601 %add_ln415_43 = add i36 %trunc_ln717_41, i36 %zext_ln415_28

]]></Node>
<StgValue><ssdm name="add_ln415_43"/></StgValue>
</operation>

<operation id="1134" st_id="34" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:604 %mul_ln1171_44 = mul i55 %sext_ln1171_74, i55 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="mul_ln1171_44"/></StgValue>
</operation>

<operation id="1135" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:610 %trunc_ln727_44 = trunc i55 %mul_ln1171_44

]]></Node>
<StgValue><ssdm name="trunc_ln727_44"/></StgValue>
</operation>

<operation id="1136" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:616 %sext_ln1171_75 = sext i36 %select_ln187_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_75"/></StgValue>
</operation>

<operation id="1137" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:617 %sext_ln1171_76 = sext i36 %kr_V_30_05262_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_76"/></StgValue>
</operation>

<operation id="1138" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:618 %mul_ln1171_45 = mul i55 %sext_ln1171_76, i55 %sext_ln1171_75

]]></Node>
<StgValue><ssdm name="mul_ln1171_45"/></StgValue>
</operation>

<operation id="1139" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:630 %sext_ln1171_77 = sext i36 %select_ln187

]]></Node>
<StgValue><ssdm name="sext_ln1171_77"/></StgValue>
</operation>

<operation id="1140" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="55" op_0_bw="36">
<![CDATA[
._crit_edge_ifconv:631 %sext_ln1171_78 = sext i36 %kr_V_31_05263_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_78"/></StgValue>
</operation>

<operation id="1141" st_id="34" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:632 %mul_ln1171_46 = mul i55 %sext_ln1171_78, i55 %sext_ln1171_77

]]></Node>
<StgValue><ssdm name="mul_ln1171_46"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1142" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:605 %shl_ln737_42 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_43, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_42"/></StgValue>
</operation>

<operation id="1143" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:606 %add_ln1245_44 = add i55 %shl_ln737_42, i55 %mul_ln1171_44

]]></Node>
<StgValue><ssdm name="add_ln1245_44"/></StgValue>
</operation>

<operation id="1144" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:607 %trunc_ln717_42 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_44, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_42"/></StgValue>
</operation>

<operation id="1145" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:608 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_44, i32 19

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1146" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:609 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_44, i32 18

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1147" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:611 %icmp_ln727_44 = icmp_ne  i18 %trunc_ln727_44, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_44"/></StgValue>
</operation>

<operation id="1148" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:612 %or_ln412_29 = or i1 %tmp_110, i1 %icmp_ln727_44

]]></Node>
<StgValue><ssdm name="or_ln412_29"/></StgValue>
</operation>

<operation id="1149" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:613 %and_ln412_44 = and i1 %or_ln412_29, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="and_ln412_44"/></StgValue>
</operation>

<operation id="1150" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:614 %zext_ln415_29 = zext i1 %and_ln412_44

]]></Node>
<StgValue><ssdm name="zext_ln415_29"/></StgValue>
</operation>

<operation id="1151" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:615 %add_ln415_44 = add i36 %trunc_ln717_42, i36 %zext_ln415_29

]]></Node>
<StgValue><ssdm name="add_ln415_44"/></StgValue>
</operation>

<operation id="1152" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:618 %mul_ln1171_45 = mul i55 %sext_ln1171_76, i55 %sext_ln1171_75

]]></Node>
<StgValue><ssdm name="mul_ln1171_45"/></StgValue>
</operation>

<operation id="1153" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:624 %trunc_ln727_45 = trunc i55 %mul_ln1171_45

]]></Node>
<StgValue><ssdm name="trunc_ln727_45"/></StgValue>
</operation>

<operation id="1154" st_id="35" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:632 %mul_ln1171_46 = mul i55 %sext_ln1171_78, i55 %sext_ln1171_77

]]></Node>
<StgValue><ssdm name="mul_ln1171_46"/></StgValue>
</operation>

<operation id="1155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="18" op_0_bw="55">
<![CDATA[
._crit_edge_ifconv:638 %trunc_ln727_46 = trunc i55 %mul_ln1171_46

]]></Node>
<StgValue><ssdm name="trunc_ln727_46"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1156" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:619 %shl_ln737_43 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_44, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_43"/></StgValue>
</operation>

<operation id="1157" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:620 %add_ln1245_45 = add i55 %shl_ln737_43, i55 %mul_ln1171_45

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="1158" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:621 %trunc_ln717_43 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_45, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_43"/></StgValue>
</operation>

<operation id="1159" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:622 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_45, i32 19

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1160" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:623 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_45, i32 18

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1161" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:625 %icmp_ln727_45 = icmp_ne  i18 %trunc_ln727_45, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_45"/></StgValue>
</operation>

<operation id="1162" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:626 %or_ln412_30 = or i1 %tmp_112, i1 %icmp_ln727_45

]]></Node>
<StgValue><ssdm name="or_ln412_30"/></StgValue>
</operation>

<operation id="1163" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:627 %and_ln412_45 = and i1 %or_ln412_30, i1 %tmp_113

]]></Node>
<StgValue><ssdm name="and_ln412_45"/></StgValue>
</operation>

<operation id="1164" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:628 %zext_ln415_30 = zext i1 %and_ln412_45

]]></Node>
<StgValue><ssdm name="zext_ln415_30"/></StgValue>
</operation>

<operation id="1165" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:629 %add_ln415_45 = add i36 %trunc_ln717_43, i36 %zext_ln415_30

]]></Node>
<StgValue><ssdm name="add_ln415_45"/></StgValue>
</operation>

<operation id="1166" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge_ifconv:639 %icmp_ln727_46 = icmp_ne  i18 %trunc_ln727_46, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln727_46"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1167" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="55" op_0_bw="55" op_1_bw="36" op_2_bw="19">
<![CDATA[
._crit_edge_ifconv:633 %shl_ln737_44 = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i36.i19, i36 %add_ln415_45, i19 0

]]></Node>
<StgValue><ssdm name="shl_ln737_44"/></StgValue>
</operation>

<operation id="1168" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
._crit_edge_ifconv:634 %add_ln1245_46 = add i55 %shl_ln737_44, i55 %mul_ln1171_46

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="1169" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="36" op_0_bw="36" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:635 %trunc_ln717_44 = partselect i36 @_ssdm_op_PartSelect.i36.i55.i32.i32, i55 %add_ln1245_46, i32 19, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln717_44"/></StgValue>
</operation>

<operation id="1170" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:636 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_46, i32 19

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1171" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="55" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:637 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %add_ln1245_46, i32 18

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1172" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:640 %or_ln412_31 = or i1 %tmp_114, i1 %icmp_ln727_46

]]></Node>
<StgValue><ssdm name="or_ln412_31"/></StgValue>
</operation>

<operation id="1173" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge_ifconv:641 %and_ln412_46 = and i1 %or_ln412_31, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln412_46"/></StgValue>
</operation>

<operation id="1174" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="36" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:642 %zext_ln415_31 = zext i1 %and_ln412_46

]]></Node>
<StgValue><ssdm name="zext_ln415_31"/></StgValue>
</operation>

<operation id="1175" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="35" op_0_bw="1">
<![CDATA[
._crit_edge_ifconv:643 %zext_ln415_32 = zext i1 %and_ln412_46

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="1176" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="35" op_0_bw="35" op_1_bw="55" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge_ifconv:644 %trunc_ln1 = partselect i35 @_ssdm_op_PartSelect.i35.i55.i32.i32, i55 %add_ln1245_46, i32 19, i32 53

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="1177" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
._crit_edge_ifconv:645 %add_ln415_46 = add i36 %trunc_ln717_44, i36 %zext_ln415_31

]]></Node>
<StgValue><ssdm name="add_ln415_46"/></StgValue>
</operation>

<operation id="1178" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="35" op_0_bw="35" op_1_bw="35">
<![CDATA[
._crit_edge_ifconv:646 %add_ln1548 = add i35 %trunc_ln1, i35 %zext_ln415_32

]]></Node>
<StgValue><ssdm name="add_ln1548"/></StgValue>
</operation>

<operation id="1179" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="36" op_2_bw="32">
<![CDATA[
._crit_edge_ifconv:647 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %add_ln415_46, i32 35

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1185" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="0">
<![CDATA[
.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1180" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="35" op_0_bw="1" op_1_bw="35" op_2_bw="35">
<![CDATA[
._crit_edge_ifconv:648 %num_V_4 = select i1 %tmp_116, i35 0, i35 %add_ln1548

]]></Node>
<StgValue><ssdm name="num_V_4"/></StgValue>
</operation>

<operation id="1181" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge_ifconv:652 %zext_ln201 = zext i10 %add_ln201

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="1182" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="10" op_0_bw="35" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge_ifconv:653 %out_0_addr = getelementptr i35 %out_0, i64 0, i64 %zext_ln201

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="1183" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="35" op_1_bw="10">
<![CDATA[
._crit_edge_ifconv:654 %store_ln201 = store i35 %num_V_4, i10 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="1184" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge_ifconv:705 %br_ln0 = br void %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
