// Seed: 2561274323
module module_0;
  tri1 id_2, id_3, id_4;
  wire id_5;
  assign id_2 = 1;
  assign id_5 = {id_1};
  assign id_3 = 1;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  wor  id_3,
    output tri1 id_4,
    input  tri0 id_5,
    input  tri  id_6
);
  wire id_8;
  assign id_0 = 1 + id_1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5
);
  module_0 modCall_1 ();
  wire id_7;
  initial #1 id_7 = id_3;
endmodule
