File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.3515e-08	27	100	100	62	62	82	82	8365	27059	33	99	113.53	573.44	3.80955e-09	6.00559e-09	5.20048e-09	8.63968e-09	9.01003	14.6453	
	2.98973e-05	82	154	25	28	320	3
	2.96811e-05	68	66	2	2	320	2
	2.9627e-05	94	54	0	0	320	1
	2.9627e-05	131	135	0	0	320	1
	2.9627e-05	100	151	0	0	320	1
	2.9627e-05	49	190	0	0	320	1
	2.9627e-05	36	174	0	0	320	1
	2.9627e-05	34	192	0	0	320	1
	2.96811e-05	47	139	1	1	320	2
	2.9627e-05	131	67	0	0	320	1
	2.9627e-05	26	97	0	0	320	1
	2.9627e-05	95	183	0	0	320	1
	2.9627e-05	57	175	0	0	320	1
	2.9627e-05	13	203	0	0	320	1
	2.9627e-05	36	141	0	0	320	1
	2.9627e-05	10	181	0	0	320	1
	2.96811e-05	171	96	2	2	320	2
	2.9627e-05	117	138	0	0	320	1
	2.9627e-05	32	175	0	0	320	1
	2.9627e-05	107	178	0	0	320	1
	2.9627e-05	87	119	0	0	320	1
	2.9627e-05	69	241	0	0	320	1
	2.9627e-05	79	236	0	0	320	1
	2.9627e-05	121	156	0	0	320	1
	2.9627e-05	69	218	0	0	320	1
	2.9627e-05	79	302	0	0	320	1
	1.4827e-05	24	45	0	0	61	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	9.05258e-09	20	100	100	29	29	106	106	6042	20537	1463	4389	66.22	323.78	1.88289e-09	3.55247e-09	4.15216e-09	6.59824e-09	6.03505	10.1507	
	2.98535e-05	140	167	78	103	320	6
	2.98535e-05	130	134	57	55	320	4
	2.97992e-05	169	155	93	110	320	4
	2.97629e-05	136	208	81	79	320	7
	2.97992e-05	139	198	73	63	320	2
	2.97267e-05	152	201	39	42	320	2
	2.98354e-05	147	159	72	57	320	2
	2.97448e-05	167	198	57	58	320	2
	2.97629e-05	74	123	43	73	320	6
	2.97629e-05	113	170	71	87	320	4
	2.97629e-05	109	131	48	85	320	5
	2.97086e-05	73	136	37	96	320	5
	2.97992e-05	99	110	50	96	320	6
	2.97448e-05	145	155	73	74	320	6
	2.97629e-05	120	235	67	70	320	7
	2.98173e-05	135	149	55	46	320	3
	2.97629e-05	92	155	45	79	320	6
	2.97267e-05	137	157	72	76	320	3
	2.97267e-05	118	240	33	114	320	6
	1.48181e-05	16	4	0	0	16	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	7.49385e-09	20	100	100	38	38	304	304	6177	20571	1260	3780	73.26	315.68	1.73795e-09	2.43805e-09	3.21552e-09	5.98344e-09	4.9959	8.46392	
	2.99297e-05	138	195	79	116	320	4
	2.97199e-05	116	109	74	79	320	3
	2.98098e-05	100	162	60	75	320	4
	2.97199e-05	107	119	50	53	320	2
	2.99297e-05	104	149	63	83	320	5
	2.98698e-05	77	124	43	45	320	2
	2.98698e-05	84	125	37	38	320	2
	2.99897e-05	109	118	61	87	320	8
	2.98548e-05	134	113	54	100	320	8
	3.00197e-05	123	137	80	91	320	8
	2.96899e-05	55	115	41	42	320	2
	2.96899e-05	62	174	39	47	320	3
	2.96899e-05	74	142	41	44	320	2
	2.96899e-05	106	157	36	48	320	3
	2.97649e-05	92	221	53	49	320	4
	2.97199e-05	121	188	66	68	320	2
	3.00346e-05	95	211	67	90	320	13
	2.97199e-05	112	235	65	64	320	2
	2.97199e-05	147	206	14	25	320	4
	2.96749e-05	84	173	10	16	201	5
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	8.2988e-09	15	100	100	10	10	10	10	4598	15248	0	0	47.19	233.22	3.03698e-09	4.96364e-09	2.49555e-09	3.88641e-09	5.53253	8.85005	
	2.96166e-05	227	17	0	0	320	1
	2.96166e-05	226	44	0	0	320	1
	2.96166e-05	227	44	0	0	320	1
	2.96166e-05	167	181	0	0	320	1
	2.96166e-05	161	208	0	0	320	1
	2.96166e-05	122	339	0	0	320	1
	2.96166e-05	99	349	0	0	320	1
	2.96166e-05	69	438	0	0	320	1
	2.96166e-05	60	517	0	0	320	1
	2.96166e-05	37	523	0	0	320	1
	2.96166e-05	30	525	0	0	320	1
	2.96166e-05	13	513	0	0	320	1
	2.96166e-05	8	515	0	0	320	1
	2.96166e-05	5	521	0	0	320	1
	1.48166e-05	3	250	0	0	118	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	9.15327e-09	15	100	100	16	16	40	40	4575	14764	0	0	47.88	235.75	3.25029e-09	4.21157e-09	2.85189e-09	4.91403e-09	6.10218	9.1256	
	2.96183e-05	163	26	0	0	320	1
	2.96183e-05	66	139	0	0	320	1
	2.96183e-05	97	120	0	0	320	1
	2.96183e-05	95	155	0	0	320	1
	2.96183e-05	96	168	0	0	320	1
	2.96183e-05	49	206	0	0	320	1
	2.96183e-05	38	194	0	0	320	1
	2.96183e-05	61	236	0	0	320	1
	2.96183e-05	64	270	0	0	320	1
	2.96183e-05	116	252	0	0	320	1
	2.96183e-05	121	278	0	0	320	1
	2.96183e-05	21	324	0	0	320	1
	2.96183e-05	24	374	0	0	320	1
	2.96183e-05	21	358	0	0	320	1
	1.48183e-05	7	152	0	0	95	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.16206e-08	12	100	100	131	131	114	114	3602	12368	1122	3366	36.04	152.41	2.22474e-09	2.7799e-09	5.52232e-09	9.98914e-09	7.74706	12.769	
	2.97627e-05	189	165	151	152	320	2
	2.98092e-05	148	177	92	97	320	3
	2.97394e-05	130	269	80	84	320	3
	2.97859e-05	134	227	102	100	320	2
	2.97394e-05	129	234	95	94	320	2
	2.97859e-05	135	226	95	94	320	2
	2.97394e-05	136	233	100	99	320	2
	2.98789e-05	117	249	87	86	320	2
	2.97394e-05	148	249	101	100	320	2
	2.97859e-05	132	230	89	89	320	3
	2.97859e-05	127	249	102	102	320	2
	1.49394e-05	37	99	25	25	82	6
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.62073e-08	12	100	100	20	20	116	116	3539	11997	886	2658	39.61	149.15	2.51462e-09	5.01694e-09	8.29024e-09	1.41824e-08	10.8049	19.1994	
	3.00538e-05	199	270	86	105	320	3
	2.99241e-05	142	240	77	85	320	2
	2.98917e-05	144	237	88	85	320	2
	2.98593e-05	114	264	92	91	320	2
	2.99241e-05	107	248	90	85	320	2
	2.99566e-05	103	252	94	89	320	2
	2.99241e-05	113	263	92	88	320	2
	2.99241e-05	116	273	93	92	320	3
	2.97945e-05	150	305	82	82	320	2
	2.97945e-05	154	279	54	56	320	2
	2.97621e-05	36	301	27	27	320	2
	1.48972e-05	2	36	1	1	19	3
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	7.6845e-09	12	100	100	16	16	46	46	3690	11844	0	0	33.26	163.17	2.28491e-09	3.94219e-09	2.83809e-09	4.23585e-09	5.123	8.17804	
	2.96154e-05	138	27	0	0	320	1
	2.96154e-05	84	97	0	0	320	1
	2.96154e-05	93	118	0	0	320	1
	2.96154e-05	66	122	0	0	320	1
	2.96154e-05	56	159	0	0	320	1
	2.96154e-05	95	196	0	0	320	1
	2.96154e-05	89	222	0	0	320	1
	2.96154e-05	58	234	0	0	320	1
	2.96154e-05	36	254	0	0	320	1
	2.96154e-05	40	266	0	0	320	1
	2.96154e-05	5	142	0	0	320	1
	2.96154e-05	14	217	0	0	170	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.29135e-09	6	100	100	229	229	197	197	1699	5467	224	672	16.05	67.72	9.0111e-10	1.11032e-09	1.33555e-09	2.37007e-09	2.19423	3.43796	
	2.96263e-05	71	147	63	42	320	2
	2.96263e-05	68	155	63	43	320	2
	2.96263e-05	66	163	63	42	320	2
	2.96263e-05	71	153	63	43	320	2
	2.96263e-05	69	154	60	41	320	2
	1.48263e-05	25	59	20	13	107	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.21499e-08	7	100	100	4	4	6	6	1930	5924	8	24	10.01	47.3	2.57069e-09	4.65459e-09	5.52922e-09	8.66728e-09	8.09991	13.3219	
	3.00374e-05	34	89	12	8	320	2
	2.96243e-05	25	41	0	0	320	1
	2.96243e-05	6	40	0	0	320	1
	2.96243e-05	19	45	0	0	320	1
	2.96243e-05	23	40	0	0	320	1
	2.96243e-05	22	35	0	0	320	1
	1.48243e-05	5	15	0	0	10	1
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	5.73389e-09	5	100	100	256	256	245	245	1591	5278	0	0	21.24	62.57	1.66958e-09	2.28901e-09	2.15301e-09	3.18753e-09	3.82259	5.47654	
	2.96115e-05	151	121	0	0	320	1
	2.96115e-05	126	184	0	0	320	1
	2.96115e-05	79	306	0	0	320	1
	2.96115e-05	78	266	0	0	320	1
	2.96115e-05	71	238	0	0	311	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.3939e-09	5	100	100	229	229	197	197	1362	4930	224	672	14.36	60.15	9.6948e-10	1.31133e-09	1.33555e-09	2.02063e-09	2.2626	3.28953	
	3.1039e-05	108	437	2	106	320	63
	2.96136e-05	290	118	0	6	320	2
	3.02584e-05	131	413	0	96	320	83
	2.97358e-05	240	118	6	15	320	2
	1.48136e-05	75	40	0	1	90	2
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	9.96217e-09	5	100	100	64	64	39	39	1494	5094	377	1131	11.12	44.32	1.46857e-09	3.42393e-09	5.17288e-09	7.63966e-09	6.64145	11.0636	
	2.97793e-05	172	185	99	102	320	3
	2.97594e-05	122	180	86	86	320	2
	2.97594e-05	122	181	84	84	320	3
	2.97594e-05	114	184	82	81	320	2
	2.96797e-05	82	157	23	24	214	4
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	7.29078e-09	6	100	100	38	38	3	3	1878	6017	0	0	12.79	61.96	2.01553e-09	3.31866e-09	2.84499e-09	3.87951e-09	4.86052	7.19817	
	2.96146e-05	153	44	0	0	320	1
	2.96146e-05	55	144	0	0	320	1
	2.96146e-05	114	65	0	0	320	1
	2.96146e-05	25	179	0	0	320	1
	2.96146e-05	29	187	0	0	320	1
	2.96146e-05	7	187	0	0	278	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	6.12864e-09	6	100	100	41	41	35	35	1750	5651	0	0	12.37	54.44	1.59711e-09	2.49412e-09	2.48865e-09	3.87261e-09	4.08576	6.36673	
	2.96123e-05	130	41	0	0	320	1
	2.96123e-05	108	121	0	0	320	1
	2.96123e-05	70	160	0	0	320	1
	2.96123e-05	59	187	0	0	320	1
	2.96123e-05	26	261	0	0	320	1
	1.48123e-05	8	169	0	0	150	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	8.93456e-09	4	100	100	52	52	122	122	1046	3766	385	1155	7.59	29.36	1.46857e-09	2.16867e-09	4.4878e-09	7.25572e-09	5.95637	9.42439	
	2.97966e-05	199	216	108	112	320	3
	2.99216e-05	141	196	95	94	320	2
	2.96715e-05	224	254	136	137	320	2
	1.48536e-05	64	72	42	42	86	3
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	6.33375e-09	5	100	100	14	14	8	8	1522	4813	0	0	9.34	38.9	1.73385e-09	2.63086e-09	2.48865e-09	3.18753e-09	4.2225	5.81839	
	2.96127e-05	114	22	0	0	320	1
	2.96127e-05	74	79	0	0	320	1
	2.96127e-05	26	111	0	0	320	1
	2.96127e-05	24	127	0	0	320	1
	2.96127e-05	9	138	0	0	242	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	6.55433e-09	4	100	100	9	9	19	19	1262	4197	0	0	7.91	37.66	2.21654e-09	3.04518e-09	2.15301e-09	2.85189e-09	4.36955	5.89707	
	2.96131e-05	192	9	0	0	320	1
	2.96131e-05	134	158	0	0	320	1
	2.96131e-05	68	262	0	0	320	1
	2.96131e-05	17	271	0	0	302	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	6.23016e-09	5	100	100	14	14	14	14	1397	4482	0	0	8.44	38.46	2.00733e-09	2.63086e-09	2.14611e-09	2.84499e-09	4.15344	5.47585	
	2.96125e-05	115	18	0	0	320	1
	2.96125e-05	72	90	0	0	320	1
	2.96125e-05	77	133	0	0	320	1
	2.96125e-05	21	179	0	0	320	1
	1.48125e-05	6	101	0	0	117	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	6.33375e-09	4	100	100	8	8	63	63	1064	3677	0	0	6.9	32.59	1.73385e-09	3.11355e-09	2.48865e-09	3.19443e-09	4.2225	6.30798	
	2.96127e-05	243	14	0	0	320	1
	2.96127e-05	181	164	0	0	320	1
	2.96127e-05	47	348	0	0	320	1
	1.48127e-05	14	187	0	0	104	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '5698', '--route_chan_width', '100', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
