

================================================================
== Vivado HLS Report for 'servo_v3'
================================================================
* Date:           Tue Feb  4 17:09:38 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_v3_hls
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.261|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_left) nounwind, !map !7"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_right) nounwind, !map !13"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_up) nounwind, !map !17"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_down) nounwind, !map !21"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_speed) nounwind, !map !25"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_control) nounwind, !map !29"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @servo_v3_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_up_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %in_up) nounwind" [lab2_v3_hls/servo_v3.cpp:25]   --->   Operation 9 'read' 'in_up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.22ns)   --->   "%icmp_ln25 = icmp eq i8 %in_up_read, 1" [lab2_v3_hls/servo_v3.cpp:25]   --->   Operation 10 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speed_load = load i8* @speed, align 1" [lab2_v3_hls/servo_v3.cpp:27]   --->   Operation 11 'load' 'speed_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %._crit_edge, label %1" [lab2_v3_hls/servo_v3.cpp:25]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_down_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %in_down) nounwind" [lab2_v3_hls/servo_v3.cpp:39]   --->   Operation 13 'read' 'in_down_read' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.22ns)   --->   "%icmp_ln39 = icmp eq i8 %in_down_read, 1" [lab2_v3_hls/servo_v3.cpp:39]   --->   Operation 14 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln25)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.12ns)   --->   "br i1 %icmp_ln39, label %._crit_edge3, label %._crit_edge2" [lab2_v3_hls/servo_v3.cpp:39]   --->   Operation 15 'br' <Predicate = (!icmp_ln25)> <Delay = 1.12>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%icmp_ln41 = icmp eq i8 %speed_load, 0" [lab2_v3_hls/servo_v3.cpp:41]   --->   Operation 16 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln25 & icmp_ln39)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.39ns)   --->   "%add_ln47 = add i8 %speed_load, -1" [lab2_v3_hls/servo_v3.cpp:47]   --->   Operation 17 'add' 'add_ln47' <Predicate = (!icmp_ln25 & icmp_ln39 & !icmp_ln41)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.74ns)   --->   "%select_ln41 = select i1 %icmp_ln41, i8 0, i8 %add_ln47" [lab2_v3_hls/servo_v3.cpp:41]   --->   Operation 18 'select' 'select_ln41' <Predicate = (!icmp_ln25 & icmp_ln39)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.06ns)   --->   "store i8 %select_ln41, i8* @speed, align 1" [lab2_v3_hls/servo_v3.cpp:43]   --->   Operation 19 'store' <Predicate = (!icmp_ln25 & icmp_ln39)> <Delay = 1.06>
ST_1 : Operation 20 [1/1] (1.12ns)   --->   "br label %._crit_edge2" [lab2_v3_hls/servo_v3.cpp:49]   --->   Operation 20 'br' <Predicate = (!icmp_ln25 & icmp_ln39)> <Delay = 1.12>
ST_1 : Operation 21 [1/1] (1.22ns)   --->   "%icmp_ln27 = icmp eq i8 %speed_load, 8" [lab2_v3_hls/servo_v3.cpp:27]   --->   Operation 21 'icmp' 'icmp_ln27' <Predicate = (icmp_ln25)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.39ns)   --->   "%add_ln33 = add i8 %speed_load, 1" [lab2_v3_hls/servo_v3.cpp:33]   --->   Operation 22 'add' 'add_ln33' <Predicate = (icmp_ln25 & !icmp_ln27)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.74ns)   --->   "%select_ln27 = select i1 %icmp_ln27, i8 8, i8 %add_ln33" [lab2_v3_hls/servo_v3.cpp:27]   --->   Operation 23 'select' 'select_ln27' <Predicate = (icmp_ln25)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.06ns)   --->   "store i8 %select_ln27, i8* @speed, align 1" [lab2_v3_hls/servo_v3.cpp:29]   --->   Operation 24 'store' <Predicate = (icmp_ln25)> <Delay = 1.06>
ST_1 : Operation 25 [1/1] (1.12ns)   --->   "br label %._crit_edge2" [lab2_v3_hls/servo_v3.cpp:35]   --->   Operation 25 'br' <Predicate = (icmp_ln25)> <Delay = 1.12>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speed_loc_1 = phi i8 [ %select_ln27, %._crit_edge ], [ %select_ln41, %._crit_edge3 ], [ %speed_load, %1 ]" [lab2_v3_hls/servo_v3.cpp:27]   --->   Operation 26 'phi' 'speed_loc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %out_speed, i8 %speed_loc_1) nounwind" [lab2_v3_hls/servo_v3.cpp:51]   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [lab2_v3_hls/servo_v3.cpp:52]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	'load' operation ('speed_load', lab2_v3_hls/servo_v3.cpp:27) on static variable 'speed' [17]  (0 ns)
	'add' operation ('add_ln47', lab2_v3_hls/servo_v3.cpp:47) [25]  (1.39 ns)
	'select' operation ('select_ln41', lab2_v3_hls/servo_v3.cpp:41) [26]  (0.74 ns)
	multiplexor before 'phi' operation ('speed_loc_1', lab2_v3_hls/servo_v3.cpp:27) with incoming values : ('speed_load', lab2_v3_hls/servo_v3.cpp:27) ('select_ln41', lab2_v3_hls/servo_v3.cpp:41) ('select_ln27', lab2_v3_hls/servo_v3.cpp:27) [36]  (1.13 ns)
	'phi' operation ('speed_loc_1', lab2_v3_hls/servo_v3.cpp:27) with incoming values : ('speed_load', lab2_v3_hls/servo_v3.cpp:27) ('select_ln41', lab2_v3_hls/servo_v3.cpp:41) ('select_ln27', lab2_v3_hls/servo_v3.cpp:27) [36]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
