Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 12 11:08:29 2026
| Host         : violet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.705     -532.299                    140               102429        0.051        0.000                      0               102429        3.000        0.000                       0                 17005  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_fpga_0                         {0.000 5.000}      10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               0.545        0.000                      0                16439        0.051        0.000                      0                16439        3.750        0.000                       0                  7382  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_1         -1.731     -110.322                     93                85840        0.139        0.000                      0                85840        8.750        0.000                       0                  9619  
  clkfbout_design_1_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_1       -5.705     -532.299                    140                  190        0.545        0.000                      0                  190  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_fpga_0                           6.505        0.000                      0                   96        0.588        0.000                      0                   96  
**async_default**              clk_out1_design_1_clk_wiz_0_1  clk_out1_design_1_clk_wiz_0_1       11.377        0.000                      0                   53        1.872        0.000                      0                   53  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 1.563ns (17.194%)  route 7.527ns (82.806%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.657     9.942    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X15Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.066 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.607    10.673    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X15Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.797 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=8, routed)           0.712    11.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/sig_last_reg_out_reg
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.490    12.122    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X18Y1          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.581    12.760    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X18Y1          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.169    12.667    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 1.563ns (17.194%)  route 7.527ns (82.806%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.657     9.942    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X15Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.066 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.607    10.673    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X15Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.797 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=8, routed)           0.712    11.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/sig_last_reg_out_reg
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.490    12.122    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X18Y1          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.581    12.760    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X18Y1          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X18Y1          FDRE (Setup_fdre_C_CE)      -0.169    12.667    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 1.563ns (17.194%)  route 7.527ns (82.806%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.657     9.942    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X15Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.066 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.607    10.673    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]_1
    SLICE_X15Y4          LUT4 (Prop_lut4_I3_O)        0.124    10.797 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=8, routed)           0.712    11.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/sig_last_reg_out_reg
    SLICE_X16Y1          LUT6 (Prop_lut6_I2_O)        0.124    11.633 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.490    12.122    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i
    SLICE_X18Y1          FDSE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.581    12.760    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X18Y1          FDSE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X18Y1          FDSE (Setup_fdse_C_CE)      -0.169    12.667    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 1.315ns (15.096%)  route 7.396ns (84.904%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 12.753 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.731     9.007    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wready[0]
    SLICE_X11Y11         LUT5 (Prop_lut5_I0_O)        0.326     9.333 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_2__1/O
                         net (fo=10, routed)          1.172    10.505    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/m_aready__1
    SLICE_X24Y18         LUT6 (Prop_lut6_I0_O)        0.124    10.629 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1__1/O
                         net (fo=5, routed)           1.113    11.743    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push
    SLICE_X10Y16         SRL16E                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.574    12.753    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/aclk
    SLICE_X10Y16         SRL16E                                       r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
                         clock pessimism              0.230    12.983    
                         clock uncertainty           -0.154    12.829    
    SLICE_X10Y16         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.312    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.172ns  (logic 1.563ns (17.041%)  route 7.609ns (82.959%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.657     9.942    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X15Y6          LUT5 (Prop_lut5_I4_O)        0.124    10.066 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_primitive_shifter.gen_srls[0].srl_inst_i_4/O
                         net (fo=3, routed)           0.652    10.719    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rep[0].fifoaddr_reg[1]_0
    SLICE_X16Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.843 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=6, routed)           0.633    11.475    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]_0
    SLICE_X17Y1          LUT5 (Prop_lut5_I3_O)        0.124    11.599 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1/O
                         net (fo=1, routed)           0.605    12.204    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0
    SLICE_X18Y2          FDSE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.581    12.760    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X18Y2          FDSE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]/C
                         clock pessimism              0.230    12.990    
                         clock uncertainty           -0.154    12.836    
    SLICE_X18Y2          FDSE (Setup_fdse_C_D)       -0.016    12.820    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.820    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.439ns (16.107%)  route 7.495ns (83.893%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.597     9.882    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    10.006 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.809    10.815    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X4Y11          LUT2 (Prop_lut2_I0_O)        0.124    10.939 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.027    11.966    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y9          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.578    12.757    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X13Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.628    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[12]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 1.439ns (16.107%)  route 7.495ns (83.893%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.597     9.882    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    10.006 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.809    10.815    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X4Y11          LUT2 (Prop_lut2_I0_O)        0.124    10.939 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.027    11.966    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X13Y9          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.578    12.757    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X13Y9          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]/C
                         clock pessimism              0.230    12.987    
                         clock uncertainty           -0.154    12.833    
    SLICE_X13Y9          FDRE (Setup_fdre_C_CE)      -0.205    12.628    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[61]
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -11.966    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 1.439ns (16.120%)  route 7.488ns (83.880%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.597     9.882    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    10.006 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.809    10.815    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X4Y11          LUT2 (Prop_lut2_I0_O)        0.124    10.939 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.020    11.959    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y8           FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.579    12.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y8           FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X9Y8           FDRE (Setup_fdre_C_CE)      -0.205    12.629    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 1.439ns (16.120%)  route 7.488ns (83.880%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.597     9.882    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    10.006 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.809    10.815    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X4Y11          LUT2 (Prop_lut2_I0_O)        0.124    10.939 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.020    11.959    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y8           FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.579    12.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y8           FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X9Y8           FDRE (Setup_fdre_C_CE)      -0.205    12.629    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 1.439ns (16.120%)  route 7.488ns (83.880%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 12.759 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.738     3.032    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/aclk
    SLICE_X24Y18         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.419     3.451 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg/Q
                         net (fo=3, routed)           1.513     4.964    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid
    SLICE_X9Y11          LUT5 (Prop_lut5_I1_O)        0.296     5.260 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=4, routed)           1.866     7.126    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.150     7.276 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=2, routed)           1.683     8.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wready[0]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.326     9.285 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.597     9.882    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/sig_m_valid_out_reg
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    10.006 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.809    10.815    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X4Y11          LUT2 (Prop_lut2_I0_O)        0.124    10.939 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1/O
                         net (fo=73, routed)          1.020    11.959    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en
    SLICE_X9Y8           FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.579    12.759    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X9Y8           FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[4]/C
                         clock pessimism              0.230    12.988    
                         clock uncertainty           -0.154    12.834    
    SLICE_X9Y8           FDRE (Setup_fdre_C_CE)      -0.205    12.629    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_strb_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.629    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  0.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.990%)  route 0.240ns (63.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.556     0.892    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/s_axi_aclk
    SLICE_X43Y53         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.240     1.273    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X51Y52         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.821     1.187    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y52         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y52         FDRE (Hold_fdre_C_D)         0.070     1.222    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.146%)  route 0.219ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.586     0.922    design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X63Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[15]/Q
                         net (fo=1, routed)           0.219     1.282    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/s_axi_araddr[14]
    SLICE_X55Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.846     1.212    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X55Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.047     1.229    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.175%)  route 0.208ns (49.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.634     0.970    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y103        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/Q
                         net (fo=1, routed)           0.208     1.342    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg
    SLICE_X47Y102        LUT5 (Prop_lut5_I3_O)        0.045     1.387 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[14]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data[14]
    SLICE_X47Y102        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.911     1.277    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/s_axi_aclk
    SLICE_X47Y102        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[14]/C
                         clock pessimism             -0.039     1.238    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.091     1.329    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.642%)  route 0.250ns (60.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.597     0.933    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X8Y0           FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     1.097 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]/Q
                         net (fo=1, routed)           0.250     1.346    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[52]
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.908     1.274    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y0          RAMB36E1                                     r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.283     0.991    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.296     1.287    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.550%)  route 0.267ns (65.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.577     0.913    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X57Y56         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[7]/Q
                         net (fo=1, routed)           0.267     1.321    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_in__0[5]
    SLICE_X57Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.853     1.219    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X57Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X57Y49         FDRE (Hold_fdre_C_D)         0.070     1.259    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.227ns (52.907%)  route 0.202ns (47.093%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.561     0.896    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/m_axi_s2mm_aclk
    SLICE_X49Y5          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.128     1.025 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]/Q
                         net (fo=1, routed)           0.202     1.227    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]
    SLICE_X51Y5          LUT2 (Prop_lut2_I1_O)        0.099     1.326 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/s_axis_cmd_tdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/D[2]
    SLICE_X51Y5          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X51Y5          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y5          FDRE (Hold_fdre_C_D)         0.107     1.263    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.769%)  route 0.242ns (63.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.559     0.895    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X49Y11         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1]/Q
                         net (fo=2, routed)           0.242     1.278    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1[1]
    SLICE_X51Y9          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.824     1.190    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X51Y9          FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.059     1.214    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.243%)  route 0.137ns (51.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.639     0.975    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X47Y101        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[26].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.137     1.240    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/gpio2_io_i_d2[5]
    SLICE_X47Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.825     1.191    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.019     1.175    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.887%)  route 0.231ns (62.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.639     0.975    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/s_axi_aclk
    SLICE_X47Y102        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/ip2bus_data_i_D1_reg[14]/Q
                         net (fo=1, routed)           0.231     1.347    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[17]
    SLICE_X51Y101        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.907     1.273    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X51Y101        FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.047     1.281    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_i2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.579%)  route 0.267ns (65.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.578     0.914    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X59Y50         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[6]/Q
                         net (fo=1, routed)           0.267     1.321    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_in__0[4]
    SLICE_X59Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.853     1.219    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X59Y49         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.066     1.255    design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y0   design_1_i/cg_fpga_0/inst/cg_axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y39   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29   design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :           93  Failing Endpoints,  Worst Slack       -1.731ns,  Total Violation     -110.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.731ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.121ns  (logic 4.989ns (23.621%)  route 16.132ns (76.379%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.850    22.772    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X88Y45         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.563    21.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X88Y45         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[16]/C
                         clock pessimism             -0.010    21.553    
                         clock uncertainty           -0.084    21.470    
    SLICE_X88Y45         FDRE (Setup_fdre_C_R)       -0.429    21.041    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[16]
  -------------------------------------------------------------------
                         required time                         21.041    
                         arrival time                         -22.772    
  -------------------------------------------------------------------
                         slack                                 -1.731    

Slack (VIOLATED) :        -1.693ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.081ns  (logic 4.989ns (23.666%)  route 16.092ns (76.334%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.810    22.732    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X81Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.561    21.561    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X81Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[18]/C
                         clock pessimism             -0.010    21.551    
                         clock uncertainty           -0.084    21.468    
    SLICE_X81Y41         FDRE (Setup_fdre_C_R)       -0.429    21.039    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[18]
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                         -22.732    
  -------------------------------------------------------------------
                         slack                                 -1.693    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.068ns  (logic 4.989ns (23.680%)  route 16.079ns (76.320%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.798    22.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X84Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.561    21.561    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X84Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[10]/C
                         clock pessimism             -0.010    21.551    
                         clock uncertainty           -0.084    21.468    
    SLICE_X84Y41         FDRE (Setup_fdre_C_R)       -0.429    21.039    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                         -22.719    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.680ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.069ns  (logic 4.989ns (23.679%)  route 16.080ns (76.321%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.798    22.720    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X88Y42         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.562    21.562    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X88Y42         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[20]/C
                         clock pessimism             -0.010    21.552    
                         clock uncertainty           -0.084    21.469    
    SLICE_X88Y42         FDRE (Setup_fdre_C_R)       -0.429    21.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[20]
  -------------------------------------------------------------------
                         required time                         21.040    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                 -1.680    

Slack (VIOLATED) :        -1.678ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.068ns  (logic 4.989ns (23.680%)  route 16.079ns (76.320%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.798    22.719    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X87Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.563    21.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X87Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[19]/C
                         clock pessimism             -0.010    21.553    
                         clock uncertainty           -0.084    21.470    
    SLICE_X87Y43         FDRE (Setup_fdre_C_R)       -0.429    21.041    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[19]
  -------------------------------------------------------------------
                         required time                         21.041    
                         arrival time                         -22.719    
  -------------------------------------------------------------------
                         slack                                 -1.678    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.064ns  (logic 4.989ns (23.685%)  route 16.075ns (76.315%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.793    22.715    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X85Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.561    21.561    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X85Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[24]/C
                         clock pessimism             -0.010    21.551    
                         clock uncertainty           -0.084    21.468    
    SLICE_X85Y41         FDRE (Setup_fdre_C_R)       -0.429    21.039    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[24]
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 -1.676    

Slack (VIOLATED) :        -1.676ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.065ns  (logic 4.989ns (23.684%)  route 16.076ns (76.316%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.794    22.716    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X89Y42         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.562    21.562    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X89Y42         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[13]/C
                         clock pessimism             -0.010    21.552    
                         clock uncertainty           -0.084    21.469    
    SLICE_X89Y42         FDRE (Setup_fdre_C_R)       -0.429    21.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[13]
  -------------------------------------------------------------------
                         required time                         21.040    
                         arrival time                         -22.716    
  -------------------------------------------------------------------
                         slack                                 -1.676    

Slack (VIOLATED) :        -1.674ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.064ns  (logic 4.989ns (23.685%)  route 16.075ns (76.315%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.793    22.715    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X88Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.563    21.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X88Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[14]/C
                         clock pessimism             -0.010    21.553    
                         clock uncertainty           -0.084    21.470    
    SLICE_X88Y43         FDRE (Setup_fdre_C_R)       -0.429    21.041    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[14]
  -------------------------------------------------------------------
                         required time                         21.041    
                         arrival time                         -22.715    
  -------------------------------------------------------------------
                         slack                                 -1.674    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.059ns  (logic 4.989ns (23.691%)  route 16.070ns (76.309%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.788    22.710    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X84Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.562    21.562    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X84Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[21]/C
                         clock pessimism             -0.010    21.552    
                         clock uncertainty           -0.084    21.469    
    SLICE_X84Y43         FDRE (Setup_fdre_C_R)       -0.429    21.040    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[21]
  -------------------------------------------------------------------
                         required time                         21.040    
                         arrival time                         -22.710    
  -------------------------------------------------------------------
                         slack                                 -1.670    

Slack (VIOLATED) :        -1.670ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.059ns  (logic 4.989ns (23.690%)  route 16.070ns (76.310%))
  Logic Levels:           27  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.651     1.651    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X45Y54         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.456     2.107 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[3]/Q
                         net (fo=8247, routed)        3.148     5.255    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/A1
    SLICE_X90Y64         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     5.379 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/RAMS64E_D/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/OD
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I0_O)      0.241     5.620 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F7.B/O
                         net (fo=1, routed)           0.000     5.620    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/O0
    SLICE_X90Y64         MUXF8 (Prop_muxf8_I0_O)      0.098     5.718 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23/F8/O
                         net (fo=1, routed)           1.704     7.422    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_13312_13567_23_23_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.319     7.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     7.741    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_14_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     7.986 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.986    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_5_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.104     8.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1/O
                         net (fo=1, routed)           1.655     9.745    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0_i_1_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.316    10.061 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[23]_INST_0/O
                         net (fo=3, routed)           0.782    10.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/spo[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I4_O)        0.124    10.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    11.793    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    11.917 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    12.446    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    12.570 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    13.045    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    13.169 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    13.925    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.049 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    14.628    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.752 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    15.574    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    15.723 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    15.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    16.076 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.076    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.190 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.304 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    17.111    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    17.235 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    17.807    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    17.931 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    18.404    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.528 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    19.251    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    19.375 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    19.564    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    20.090 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    20.090    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.204 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    20.204    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.318 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    20.318    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.432 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    21.044    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.168 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    21.797    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    21.921 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.789    22.710    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X89Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.563    21.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X89Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[22]/C
                         clock pessimism             -0.010    21.553    
                         clock uncertainty           -0.084    21.470    
    SLICE_X89Y43         FDRE (Setup_fdre_C_R)       -0.429    21.041    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[22]
  -------------------------------------------------------------------
                         required time                         21.041    
                         arrival time                         -22.710    
  -------------------------------------------------------------------
                         slack                                 -1.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_A/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.006%)  route 0.381ns (72.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556     0.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X47Y56         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/Q
                         net (fo=10245, routed)       0.381     1.078    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/A7
    SLICE_X50Y56         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_A/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.820     0.820    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/WCLK
    SLICE_X50Y56         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_A/CLK
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y56         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     0.939    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_B/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.006%)  route 0.381ns (72.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556     0.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X47Y56         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/Q
                         net (fo=10245, routed)       0.381     1.078    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/A7
    SLICE_X50Y56         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_B/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.820     0.820    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/WCLK
    SLICE_X50Y56         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_B/CLK
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y56         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     0.939    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_C/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.006%)  route 0.381ns (72.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556     0.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X47Y56         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/Q
                         net (fo=10245, routed)       0.381     1.078    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/A7
    SLICE_X50Y56         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_C/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.820     0.820    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/WCLK
    SLICE_X50Y56         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_C/CLK
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y56         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     0.939    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_D/WADR7
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (27.006%)  route 0.381ns (72.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.556     0.556    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X47Y56         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[9]/Q
                         net (fo=10245, routed)       0.381     1.078    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/A7
    SLICE_X50Y56         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_D/WADR7
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.820     0.820    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/WCLK
    SLICE_X50Y56         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_D/CLK
                         clock pessimism             -0.005     0.815    
    SLICE_X50Y56         RAMS64E (Hold_rams64e_CLK_WADR7)
                                                      0.124     0.939    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_23_23/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.108%)  route 0.546ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550     0.550    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X38Y67         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/Q
                         net (fo=812, routed)         0.546     1.259    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/A0
    SLICE_X50Y67         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.812     0.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/WCLK
    SLICE_X50Y67         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y67         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.117    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.108%)  route 0.546ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550     0.550    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X38Y67         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/Q
                         net (fo=812, routed)         0.546     1.259    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/A0
    SLICE_X50Y67         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.812     0.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/WCLK
    SLICE_X50Y67         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y67         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.117    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.108%)  route 0.546ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550     0.550    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X38Y67         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/Q
                         net (fo=812, routed)         0.546     1.259    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/A0
    SLICE_X50Y67         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.812     0.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/WCLK
    SLICE_X50Y67         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y67         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.117    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.164ns (23.108%)  route 0.546ns (76.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.550     0.550    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X38Y67         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_wd_reg[2]_replica_10/Q
                         net (fo=812, routed)         0.546     1.259    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/A0
    SLICE_X50Y67         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.812     0.812    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/WCLK
    SLICE_X50Y67         RAMS64E                                      r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y67         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.117    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9728_9983_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_rkd_value_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_rkd_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.600     0.600    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/clk
    SLICE_X91Y26         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_rkd_value_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y26         FDRE (Prop_fdre_C_Q)         0.141     0.741 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_rkd_value_reg[10]/Q
                         net (fo=1, routed)           0.114     0.855    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/exe_rkd_value_i[10]
    SLICE_X93Y27         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_rkd_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.869     0.869    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X93Y27         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_rkd_value_reg[10]/C
                         clock pessimism             -0.233     0.636    
    SLICE_X93Y27         FDRE (Hold_fdre_C_D)         0.070     0.706    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_rkd_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_rkd_value_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_rkd_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.575     0.575    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/clk
    SLICE_X77Y24         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_rkd_value_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y24         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_rkd_value_reg[11]/Q
                         net (fo=1, routed)           0.124     0.840    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/exe_rkd_value_i[11]
    SLICE_X72Y24         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_rkd_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.839     0.839    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/clk
    SLICE_X72Y24         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_rkd_value_reg[11]/C
                         clock pessimism             -0.233     0.606    
    SLICE_X72Y24         FDRE (Hold_fdre_C_D)         0.070     0.676    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/mem_rkd_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X87Y15     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/regs_reg[3][9]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X96Y17     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/regs_reg[4][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X78Y9      design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/regs_reg[4][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X79Y23     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/regs_reg[4][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y14     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/regs_reg[4][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X83Y14     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/regs_reg[4][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X96Y17     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/regs_reg[4][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X70Y16     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/regs_reg[4][15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y87     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y87     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y87     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y87     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y87     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y87     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y83     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_5_5/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y83     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_5_5/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y83     design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11008_11263_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y7      design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_26_26/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_26_26/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_26_26/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y103    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9472_9727_26_26/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_2_2/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_2_2/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15872_16127_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_24_24/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y104    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/data_ram0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_24_24/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :          140  Failing Endpoints,  Worst Slack       -5.705ns,  Total Violation     -532.299ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.545ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.705ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.545ns  (logic 3.666ns (27.065%)  route 9.879ns (72.935%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.850    26.569    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X88Y45         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.563    21.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X88Y45         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[16]/C
                         clock pessimism              0.000    21.563    
                         clock uncertainty           -0.270    21.293    
    SLICE_X88Y45         FDRE (Setup_fdre_C_R)       -0.429    20.864    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[16]
  -------------------------------------------------------------------
                         required time                         20.864    
                         arrival time                         -26.569    
  -------------------------------------------------------------------
                         slack                                 -5.705    

Slack (VIOLATED) :        -5.667ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.505ns  (logic 3.666ns (27.145%)  route 9.839ns (72.855%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.810    26.529    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X81Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.561    21.561    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X81Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[18]/C
                         clock pessimism              0.000    21.561    
                         clock uncertainty           -0.270    21.291    
    SLICE_X81Y41         FDRE (Setup_fdre_C_R)       -0.429    20.862    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[18]
  -------------------------------------------------------------------
                         required time                         20.862    
                         arrival time                         -26.529    
  -------------------------------------------------------------------
                         slack                                 -5.667    

Slack (VIOLATED) :        -5.654ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.493ns  (logic 3.666ns (27.171%)  route 9.827ns (72.829%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.798    26.517    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X84Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.561    21.561    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X84Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[10]/C
                         clock pessimism              0.000    21.561    
                         clock uncertainty           -0.270    21.291    
    SLICE_X84Y41         FDRE (Setup_fdre_C_R)       -0.429    20.862    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[10]
  -------------------------------------------------------------------
                         required time                         20.862    
                         arrival time                         -26.517    
  -------------------------------------------------------------------
                         slack                                 -5.654    

Slack (VIOLATED) :        -5.654ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.493ns  (logic 3.666ns (27.169%)  route 9.827ns (72.831%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.798    26.517    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X88Y42         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.562    21.562    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X88Y42         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[20]/C
                         clock pessimism              0.000    21.562    
                         clock uncertainty           -0.270    21.292    
    SLICE_X88Y42         FDRE (Setup_fdre_C_R)       -0.429    20.863    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[20]
  -------------------------------------------------------------------
                         required time                         20.863    
                         arrival time                         -26.517    
  -------------------------------------------------------------------
                         slack                                 -5.654    

Slack (VIOLATED) :        -5.652ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.492ns  (logic 3.666ns (27.171%)  route 9.826ns (72.829%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.798    26.516    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X87Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.563    21.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X87Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[19]/C
                         clock pessimism              0.000    21.563    
                         clock uncertainty           -0.270    21.293    
    SLICE_X87Y43         FDRE (Setup_fdre_C_R)       -0.429    20.864    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[19]
  -------------------------------------------------------------------
                         required time                         20.864    
                         arrival time                         -26.516    
  -------------------------------------------------------------------
                         slack                                 -5.652    

Slack (VIOLATED) :        -5.650ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.488ns  (logic 3.666ns (27.179%)  route 9.822ns (72.821%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 21.561 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.793    26.512    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X85Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.561    21.561    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X85Y41         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[24]/C
                         clock pessimism              0.000    21.561    
                         clock uncertainty           -0.270    21.291    
    SLICE_X85Y41         FDRE (Setup_fdre_C_R)       -0.429    20.862    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[24]
  -------------------------------------------------------------------
                         required time                         20.862    
                         arrival time                         -26.512    
  -------------------------------------------------------------------
                         slack                                 -5.650    

Slack (VIOLATED) :        -5.650ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.489ns  (logic 3.666ns (27.178%)  route 9.823ns (72.822%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.794    26.513    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X89Y42         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.562    21.562    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X89Y42         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[13]/C
                         clock pessimism              0.000    21.562    
                         clock uncertainty           -0.270    21.292    
    SLICE_X89Y42         FDRE (Setup_fdre_C_R)       -0.429    20.863    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[13]
  -------------------------------------------------------------------
                         required time                         20.863    
                         arrival time                         -26.513    
  -------------------------------------------------------------------
                         slack                                 -5.650    

Slack (VIOLATED) :        -5.648ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.488ns  (logic 3.666ns (27.180%)  route 9.822ns (72.820%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.793    26.512    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X88Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.563    21.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X88Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[14]/C
                         clock pessimism              0.000    21.563    
                         clock uncertainty           -0.270    21.293    
    SLICE_X88Y43         FDRE (Setup_fdre_C_R)       -0.429    20.864    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[14]
  -------------------------------------------------------------------
                         required time                         20.864    
                         arrival time                         -26.512    
  -------------------------------------------------------------------
                         slack                                 -5.648    

Slack (VIOLATED) :        -5.644ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.483ns  (logic 3.666ns (27.190%)  route 9.817ns (72.810%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.562ns = ( 21.562 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.788    26.507    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X84Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.562    21.562    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X84Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[21]/C
                         clock pessimism              0.000    21.562    
                         clock uncertainty           -0.270    21.292    
    SLICE_X84Y43         FDRE (Setup_fdre_C_R)       -0.429    20.863    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[21]
  -------------------------------------------------------------------
                         required time                         20.863    
                         arrival time                         -26.507    
  -------------------------------------------------------------------
                         slack                                 -5.644    

Slack (VIOLATED) :        -5.644ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        13.484ns  (logic 3.666ns (27.188%)  route 9.818ns (72.812%))
  Logic Levels:           21  (CARRY4=7 LUT2=1 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 21.563 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns = ( 13.024 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.730    13.024    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X70Y38         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y38         FDRE (Prop_fdre_C_Q)         0.456    13.480 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=2, routed)           0.424    13.904    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_1[23]
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3/O
                         net (fo=3, routed)           0.612    14.641    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[23]_i_3_n_0
    SLICE_X71Y38         LUT6 (Prop_lut6_I0_O)        0.124    14.765 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9/O
                         net (fo=25, routed)          0.826    15.590    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_9_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I4_O)        0.124    15.714 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3/O
                         net (fo=26, routed)          0.529    16.243    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[31]_i_3_n_0
    SLICE_X69Y37         LUT6 (Prop_lut6_I1_O)        0.124    16.367 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[15]_i_1/O
                         net (fo=11, routed)          0.476    16.843    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[15]
    SLICE_X70Y35         LUT6 (Prop_lut6_I5_O)        0.124    16.967 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[15]_i_12/O
                         net (fo=5, routed)           0.756    17.723    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/exe_src2_reg[29][10]
    SLICE_X76Y35         LUT6 (Prop_lut6_I5_O)        0.124    17.847 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90/O
                         net (fo=2, routed)           0.578    18.425    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_90_n_0
    SLICE_X78Y35         LUT6 (Prop_lut6_I5_O)        0.124    18.549 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83/O
                         net (fo=1, routed)           0.823    19.372    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_83_n_0
    SLICE_X84Y34         LUT3 (Prop_lut3_I2_O)        0.149    19.521 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50/O
                         net (fo=1, routed)           0.000    19.521    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd[0]_i_50_n_0
    SLICE_X84Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.353    19.874 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.874    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_26_n_0
    SLICE_X84Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.988 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.988    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_17_n_0
    SLICE_X84Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.102 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_wd_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.807    20.909    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd_reg[0]_3[0]
    SLICE_X88Y30         LUT2 (Prop_lut2_I1_O)        0.124    21.033 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6/O
                         net (fo=1, routed)           0.571    21.604    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_6_n_0
    SLICE_X89Y31         LUT6 (Prop_lut6_I5_O)        0.124    21.728 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/mem_wd[0]_i_1/O
                         net (fo=3, routed)           0.473    22.201    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/exe_wd_o[0]
    SLICE_X88Y29         LUT5 (Prop_lut5_I0_O)        0.124    22.325 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200/O
                         net (fo=3, routed)           0.723    23.048    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_200_n_0
    SLICE_X88Y33         LUT6 (Prop_lut6_I5_O)        0.124    23.172 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135/O
                         net (fo=1, routed)           0.189    23.361    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc[31]_i_135_n_0
    SLICE_X89Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    23.887 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_70_n_0
    SLICE_X89Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.001 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.001    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_38_n_0
    SLICE_X89Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.115 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.115    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_25_n_0
    SLICE_X89Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.229 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/pc_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.612    24.841    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc_reg[1][0]
    SLICE_X88Y37         LUT5 (Prop_lut5_I1_O)        0.124    24.965 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/pc[31]_i_6/O
                         net (fo=32, routed)          0.630    25.595    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc_reg[1]
    SLICE_X87Y39         LUT3 (Prop_lut3_I1_O)        0.124    25.719 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/idexe_reg0/id_pc[31]_i_1/O
                         net (fo=62, routed)          0.789    26.508    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/SR[0]
    SLICE_X89Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.563    21.563    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/clk
    SLICE_X89Y43         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[22]/C
                         clock pessimism              0.000    21.563    
                         clock uncertainty           -0.270    21.293    
    SLICE_X89Y43         FDRE (Setup_fdre_C_R)       -0.429    20.864    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/ifid_reg0/id_inst_reg[22]
  -------------------------------------------------------------------
                         required time                         20.864    
                         arrival time                         -26.508    
  -------------------------------------------------------------------
                         slack                                 -5.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.294ns (35.904%)  route 0.525ns (64.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.586     0.922    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y39         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=5, routed)           0.215     1.278    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[25]
    SLICE_X74Y39         LUT5 (Prop_lut5_I3_O)        0.046     1.324 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[25]_i_2/O
                         net (fo=1, routed)           0.220     1.544    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/data_sram_rdata[25]
    SLICE_X76Y38         LUT6 (Prop_lut6_I4_O)        0.107     1.651 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[25]_i_1/O
                         net (fo=9, routed)           0.089     1.740    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[25]
    SLICE_X77Y38         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.855     0.855    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X77Y38         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[25]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.270     1.125    
    SLICE_X77Y38         FDRE (Hold_fdre_C_D)         0.070     1.195    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.231ns (25.821%)  route 0.664ns (74.179%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.581     0.917    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y32         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141     1.058 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.313     1.370    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[6]
    SLICE_X71Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.415 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[6]_i_3/O
                         net (fo=1, routed)           0.155     1.570    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[6]_i_3_n_0
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.045     1.615 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[6]_i_1/O
                         net (fo=5, routed)           0.196     1.811    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[6]
    SLICE_X73Y32         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.847     0.847    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X73Y32         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[6]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.270     1.117    
    SLICE_X73Y32         FDRE (Hold_fdre_C_D)         0.070     1.187    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.231ns (25.733%)  route 0.667ns (74.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.587     0.923    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X75Y40         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y40         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=5, routed)           0.294     1.358    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[26]
    SLICE_X76Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.403 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[26]_i_2/O
                         net (fo=1, routed)           0.215     1.618    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/data_sram_rdata[26]
    SLICE_X76Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.663 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[26]_i_1/O
                         net (fo=9, routed)           0.157     1.820    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[26]
    SLICE_X78Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.852     0.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X78Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[26]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.270     1.122    
    SLICE_X78Y36         FDRE (Hold_fdre_C_D)         0.070     1.192    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.231ns (25.277%)  route 0.683ns (74.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.583     0.919    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X68Y35         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y35         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=5, routed)           0.347     1.406    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[24]
    SLICE_X68Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.451 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[24]_i_2/O
                         net (fo=1, routed)           0.142     1.594    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/data_sram_rdata[24]
    SLICE_X73Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.639 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[24]_i_1/O
                         net (fo=9, routed)           0.194     1.832    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[24]
    SLICE_X75Y37         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.851     0.851    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X75Y37         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[24]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.270     1.121    
    SLICE_X75Y37         FDRE (Hold_fdre_C_D)         0.070     1.191    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_rx/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.186ns (21.859%)  route 0.665ns (78.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.636     0.972    design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X39Y110        FDSE                                         r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y110        FDSE (Prop_fdse_C_Q)         0.141     1.113 r  design_1_i/cg_fpga_0/inst/cg_axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=8, routed)           0.665     1.778    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_rx/rxd
    SLICE_X39Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_rx/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_rx/bit_cnt[0]_i_1_n_0
    SLICE_X39Y81         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_rx/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.815     0.815    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_rx/clk
    SLICE_X39Y81         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_rx/bit_cnt_reg[0]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.270     1.085    
    SLICE_X39Y81         FDRE (Hold_fdre_C_D)         0.091     1.176    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_rx/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.231ns (24.598%)  route 0.708ns (75.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.587     0.923    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y40         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y40         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=4, routed)           0.160     1.224    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[30]
    SLICE_X70Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.269 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[30]_i_2/O
                         net (fo=2, routed)           0.242     1.510    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/data_sram_rdata[30]
    SLICE_X73Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.555 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[30]_i_1/O
                         net (fo=10, routed)          0.306     1.862    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[30]
    SLICE_X80Y38         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.855     0.855    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X80Y38         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[30]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.270     1.125    
    SLICE_X80Y38         FDRE (Hold_fdre_C_D)         0.066     1.191    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.231ns (24.231%)  route 0.722ns (75.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.582     0.918    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y32         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=4, routed)           0.402     1.461    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[22]
    SLICE_X70Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.506 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[22]_i_2/O
                         net (fo=1, routed)           0.110     1.616    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/data_sram_rdata[22]
    SLICE_X71Y37         LUT6 (Prop_lut6_I4_O)        0.045     1.661 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[22]_i_1/O
                         net (fo=8, routed)           0.210     1.871    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[22]
    SLICE_X77Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.852     0.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X77Y36         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[22]/C
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.270     1.122    
    SLICE_X77Y36         FDRE (Hold_fdre_C_D)         0.072     1.194    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.231ns (24.270%)  route 0.721ns (75.730%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.582     0.918    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X71Y33         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=4, routed)           0.238     1.296    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[16]
    SLICE_X69Y33         LUT5 (Prop_lut5_I3_O)        0.045     1.341 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[16]_i_2/O
                         net (fo=1, routed)           0.198     1.539    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/data_sram_rdata[16]
    SLICE_X69Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.584 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[16]_i_1/O
                         net (fo=10, routed)          0.285     1.869    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[16]
    SLICE_X73Y35         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.850     0.850    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X73Y35         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[16]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.270     1.120    
    SLICE_X73Y35         FDRE (Hold_fdre_C_D)         0.070     1.190    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.231ns (24.326%)  route 0.719ns (75.674%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.584     0.920    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X69Y37         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y37         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=5, routed)           0.213     1.274    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[9]
    SLICE_X69Y37         LUT5 (Prop_lut5_I3_O)        0.045     1.319 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[9]_i_2/O
                         net (fo=1, routed)           0.267     1.585    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/data_sram_rdata[9]
    SLICE_X68Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.630 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[9]_i_1/O
                         net (fo=9, routed)           0.239     1.869    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[9]
    SLICE_X75Y34         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.849     0.849    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X75Y34         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[9]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.270     1.119    
    SLICE_X75Y34         FDRE (Hold_fdre_C_D)         0.070     1.189    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.276ns (28.594%)  route 0.689ns (71.406%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.586     0.922    design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/s_axi_aclk
    SLICE_X79Y39         FDRE                                         r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y39         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/cg_fpga_0/inst/cg_fpga_axi_gpio_o1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=5, routed)           0.223     1.286    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/sw_2[18]
    SLICE_X79Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.331 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[2]_i_9/O
                         net (fo=1, routed)           0.082     1.413    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[2]_i_9_n_0
    SLICE_X79Y40         LUT6 (Prop_lut6_I5_O)        0.045     1.458 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[2]_i_4/O
                         net (fo=1, routed)           0.050     1.508    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[2]_i_4_n_0
    SLICE_X79Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.553 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/exemem_reg0/wb_dreg[2]_i_1/O
                         net (fo=6, routed)           0.334     1.887    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/mem_dreg_o[2]
    SLICE_X80Y38         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.855     0.855    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/clk
    SLICE_X80Y38         FDRE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[2]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.270     1.125    
    SLICE_X80Y38         FDRE (Hold_fdre_C_D)         0.070     1.195    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/memwb_reg0/wb_dreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.691    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.644%)  route 2.373ns (80.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y47         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.635     4.142    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.737     6.004    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X3Y45          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X3Y45          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.644%)  route 2.373ns (80.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y47         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.635     4.142    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.737     6.004    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X3Y45          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X3Y45          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.644%)  route 2.373ns (80.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y47         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.635     4.142    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.737     6.004    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X3Y45          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X3Y45          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.644%)  route 2.373ns (80.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y47         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.635     4.142    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.737     6.004    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X3Y45          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X3Y45          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.644%)  route 2.373ns (80.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y47         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.635     4.142    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.737     6.004    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X3Y45          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X3Y45          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.505ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.580ns (19.644%)  route 2.373ns (80.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.757     3.051    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y47         FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.635     4.142    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.266 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.737     6.004    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]_0
    SLICE_X3Y45          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y45          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X3Y45          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.718ns (25.595%)  route 2.087ns (74.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.838     3.132    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y48          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.854     4.405    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.299     4.704 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.233     5.937    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X1Y45          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y45          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X1Y45          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.572ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.718ns (25.595%)  route 2.087ns (74.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.838     3.132    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y48          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.854     4.405    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.299     4.704 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.233     5.937    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X1Y45          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y45          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X1Y45          FDCE (Recov_fdce_C_CLR)     -0.405    12.509    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.509    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  6.572    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.718ns (25.595%)  route 2.087ns (74.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.838     3.132    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y48          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.854     4.405    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.299     4.704 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.233     5.937    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X1Y45          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y45          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X1Y45          FDPE (Recov_fdpe_C_PRE)     -0.359    12.555    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 0.718ns (25.595%)  route 2.087ns (74.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.839 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.838     3.132    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X5Y48          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDPE (Prop_fdpe_C_Q)         0.419     3.551 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.854     4.405    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.299     4.704 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.233     5.937    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X1Y45          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.659    12.839    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y45          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.230    13.068    
                         clock uncertainty           -0.154    12.914    
    SLICE_X1Y45          FDPE (Recov_fdpe_C_PRE)     -0.359    12.555    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  6.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.635%)  route 0.351ns (65.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.623     0.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.281    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.496    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X0Y10          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y10          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.635%)  route 0.351ns (65.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.623     0.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.281    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.496    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X0Y10          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y10          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X0Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.635%)  route 0.351ns (65.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.623     0.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.281    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.496    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y10          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y10          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X0Y10          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.635%)  route 0.351ns (65.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.623     0.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.281    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.496    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y10          FDPE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.893     1.259    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y10          FDPE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.975    
    SLICE_X0Y10          FDPE (Remov_fdpe_C_PRE)     -0.071     0.904    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.837%)  route 0.380ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.623     0.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.281    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.525    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y10          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.892     1.258    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.263     0.995    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.928    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.837%)  route 0.380ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.623     0.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.281    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.525    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y10          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.892     1.258    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.263     0.995    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.928    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.837%)  route 0.380ns (67.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.623     0.959    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y11          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.100 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.181     1.281    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.326 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.199     1.525    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y10          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.892     1.258    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X4Y10          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.263     0.995    
    SLICE_X4Y10          FDCE (Remov_fdce_C_CLR)     -0.067     0.928    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.688%)  route 0.383ns (67.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.626     0.962    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     1.345    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.390 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.141     1.531    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y49          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.896     1.262    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y49          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.688%)  route 0.383ns (67.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.626     0.962    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     1.345    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.390 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.141     1.531    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y49          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.896     1.262    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y49          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.688%)  route 0.383ns (67.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.626     0.962    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y49          FDRE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.103 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.242     1.345    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X3Y49          LUT3 (Prop_lut3_I1_O)        0.045     1.390 f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.141     1.531    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y49          FDCE                                         f  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/cg_fpga_0/inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.896     1.262    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y49          FDCE                                         r  design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.263     0.998    
    SLICE_X2Y49          FDCE (Remov_fdce_C_CLR)     -0.067     0.931    design_1_i/cg_fpga_0/inst/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.599    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.872ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 0.580ns (7.454%)  route 7.201ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 21.460 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.451     9.584    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X51Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.460    21.460    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[0]/C
                         clock pessimism             -0.010    21.450    
                         clock uncertainty           -0.084    21.366    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    20.961    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[0]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 0.580ns (7.454%)  route 7.201ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 21.460 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.451     9.584    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X51Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.460    21.460    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[1]/C
                         clock pessimism             -0.010    21.450    
                         clock uncertainty           -0.084    21.366    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    20.961    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[1]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 0.580ns (7.454%)  route 7.201ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 21.460 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.451     9.584    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X51Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.460    21.460    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[4]/C
                         clock pessimism             -0.010    21.450    
                         clock uncertainty           -0.084    21.366    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    20.961    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[4]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 0.580ns (7.454%)  route 7.201ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 21.460 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.451     9.584    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X51Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.460    21.460    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[5]/C
                         clock pessimism             -0.010    21.450    
                         clock uncertainty           -0.084    21.366    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    20.961    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[5]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 0.580ns (7.454%)  route 7.201ns (92.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 21.460 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.451     9.584    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X51Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.460    21.460    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X51Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[7]/C
                         clock pessimism             -0.010    21.450    
                         clock uncertainty           -0.084    21.366    
    SLICE_X51Y84         FDCE (Recov_fdce_C_CLR)     -0.405    20.961    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[7]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.505ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 0.580ns (7.578%)  route 7.073ns (92.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 21.460 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.324     9.456    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X52Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.460    21.460    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[2]/C
                         clock pessimism             -0.010    21.450    
                         clock uncertainty           -0.084    21.366    
    SLICE_X52Y84         FDCE (Recov_fdce_C_CLR)     -0.405    20.961    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[2]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 11.505    

Slack (MET) :             11.505ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 0.580ns (7.578%)  route 7.073ns (92.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 21.460 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.324     9.456    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X52Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.460    21.460    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[3]/C
                         clock pessimism             -0.010    21.450    
                         clock uncertainty           -0.084    21.366    
    SLICE_X52Y84         FDCE (Recov_fdce_C_CLR)     -0.405    20.961    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[3]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 11.505    

Slack (MET) :             11.505ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 0.580ns (7.578%)  route 7.073ns (92.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 21.460 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.324     9.456    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X52Y84         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.460    21.460    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X52Y84         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[6]/C
                         clock pessimism             -0.010    21.450    
                         clock uncertainty           -0.084    21.366    
    SLICE_X52Y84         FDCE (Recov_fdce_C_CLR)     -0.405    20.961    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/seg_data_reg[6]
  -------------------------------------------------------------------
                         required time                         20.961    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                 11.505    

Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_tx_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 0.580ns (7.876%)  route 6.784ns (92.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 21.458 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.035     9.167    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X52Y82         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_tx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.458    21.458    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X52Y82         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_tx_data_reg[0]/C
                         clock pessimism             -0.010    21.448    
                         clock uncertainty           -0.084    21.364    
    SLICE_X52Y82         FDCE (Recov_fdce_C_CLR)     -0.405    20.959    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         20.959    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 11.792    

Slack (MET) :             11.792ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_tx_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@20.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 0.580ns (7.876%)  route 6.784ns (92.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 21.458 - 20.000 ) 
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.980     1.980    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.803     1.803    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.456     2.259 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          2.750     5.009    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.124     5.133 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        4.035     9.167    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X52Y82         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        1.770    21.770    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    17.897 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    19.909    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    20.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        1.458    21.458    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X52Y82         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_tx_data_reg[1]/C
                         clock pessimism             -0.010    21.448    
                         clock uncertainty           -0.084    21.364    
    SLICE_X52Y82         FDCE (Recov_fdce_C_CLR)     -0.405    20.959    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/uart_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         20.959    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                 11.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.872ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.186ns (10.411%)  route 1.601ns (89.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.489     2.400    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X69Y43         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.854     0.854    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X69Y43         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[9]/C
                         clock pessimism             -0.233     0.621    
    SLICE_X69Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.529    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             2.005ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.186ns (9.693%)  route 1.733ns (90.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.621     2.533    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X69Y42         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.853     0.853    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X69Y42         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[26]/C
                         clock pessimism             -0.233     0.620    
    SLICE_X69Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.528    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.186ns (9.011%)  route 1.878ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.766     2.678    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X64Y35         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.848     0.848    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X64Y35         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[11]/C
                         clock pessimism             -0.233     0.615    
    SLICE_X64Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.186ns (9.011%)  route 1.878ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.766     2.678    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X64Y35         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.848     0.848    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X64Y35         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[12]/C
                         clock pessimism             -0.233     0.615    
    SLICE_X64Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.186ns (9.011%)  route 1.878ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.766     2.678    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X64Y35         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.848     0.848    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X64Y35         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[3]/C
                         clock pessimism             -0.233     0.615    
    SLICE_X64Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.186ns (9.011%)  route 1.878ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.766     2.678    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X64Y35         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.848     0.848    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X64Y35         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[4]/C
                         clock pessimism             -0.233     0.615    
    SLICE_X64Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.155ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.186ns (9.011%)  route 1.878ns (90.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.766     2.678    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X64Y35         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.848     0.848    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X64Y35         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[8]/C
                         clock pessimism             -0.233     0.615    
    SLICE_X64Y35         FDCE (Remov_fdce_C_CLR)     -0.092     0.523    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.158ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.186ns (8.982%)  route 1.885ns (91.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.773     2.684    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X67Y42         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.852     0.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X67Y42         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[5]/C
                         clock pessimism             -0.233     0.619    
    SLICE_X67Y42         FDCE (Remov_fdce_C_CLR)     -0.092     0.527    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.186ns (8.877%)  route 1.909ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.798     2.709    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X69Y38         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.852     0.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X69Y38         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[14]/C
                         clock pessimism             -0.233     0.619    
    SLICE_X69Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.527    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  2.182    

Slack (MET) :             2.182ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.186ns (8.877%)  route 1.909ns (91.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.672     0.672    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.614     0.614    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X103Y46        FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y46        FDCE (Prop_fdce_C_Q)         0.141     0.755 r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/cpu_rst_n_reg/Q
                         net (fo=21, routed)          1.112     1.866    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/Q
    SLICE_X76Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.911 f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/Loongarch32_Lite0/regfile0/led[31]_i_3/O
                         net (fo=1217, routed)        0.798     2.709    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/regfile0/p_0_in
    SLICE_X69Y38         FDCE                                         f  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/cg_fpga_0/inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7384, routed)        0.945     0.945    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9617, routed)        0.852     0.852    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/clk
    SLICE_X69Y38         FDCE                                         r  design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[23]/C
                         clock pessimism             -0.233     0.619    
    SLICE_X69Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.527    design_1_i/top_0/inst/Loongarch32_Lite_FullSyS0/led_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  2.182    





