# priority-encoder-barrel-shifter-verilog
Verilog-based FPGA project implementing an 8-to-3 Dynamic Priority Encoder and an 8-bit Barrel Shifter, designed for Prism Studioâ€™s FPGA Prototyping Internship. The project focuses on clean RTL modeling, waveform simulation, and combinational logic design using Vivado 2023.2.
