#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 14 16:15:22 2019
# Process ID: 3100
# Current directory: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1308 C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 5\Assignment_5.xpr
# Log file: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/vivado.log
# Journal file: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 630.801 ; gain = 84.098
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-2L
Top: mips_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 748.273 ; gain = 84.359
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips_top' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/mips/mips_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/dreg.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dreg' (1#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/dreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (2#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (3#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/mux2.v:1]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (3#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'signext' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/signext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'signext' (5#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/signext.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/alu.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/alu.v:12]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (7#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'controlunit' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/controlunit.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (8#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/maindec.v:1]
INFO: [Synth 8-6157] synthesizing module 'auxdec' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'auxdec' (9#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/auxdec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controlunit' (10#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/controlunit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (11#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/mips/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'memfile.dat'; please make sure the file is added to project and has read permission, ignoring [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:9]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
WARNING: [Synth 8-3848] Net rom in module/entity imem does not have driver. [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imem' (12#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (13#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/dmem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mips_top' (14#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/mips/mips_top.v:1]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 802.207 ; gain = 138.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 802.207 ; gain = 138.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 802.207 ; gain = 138.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1132.688 ; gain = 468.773
35 Infos, 70 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1132.688 ; gain = 468.773
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mips_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.sim/sim_1/behav/xsim/memfile.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mips_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/auxdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module auxdec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/controlunit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/dreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/memory/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/control_unit/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/mips/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/mips/mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sources_1/imports/datapath/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sim_1/imports/testbench/tb_mips_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mips_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6e68be9fb6ff42ef948408929e15a97e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_top_behav xil_defaultlib.tb_mips_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dreg
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.auxdec
Compiling module xil_defaultlib.controlunit
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.mips_top
Compiling module xil_defaultlib.tb_mips_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sidarth -notrace
couldn't read file "C:/Users/Sidarth": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Oct 14 16:25:45 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1132.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_mips_top_behav -key {Behavioral:sim_1:Functional:tb_mips_top} -tclbatch {tb_mips_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_mips_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 170 ns : File "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 5/Assignment_5.srcs/sim_1/imports/testbench/tb_mips_top.v" Line 44
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1146.594 ; gain = 13.754
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_mips_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1146.594 ; gain = 13.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1146.656 ; gain = 0.063
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 16:34:29 2019...
