<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — parasit stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="extract.html">extract</a></span> (11)
<br/><span class="tag"><a href="circuit.html">circuit</a></span> (11)
<br/><span class="tag"><a href="fast.html">fast</a></span> (9)
<br/><span class="tag"><a href="layout.html">layout</a></span> (6)
<br/><span class="tag"><a href="use.html">use</a></span> (6)
</div>
<h2><span class="ttl">Stem</span> parasit$ (<a href="../words.html">all stems</a>)</h2>
<h3>38 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-LourencoMH.html">DATE-2015-LourencoMH</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Layout-aware sizing of analog ICs using floorplan &amp; routing estimates for parasitic extraction (<abbr title="Nuno C. Lourenço">NCL</abbr>, <abbr title="Ricardo Martins">RM</abbr>, <abbr title="Nuno Horta">NH</abbr>), pp. 1156–1161.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-MinV.html">SAC-2015-MinV</a> <span class="tag"><a href="../tag/anti.html" title="anti">#anti</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/novel.html" title="novel">#novel</a></span></dt><dd>Design, implementation and evaluation of a novel anti-virus parasitic malware (<abbr title="Byungho Min">BM</abbr>, <abbr title="Vijay Varadharajan">VV</abbr>), pp. 2127–2133.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2014-LinHL.html">DAC-2014-LinHL</a></dt><dd>Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC (<abbr title="Mark Po-Hung Lin">MPHL</abbr>, <abbr title="Vincent Wei-Hao Hsiao">VWHH</abbr>, <abbr title="Chun-Yu Lin">CYL</abbr>), p. 6.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-WangXZWYWNW.html">DATE-2013-WangXZWYWNW</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Active power-gating-induced power/ground noise alleviation using parasitic capacitance of on-chip memories (<abbr title="Xuan Wang">XW</abbr>, <abbr title="Jiang Xu">JX</abbr>, <abbr title="Wei Zhang">WZ</abbr>, <abbr title="Xiaowen Wu">XW</abbr>, <abbr title="Yaoyao Ye">YY</abbr>, <abbr title="Zhehui Wang">ZW</abbr>, <abbr title="Mahdi Nikdast">MN</abbr>, <abbr title="Zhe Wang">ZW</abbr>), pp. 1221–1224.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-PasettiCTSDSF.html">DATE-2011-PasettiCTSDSF</a></dt><dd>Characterization of an Intelligent Power Switch for LED driving with control of wiring parasitics effects (<abbr title="Giuseppe Pasetti">GP</abbr>, <abbr title="Nico Costantino">NC</abbr>, <abbr title="Francesco Tinfena">FT</abbr>, <abbr title="Riccardo Serventi">RS</abbr>, <abbr title="Paolo D'Abramo">PD</abbr>, <abbr title="Sergio Saponara">SS</abbr>, <abbr title="Luca Fanucci">LF</abbr>), pp. 1119–1120.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-AUII-2009-IizukaAM.html">HCI-AUII-2009-IizukaAM</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>The Anticipation of Human Behavior Using “Parasitic Humanoid” (<abbr title="Hiroyuki Iizuka">HI</abbr>, <abbr title="Hideyuki Ando">HA</abbr>, <abbr title="Taro Maeda">TM</abbr>), pp. 284–293.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-KshirsagarEB.html">DAC-2008-KshirsagarEB</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs (<abbr title="Chaitanya Kshirsagar">CK</abbr>, <abbr title="Mohamed N. El-Zeftawi">MNEZ</abbr>, <abbr title="Kaustav Banerjee">KB</abbr>), pp. 250–255.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-YangCGJ.html">DAC-2006-YangCGJ</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/rank.html" title="rank">#rank</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures (<abbr title="Chuanyi Yang">CY</abbr>, <abbr title="Swagato Chakraborty">SC</abbr>, <abbr title="Dipanjan Gope">DG</abbr>, <abbr title="Vikram Jandhyala">VJ</abbr>), pp. 1053–1056.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-BhattacharyaJS.html">DAC-2005-BhattacharyaJS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Template-driven parasitic-aware optimization of analog integrated circuit layouts (<abbr title="Sambuddha Bhattacharya">SB</abbr>, <abbr title="Nuttorn Jangkrajarng">NJ</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 644–647.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-GopeCJ.html">DAC-2005-GopeCJ</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures (<abbr title="Dipanjan Gope">DG</abbr>, <abbr title="Indranil Chowdhury">IC</abbr>, <abbr title="Vikram Jandhyala">VJ</abbr>), pp. 159–162.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-XuGFM.html">DAC-2005-XuGFM</a></dt><dd>A green function-based parasitic extraction method for inhomogeneous substrate layers (<abbr title="Chenggang Xu">CX</abbr>, <abbr title="Ranjit Gharpurey">RG</abbr>, <abbr title="Terri S. Fiez">TSF</abbr>, <abbr title="Kartikeya Mayaram">KM</abbr>), pp. 141–146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-LiS.html">DATE-2005-LiS</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation (<abbr title="Zhao Li">ZL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-AgarwalSYV.html">DAC-2004-AgarwalSYV</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast and accurate parasitic capacitance models for layout-aware (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 145–150.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-GopeCJ.html">DAC-2004-GopeCJ</a> <span class="tag"><a href="../tag/matrix.html" title="matrix">#matrix</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/rank.html" title="rank">#rank</a></span></dt><dd>A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS (<abbr title="Dipanjan Gope">DG</abbr>, <abbr title="Swagato Chakraborty">SC</abbr>, <abbr title="Vikram Jandhyala">VJ</abbr>), pp. 794–799.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-SilveiraP.html">DAC-2004-SilveiraP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Exploiting input information in a model reduction algorithm for massively coupled parasitic networks (<abbr title="Luis Miguel Silveira">LMS</abbr>, <abbr title="Joel R. Phillips">JRP</abbr>), pp. 385–388.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ZhangDRRC.html">DAC-2004-ZhangDRRC</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits (<abbr title="Gang Zhang">GZ</abbr>, <abbr title="E. Aykut Dengi">EAD</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>, <abbr title="Rob A. Rutenbar">RAR</abbr>, <abbr title="L. Richard Carley">LRC</abbr>), pp. 155–158.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-DaglioIRRS.html">DATE-DF-2004-DaglioIRRS</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Building the Hierarchy from a Flat Netlist for a Fast and Accurate Post-Layout Simulation with Parasitic Components (<abbr title="Pierluigi Daglio">PD</abbr>, <abbr title="David Iezzi">DI</abbr>, <abbr title="Danilo Rimondi">DR</abbr>, <abbr title="Carlo Roma">CR</abbr>, <abbr title="Salvatore Santapa">SS</abbr>), pp. 336–337.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-RanjanVASVG.html">DATE-v1-2004-RanjanVASVG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast, Layout-Inclusive Analog Circuit Synthesis using Pre-Compiled Parasitic-Aware Symbolic Performance Models (<abbr title="Mukesh Ranjan">MR</abbr>, <abbr title="Wim Verhaegen">WV</abbr>, <abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Ranga Vemuri">RV</abbr>, <abbr title="Georges G. E. Gielen">GGEG</abbr>), pp. 604–609.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-AgarwalSYV.html">DATE-v2-2004-AgarwalSYV</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>Accurate Estimation of Parasitic Capacitances in Analog Circuits (<abbr title="Anuradha Agarwal">AA</abbr>, <abbr title="Hemanth Sampath">HS</abbr>, <abbr title="Veena Yelamanchili">VY</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 1364–1365.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-QinC.html">DAC-2003-QinC</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Realizable parasitic reduction using generalized Y-Delta transformation (<abbr title="Zhanhai Qin">ZQ</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 220–225.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-CathelinSBLC.html">DATE-2002-CathelinSBLC</a></dt><dd>Substrate Parasitic Extraction for RF Integrated Circuits (<abbr title="Andreia Cathelin">AC</abbr>, <abbr title="D. Saias">DS</abbr>, <abbr title="Didier Belot">DB</abbr>, <abbr title="Y. Leclercq">YL</abbr>, <abbr title="F. Clément">FC</abbr>), p. 1107.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-ThielenV.html">DATE-2002-ThielenV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Fast Method to Include Parasitic Coupling in Circuit Simulations (<abbr title="B. L. A. Van Thielen">BLAVT</abbr>, <abbr title="G. A. E. Vandenbosch">GAEV</abbr>), pp. 1033–1037.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-KarandikarS.html">DAC-2001-KarandikarS</a> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span></dt><dd>Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect (<abbr title="Shrirang K. Karandikar">SKK</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 377–382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-LevySMW.html">DAC-2000-LevySMW</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A rank-one update method for efficient processing of interconnect parasitics in timing analysis (<abbr title="H. Levy">HL</abbr>, <abbr title="W. Scott">WS</abbr>, <abbr title="Don MacMillen">DM</abbr>, <abbr title="Jacob White">JW</abbr>), pp. 75–78.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-YouVMX.html">DAC-2000-YouVMX</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits (<abbr title="Eileen You">EY</abbr>, <abbr title="Lakshminarasimh Varadadesikan">LV</abbr>, <abbr title="John MacDonald">JM</abbr>, <abbr title="Wieze Xie">WX</abbr>), pp. 69–74.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-FranzonBFMPSW.html">DAC-1999-FranzonBFMPSW</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Parasitic Extraction Accuracy — How Much is Enough? (<abbr title="Paul D. Franzon">PDF</abbr>, <abbr title="Mark Basel">MB</abbr>, <abbr title="Aki Fujimara">AF</abbr>, <abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Ron Preston">RP</abbr>, <abbr title="Robin C. Sarma">RCS</abbr>, <abbr title="Marty Walker">MW</abbr>), p. 429.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FeldmanKL.html">DATE-1999-FeldmanKL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Techniques for Modeling Chip-Level Interconnect, Substrate and Package Parasitics (<abbr title="Peter Feldmann">PF</abbr>, <abbr title="Sharad Kapur">SK</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 418–417.</dd> <div class="pagevis" style="width:-1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-YeCFCNC.html">DATE-1999-YeCFCNC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Chip-Level Verification for Parasitic Coupling Effects in Deep-Submicron Digital Designs (<abbr title="Lun Ye">LY</abbr>, <abbr title="Foong-Charn Chang">FCC</abbr>, <abbr title="Peter Feldmann">PF</abbr>, <abbr title="Rakesh Chadha">RC</abbr>, <abbr title="Nagaraj Ns">NN</abbr>, <abbr title="Frank Cano">FC</abbr>), pp. 658–663.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MarquesKWS.html">DATE-1998-MarquesKWS</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>An Efficient Algorithm for Fast Parasitic Extraction and Passive Order Reduction of 3D Interconnect Models (<abbr title="Nuno Alexandre Marques">NAM</abbr>, <abbr title="Mattan Kamon">MK</abbr>, <abbr title="Jacob White">JW</abbr>, <abbr title="Luis Miguel Silveira">LMS</abbr>), pp. 538–543.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-Dai.html">DAC-1997-Dai</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Chip Parasitic Extraction and Signal Integrity Verification (Extended Abstract) (<abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 717–719.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-1997-BoylandC.html">OOPSLA-1997-BoylandC</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Parasitic Methods: An Implementation of Multi-Methods for Java (<abbr title="John Boyland">JB</abbr>, <abbr title="Giuseppe Castagna">GC</abbr>), pp. 66–76.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/re.png" alt="RE"/><a href="../ICRE-1996-Hill.html">ICRE-1996-Hill</a> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span></dt><dd>Parasitic Languages for Requirements (<abbr title="Mike Hill">MH</abbr>), pp. 69–75.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-LiuCS.html">DAC-1993-LiuCS</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Analog System Verification in the Presence of Parasitics Using Behavioral Simulation (<abbr title="Edward W. Y. Liu">EWYL</abbr>, <abbr title="Henry C. Chang">HCC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 159–163.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-Hwang.html">DAC-1991-Hwang</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>REX — A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis (<abbr title="Jerry P. Hwang">JPH</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-WeninVCLG.html">DAC-1989-WeninVCLG</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/rule-based.html" title="rule-based">#rule-based</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Rule-based VLSI Verification System Constrained by Layout Parasitics (<abbr title="Jacques Wenin">JW</abbr>, <abbr title="Johan Verhasselt">JV</abbr>, <abbr title="Marc Van Camp">MVC</abbr>, <abbr title="Jean Leonard">JL</abbr>, <abbr title="Pierre Guebels">PG</abbr>), pp. 662–667.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-SuRT.html">DAC-1987-SuRT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HPEX: A Hierarchical Parasitic Circuit Extractor (<abbr title="Shun-Lin Su">SLS</abbr>, <abbr title="Vasant B. Rao">VBR</abbr>, <abbr title="Timothy N. Trick">TNT</abbr>), pp. 566–569.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-BastianEFHM.html">DAC-1983-BastianEFHM</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Symbolic Parasitic Extractor for Circuit Simulation (SPECS) (<abbr title="J. D. Bastian">JDB</abbr>, <abbr title="M. Ellement">ME</abbr>, <abbr title="Priscilla J. Fowler">PJF</abbr>, <abbr title="C. E. Huang">CEH</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 346–352.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-TarolliH.html">DAC-1983-TarolliH</a></dt><dd>Hierarchical circuit extraction with detailed parasitic capacitance (<abbr title="Gary M. Tarolli">GMT</abbr>, <abbr title="William J. Herman">WJH</abbr>), pp. 337–345.</dd> <div class="pagevis" style="width:8px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>