#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Feb 11 17:07:34 2021
# Process ID: 3720
# Current directory: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18136 C:\Users\dimit\Documents\Cours ENSEIRB\Verification_tests_materiels\EN224-Test-et-verification\2_Hardware\Etape_7\etape_5\etape_1.xpr
# Log file: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/vivado.log
# Journal file: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5'
INFO: [Project 1-313] Project file moved from 'C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_5/etape_5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[Thu Feb 11 17:10:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.runs/synth_1/runme.log
[Thu Feb 11 17:10:13 2021] Launched impl_1...
Run output will be captured here: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [filemgmt 20-730] Could not find a top module in the fileset sources_1.
Resolution: With the gui up, review the source files in the Sources window. Use Add Sources to add any needed sources. If the files are disabled, enable them. You can also select the file and choose Set Used In from the pop-up menu. Review if they are being used at the proper points of the flow.
[Thu Feb 11 17:14:48 2021] Launched synth_1...
Run output will be captured here: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.runs/synth_1/runme.log
[Thu Feb 11 17:14:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse {{C:/Users/dimit/Documents/Cours ENSEIRB/Vérification tests matériels/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 11 17:19:08 2021] Launched synth_1...
Run output will be captured here: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.runs/synth_1/runme.log
[Thu Feb 11 17:19:08 2021] Launched impl_1...
Run output will be captured here: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{C:/Users/dimit/Documents/Cours ENSEIRB/Vérification tests matériels/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc}}] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {{C:/Users/dimit/Documents/Cours ENSEIRB/Vérification tests matériels/EN224-Test-et-verification/2_Hardware/Etape_7/xdc/Nexys-A7-100T-Master.xdc}}
file mkdir C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1
file mkdir C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1
file mkdir C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1/new
file mkdir C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1/new
file mkdir C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1/new
file mkdir C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1/new
file mkdir C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1
file mkdir {C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1/new}
close [ open {C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1/new/contraintes.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.srcs/constrs_1/new/contraintes.xdc}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb 11 17:33:46 2021] Launched synth_1...
Run output will be captured here: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.runs/synth_1/runme.log
[Thu Feb 11 17:33:46 2021] Launched impl_1...
Run output will be captured here: C:/Users/dimit/Documents/Cours ENSEIRB/Verification_tests_materiels/EN224-Test-et-verification/2_Hardware/Etape_7/etape_5/etape_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 11 17:35:24 2021...
