{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573081931015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 17:12:10 2019 " "Processing started: Wed Nov 06 17:12:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573081931021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081931021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow " "Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081931024 ""}
{ "Info" "IACF_REVISION_DEFAULT_FILE_CREATED" "toolflow 18.0.0 Standard Edition U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf II " "Revision \"toolflow\" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition." {  } {  } 0 125068 "Revision \"%1!s!\" was previously opened in Quartus %4!s! software version %2!s!. Created Quartus Prime Default Settings File %3!s!, which contains the default assignment setting information from Quartus %4!s! software version %2!s!." 0 0 "Analysis & Synthesis" 0 -1 1573081931718 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081931765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573081932191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573081932191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1_bit-arch " "Found design unit 1: ALU_1_bit-arch" {  } { { "../ModelSimWork/src/ALU_1_bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081944892 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1_bit " "Found entity 1: ALU_1_bit" {  } { { "../ModelSimWork/src/ALU_1_bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081944892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081944892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_1_bit_mostsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_1_bit_mostsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1_bit_MostSig-arch " "Found design unit 1: ALU_1_bit_MostSig-arch" {  } { { "../ModelSimWork/src/ALU_1_bit_MostSig.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit_MostSig.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081944954 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1_bit_MostSig " "Found entity 1: ALU_1_bit_MostSig" {  } { { "../ModelSimWork/src/ALU_1_bit_MostSig.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit_MostSig.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081944954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081944954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32_bit-arch " "Found design unit 1: ALU_32_bit-arch" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945017 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32_bit " "Found entity 1: ALU_32_bit" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-arch " "Found design unit 1: ALU_control-arch" {  } { { "../ModelSimWork/src/ALU_Control.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_Control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945079 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../ModelSimWork/src/ALU_Control.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_Control.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_and_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/alu_and_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_and_Shifter-arch " "Found design unit 1: ALU_and_Shifter-arch" {  } { { "../ModelSimWork/src/ALU_and_Shifter.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_and_Shifter.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945145 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_and_Shifter " "Found entity 1: ALU_and_Shifter" {  } { { "../ModelSimWork/src/ALU_and_Shifter.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_and_Shifter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add_Sub-structure " "Found design unit 1: Add_Sub-structure" {  } { { "../ModelSimWork/src/Add_Sub.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Add_Sub.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945208 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub " "Found entity 1: Add_Sub" {  } { { "../ModelSimWork/src/Add_Sub.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Add_Sub.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-my_ctl " "Found design unit 1: Control-my_ctl" {  } { { "../ModelSimWork/src/Control.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Control.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945270 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../ModelSimWork/src/Control.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Control.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/control_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/control_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_ALU-my_ALUctl " "Found design unit 1: Control_ALU-my_ALUctl" {  } { { "../ModelSimWork/src/Control_ALU.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Control_ALU.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945333 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_ALU " "Found entity 1: Control_ALU" {  } { { "../ModelSimWork/src/Control_ALU.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Control_ALU.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/decoder5_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/decoder5_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder5_32-mixed " "Found design unit 1: Decoder5_32-mixed" {  } { { "../ModelSimWork/src/Decoder5_32.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Decoder5_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder5_32 " "Found entity 1: Decoder5_32" {  } { { "../ModelSimWork/src/Decoder5_32.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Decoder5_32.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/full_adder_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/full_adder_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder_D-structure " "Found design unit 1: Full_Adder_D-structure" {  } { { "../ModelSimWork/src/Full_Adder_D.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_D.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_D " "Found entity 1: Full_Adder_D" {  } { { "../ModelSimWork/src/Full_Adder_D.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Full_Adder_D.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Processor-structure " "Found design unit 1: MIPS_Processor-structure" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945582 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mips_processor_v3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mips_processor_v3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_processor_V3-arch " "Found design unit 1: MIPS_processor_V3-arch" {  } { { "../ModelSimWork/src/MIPS_processor_V3.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_processor_V3.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945655 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_processor_V3 " "Found entity 1: MIPS_processor_V3" {  } { { "../ModelSimWork/src/MIPS_processor_V3.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_processor_V3.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux31_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux31_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux31_1-Behavioral " "Found design unit 1: Mux31_1-Behavioral" {  } { { "../ModelSimWork/src/Mux31_1.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Mux31_1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945717 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux31_1 " "Found entity 1: Mux31_1" {  } { { "../ModelSimWork/src/Mux31_1.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Mux31_1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/n_bit_ones_complimenter_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/n_bit_ones_complimenter_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_bit_ones_complimenter_D-dataflow " "Found design unit 1: N_bit_ones_complimenter_D-dataflow" {  } { { "../ModelSimWork/src/N_bit_ones_complimenter_D.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/N_bit_ones_complimenter_D.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945780 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_bit_ones_complimenter_D " "Found entity 1: N_bit_ones_complimenter_D" {  } { { "../ModelSimWork/src/N_bit_ones_complimenter_D.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/N_bit_ones_complimenter_D.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/n_bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/n_bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_bit_reg-arch " "Found design unit 1: N_bit_reg-arch" {  } { { "../ModelSimWork/src/N_bit_reg.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/N_bit_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945843 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_bit_reg " "Found entity 1: N_bit_reg" {  } { { "../ModelSimWork/src/N_bit_reg.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/N_bit_reg.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile-arch " "Found design unit 1: RegFile-arch" {  } { { "../ModelSimWork/src/RegFile.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/RegFile.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945938 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "../ModelSimWork/src/RegFile.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/RegFile.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/andg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/andg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andg2-dataflow " "Found design unit 1: andg2-dataflow" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945999 ""} { "Info" "ISGN_ENTITY_NAME" "1 andg2 " "Found entity 1: andg2" {  } { { "../ModelSimWork/src/andg2.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081945999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081945999 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "dff " "Entity \"dff\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 21 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1573081946061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/dff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff-mixed " "Found design unit 1: dff-mixed" {  } { { "../ModelSimWork/src/dff.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/dff.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structure " "Found design unit 1: fulladder-structure" {  } { { "../ModelSimWork/src/fulladder.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946120 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../ModelSimWork/src/fulladder.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-rtl " "Found design unit 1: mem-rtl" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../ModelSimWork/src/mem.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux2_1_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux2_1_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1_D-structure " "Found design unit 1: mux2_1_D-structure" {  } { { "../ModelSimWork/src/mux2_1_D.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux2_1_D.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946249 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_D " "Found entity 1: mux2_1_D" {  } { { "../ModelSimWork/src/mux2_1_D.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux2_1_D.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux_2to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux_2to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_1bit-dataflow " "Found design unit 1: mux_2to1_1bit-dataflow" {  } { { "../ModelSimWork/src/mux_2to1_1bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_1bit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946326 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1bit " "Found entity 1: mux_2to1_1bit" {  } { { "../ModelSimWork/src/mux_2to1_1bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_1bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux_2to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux_2to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_32bit-my_mux " "Found design unit 1: mux_2to1_32bit-my_mux" {  } { { "../ModelSimWork/src/mux_2to1_32bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_32bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946390 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_32bit " "Found entity 1: mux_2to1_32bit" {  } { { "../ModelSimWork/src/mux_2to1_32bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_32bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux_2to1_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux_2to1_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_5bit-my_mux " "Found design unit 1: mux_2to1_5bit-my_mux" {  } { { "../ModelSimWork/src/mux_2to1_5bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_5bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946450 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bit " "Found entity 1: mux_2to1_5bit" {  } { { "../ModelSimWork/src/mux_2to1_5bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_2to1_5bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux_5to1_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/mux_5to1_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_5to1_1bit-dataflow " "Found design unit 1: mux_5to1_1bit-dataflow" {  } { { "../ModelSimWork/src/mux_5to1_1bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_5to1_1bit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946512 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_5to1_1bit " "Found entity 1: mux_5to1_1bit" {  } { { "../ModelSimWork/src/mux_5to1_1bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mux_5to1_1bit.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/notg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/notg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notg2-dataflow " "Found design unit 1: notg2-dataflow" {  } { { "../ModelSimWork/src/notg2.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/notg2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946571 ""} { "Info" "ISGN_ENTITY_NAME" "1 notg2 " "Found entity 1: notg2" {  } { { "../ModelSimWork/src/notg2.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/notg2.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/org2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/org2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 org2-dataflow " "Found design unit 1: org2-dataflow" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946633 ""} { "Info" "ISGN_ENTITY_NAME" "1 org2 " "Found entity 1: org2" {  } { { "../ModelSimWork/src/org2.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/org2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/right_left_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/right_left_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 right_left_shifter-structure " "Found design unit 1: right_left_shifter-structure" {  } { { "../ModelSimWork/src/right_left_shifter.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/right_left_shifter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946693 ""} { "Info" "ISGN_ENTITY_NAME" "1 right_left_shifter " "Found entity 1: right_left_shifter" {  } { { "../ModelSimWork/src/right_left_shifter.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/right_left_shifter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/right_shifter_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/right_shifter_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 right_shifter-behavioral " "Found design unit 1: right_shifter-behavioral" {  } { { "../ModelSimWork/src/right_shifter_32bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/right_shifter_32bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946743 ""} { "Info" "ISGN_ENTITY_NAME" "1 right_shifter " "Found entity 1: right_shifter" {  } { { "../ModelSimWork/src/right_shifter_32bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/right_shifter_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorg2-dataflow " "Found design unit 1: xorg2-dataflow" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946806 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorg2 " "Found entity 1: xorg2" {  } { { "../ModelSimWork/src/xorg2.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/zero_sign_ext_16_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cpre381/cpre-381-projects/project_b/cpre381-toolflow-release/modelsimwork/src/zero_sign_ext_16_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_sign_ext_16_32bit-structure " "Found design unit 1: zero_sign_ext_16_32bit-structure" {  } { { "../ModelSimWork/src/zero_sign_ext_16_32bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/zero_sign_ext_16_32bit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946868 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_sign_ext_16_32bit " "Found entity 1: zero_sign_ext_16_32bit" {  } { { "../ModelSimWork/src/zero_sign_ext_16_32bit.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/zero_sign_ext_16_32bit.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573081946868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573081946868 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573081946931 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_NextInstAddr MIPS_Processor.vhd(47) " "VHDL Signal Declaration warning at MIPS_Processor.vhd(47): used implicit default value for signal \"s_NextInstAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573081946931 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Halt MIPS_Processor.vhd(52) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object \"s_Halt\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573081946931 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Cout MIPS_Processor.vhd(154) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(154): object \"s_Cout\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573081946931 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Overflow MIPS_Processor.vhd(155) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(155): object \"s_Overflow\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573081946946 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Zero MIPS_Processor.vhd(156) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(156): object \"s_Zero\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573081946946 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Jump MIPS_Processor.vhd(162) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(162): object \"s_Jump\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573081946946 "|MIPS_Processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_Branch MIPS_Processor.vhd(163) " "Verilog HDL or VHDL warning at MIPS_Processor.vhd(163): object \"s_Branch\" assigned a value but never read" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573081946946 "|MIPS_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:IMem " "Elaborating entity \"mem\" for hierarchy \"mem:IMem\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "IMem" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:Control1 " "Elaborating entity \"Control\" for hierarchy \"Control:Control1\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "Control1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947134 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_ALUSrc Control.vhd(27) " "VHDL Signal Declaration warning at Control.vhd(27): used implicit default value for signal \"o_ALUSrc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ModelSimWork/src/Control.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/Control.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573081947134 "|MIPS_Processor|Control:Control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_5bit mux_2to1_5bit:RegDst " "Elaborating entity \"mux_2to1_5bit\" for hierarchy \"mux_2to1_5bit:RegDst\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "RegDst" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RegFile1 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RegFile1\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "RegFile1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder5_32 RegFile:RegFile1\|Decoder5_32:Dec " "Elaborating entity \"Decoder5_32\" for hierarchy \"RegFile:RegFile1\|Decoder5_32:Dec\"" {  } { { "../ModelSimWork/src/RegFile.vhd" "Dec" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/RegFile.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_reg RegFile:RegFile1\|N_bit_reg:Reg0 " "Elaborating entity \"N_bit_reg\" for hierarchy \"RegFile:RegFile1\|N_bit_reg:Reg0\"" {  } { { "../ModelSimWork/src/RegFile.vhd" "Reg0" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/RegFile.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux31_1 RegFile:RegFile1\|Mux31_1:mux1 " "Elaborating entity \"Mux31_1\" for hierarchy \"RegFile:RegFile1\|Mux31_1:mux1\"" {  } { { "../ModelSimWork/src/RegFile.vhd" "mux1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/RegFile.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1_D mux2_1_D:ALUSrc " "Elaborating entity \"mux2_1_D\" for hierarchy \"mux2_1_D:ALUSrc\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ALUSrc" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_sign_ext_16_32bit zero_sign_ext_16_32bit:Ext1 " "Elaborating entity \"zero_sign_ext_16_32bit\" for hierarchy \"zero_sign_ext_16_32bit:Ext1\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "Ext1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_ALU Control_ALU:Control_ALU1 " "Elaborating entity \"Control_ALU\" for hierarchy \"Control_ALU:Control_ALU1\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "Control_ALU1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_and_Shifter ALU_and_Shifter:ALU1 " "Elaborating entity \"ALU_and_Shifter\" for hierarchy \"ALU_and_Shifter:ALU1\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "ALU1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081947966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32_bit ALU_and_Shifter:ALU1\|ALU_32_bit:ALU " "Elaborating entity \"ALU_32_bit\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\"" {  } { { "../ModelSimWork/src/ALU_and_Shifter.vhd" "ALU" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_and_Shifter.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081948044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1_bit ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0 " "Elaborating entity \"ALU_1_bit\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\"" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "ALU_1_bit0" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081948107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_1bit ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|mux_2to1_1bit:Mux_ainvert " "Elaborating entity \"mux_2to1_1bit\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|mux_2to1_1bit:Mux_ainvert\"" {  } { { "../ModelSimWork/src/ALU_1_bit.vhd" "Mux_ainvert" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081948185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|fulladder:fulladder1 " "Elaborating entity \"fulladder\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|fulladder:fulladder1\"" {  } { { "../ModelSimWork/src/ALU_1_bit.vhd" "fulladder1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081948247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorg2 ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|fulladder:fulladder1\|xorg2:g_XOR " "Elaborating entity \"xorg2\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|fulladder:fulladder1\|xorg2:g_XOR\"" {  } { { "../ModelSimWork/src/fulladder.vhd" "g_XOR" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081948312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andg2 ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|fulladder:fulladder1\|andg2:g_And1 " "Elaborating entity \"andg2\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|fulladder:fulladder1\|andg2:g_And1\"" {  } { { "../ModelSimWork/src/fulladder.vhd" "g_And1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081948374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "org2 ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|fulladder:fulladder1\|org2:g_Or " "Elaborating entity \"org2\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|fulladder:fulladder1\|org2:g_Or\"" {  } { { "../ModelSimWork/src/fulladder.vhd" "g_Or" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/fulladder.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081948452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5to1_1bit ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|mux_5to1_1bit:resultMux " "Elaborating entity \"mux_5to1_1bit\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit:ALU_1_bit0\|mux_5to1_1bit:resultMux\"" {  } { { "../ModelSimWork/src/ALU_1_bit.vhd" "resultMux" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_1_bit.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081948530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1_bit_MostSig ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit_MostSig:My_ALU_1_bit_MostSig " "Elaborating entity \"ALU_1_bit_MostSig\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_32_bit:ALU\|ALU_1_bit_MostSig:My_ALU_1_bit_MostSig\"" {  } { { "../ModelSimWork/src/ALU_32_bit.vhd" "My_ALU_1_bit_MostSig" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_32_bit.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081949866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_left_shifter ALU_and_Shifter:ALU1\|right_left_shifter:Shifter " "Elaborating entity \"right_left_shifter\" for hierarchy \"ALU_and_Shifter:ALU1\|right_left_shifter:Shifter\"" {  } { { "../ModelSimWork/src/ALU_and_Shifter.vhd" "Shifter" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_and_Shifter.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081949974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_32bit ALU_and_Shifter:ALU1\|right_left_shifter:Shifter\|mux_2to1_32bit:task1 " "Elaborating entity \"mux_2to1_32bit\" for hierarchy \"ALU_and_Shifter:ALU1\|right_left_shifter:Shifter\|mux_2to1_32bit:task1\"" {  } { { "../ModelSimWork/src/right_left_shifter.vhd" "task1" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/right_left_shifter.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081950052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_and_Shifter:ALU1\|ALU_control:ALU_cont " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_and_Shifter:ALU1\|ALU_control:ALU_cont\"" {  } { { "../ModelSimWork/src/ALU_and_Shifter.vhd" "ALU_cont" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/ALU_and_Shifter.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573081950131 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:IMem\|ram " "RAM logic \"mem:IMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../ModelSimWork/src/mem.vhd" "ram" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573081951102 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem:DMem\|ram " "RAM logic \"mem:DMem\|ram\" is uninferred due to asynchronous read logic" {  } { { "../ModelSimWork/src/mem.vhd" "ram" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/mem.vhd" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1573081951102 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573081951102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573082088334 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573082151181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573082151181 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[0\] " "No output dependent on input pin \"iInstAddr\[0\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[1\] " "No output dependent on input pin \"iInstAddr\[1\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[12\] " "No output dependent on input pin \"iInstAddr\[12\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[13\] " "No output dependent on input pin \"iInstAddr\[13\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[14\] " "No output dependent on input pin \"iInstAddr\[14\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[15\] " "No output dependent on input pin \"iInstAddr\[15\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[16\] " "No output dependent on input pin \"iInstAddr\[16\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[17\] " "No output dependent on input pin \"iInstAddr\[17\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[18\] " "No output dependent on input pin \"iInstAddr\[18\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[19\] " "No output dependent on input pin \"iInstAddr\[19\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[20\] " "No output dependent on input pin \"iInstAddr\[20\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[21\] " "No output dependent on input pin \"iInstAddr\[21\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[22\] " "No output dependent on input pin \"iInstAddr\[22\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[23\] " "No output dependent on input pin \"iInstAddr\[23\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[24\] " "No output dependent on input pin \"iInstAddr\[24\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[25\] " "No output dependent on input pin \"iInstAddr\[25\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[26\] " "No output dependent on input pin \"iInstAddr\[26\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[27\] " "No output dependent on input pin \"iInstAddr\[27\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[28\] " "No output dependent on input pin \"iInstAddr\[28\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[29\] " "No output dependent on input pin \"iInstAddr\[29\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[30\] " "No output dependent on input pin \"iInstAddr\[30\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstAddr\[31\] " "No output dependent on input pin \"iInstAddr\[31\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstAddr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstExt\[6\] " "No output dependent on input pin \"iInstExt\[6\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstExt[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstExt\[7\] " "No output dependent on input pin \"iInstExt\[7\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstExt[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstExt\[8\] " "No output dependent on input pin \"iInstExt\[8\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstExt[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstExt\[9\] " "No output dependent on input pin \"iInstExt\[9\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstExt[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iInstExt\[10\] " "No output dependent on input pin \"iInstExt\[10\]\"" {  } { { "../ModelSimWork/src/MIPS_Processor.vhd" "" { Text "U:/cpre381/cpre-381-projects/Project_B/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573082156619 "|MIPS_Processor|iInstExt[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573082156619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105543 " "Implemented 105543 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573082156650 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573082156650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105444 " "Implemented 105444 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573082156650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573082156650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5270 " "Peak virtual memory: 5270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573082156822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 17:15:56 2019 " "Processing ended: Wed Nov 06 17:15:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573082156822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:46 " "Elapsed time: 00:03:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573082156822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:28 " "Total CPU time (on all processors): 00:03:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573082156822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573082156822 ""}
