#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Nov  5 01:40:28 2014
# Process ID: 15270
# Log file: /home/jared/Research/vivado_workspace/axi_bilinear_horz_doubler/vivado/vivado.log
# Journal file: /home/jared/Research/vivado_workspace/axi_bilinear_horz_doubler/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
open_bd_design {/home/jared/Research/vivado_workspace/axi_bilinear_horz_doubler/vivado/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_intf_nets jmb_axi_filter_9x9_0_M00_AXIS] [get_bd_intf_nets axis_dwidth_converter_0_M_AXIS] [get_bd_cells jmb_axi_filter_9x9_0]
startgroup
create_bd_cell -type ip -vlnv RIT:user:jmb_axi_horz_interpolator:1.0 jmb_axi_horz_interpolator_0
endgroup
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_horz_interpolator_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_horz_interpolator_1.0/jmb_axi_horz_interpolator_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_horz_interpolator_1.0/component.xml}
update_compile_order -fileset sim_1
close_project
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_horz_interpolator_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_horz_interpolator_1.0/jmb_axi_horz_interpolator_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_horz_interpolator_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_ip_instances -delete_project true
set_property location {2 620 228} [get_bd_cells jmb_axi_horz_interpolator_0]
connect_bd_intf_net [get_bd_intf_pins jmb_axi_horz_interpolator_0/S00_AXIS] [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins jmb_axi_horz_interpolator_0/M00_AXIS] [get_bd_intf_pins axis_dwidth_converter_1/S_AXIS]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins jmb_axi_horz_interpolator_0/s00_axis_tstrb]
validate_bd_design
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins jmb_axi_horz_interpolator_0/s00_axis_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins jmb_axi_horz_interpolator_0/m00_axis_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins jmb_axi_horz_interpolator_0/m00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins jmb_axi_horz_interpolator_0/s00_axis_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/jared/Research/vivado_workspace/axi_bilinear_horz_doubler/vivado/project_1.runs/impl_1/design_1_wrapper.bit /home/jared/Research/zynq_workspace/bilinear_double/data/bilinear.bit
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_horz_interpolator_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_horz_interpolator_1.0/jmb_axi_horz_interpolator_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_horz_interpolator_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_run impl_1
ipx::edit_ip_in_project -upgrade true -name {jmb_axi_horz_interpolator_v1_0_project} -directory {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_horz_interpolator_1.0/jmb_axi_horz_interpolator_v1_0_project} {/home/jared/Research/vivado_workspace/ip/ip_repo/jmb_axi_horz_interpolator_1.0/component.xml}
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
