
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b590  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008ad0  0800b718  0800b718  0001b718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080141e8  080141e8  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  080141e8  080141e8  000241e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080141f0  080141f0  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080141f0  080141f0  000241f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080141f4  080141f4  000241f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  080141f8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000036dc  200001fc  080143f4  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200038d8  080143f4  000338d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022d9f  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000418b  00000000  00000000  00052fcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001a30  00000000  00000000  00057158  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000018d0  00000000  00000000  00058b88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002ee31  00000000  00000000  0005a458  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000163cb  00000000  00000000  00089289  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00118ee6  00000000  00000000  0009f654  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001b853a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000760c  00000000  00000000  001b8628  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003401  00000000  00000000  001bfc34  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001fc 	.word	0x200001fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b700 	.word	0x0800b700

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000200 	.word	0x20000200
 80001c4:	0800b700 	.word	0x0800b700

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b972 	b.w	8000e9c <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9e08      	ldr	r6, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	4688      	mov	r8, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14b      	bne.n	8000c76 <__udivmoddi4+0xa6>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4615      	mov	r5, r2
 8000be2:	d967      	bls.n	8000cb4 <__udivmoddi4+0xe4>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b14a      	cbz	r2, 8000bfe <__udivmoddi4+0x2e>
 8000bea:	f1c2 0720 	rsb	r7, r2, #32
 8000bee:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf2:	fa20 f707 	lsr.w	r7, r0, r7
 8000bf6:	4095      	lsls	r5, r2
 8000bf8:	ea47 0803 	orr.w	r8, r7, r3
 8000bfc:	4094      	lsls	r4, r2
 8000bfe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c02:	0c23      	lsrs	r3, r4, #16
 8000c04:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c08:	fa1f fc85 	uxth.w	ip, r5
 8000c0c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c10:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c14:	fb07 f10c 	mul.w	r1, r7, ip
 8000c18:	4299      	cmp	r1, r3
 8000c1a:	d909      	bls.n	8000c30 <__udivmoddi4+0x60>
 8000c1c:	18eb      	adds	r3, r5, r3
 8000c1e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c22:	f080 811b 	bcs.w	8000e5c <__udivmoddi4+0x28c>
 8000c26:	4299      	cmp	r1, r3
 8000c28:	f240 8118 	bls.w	8000e5c <__udivmoddi4+0x28c>
 8000c2c:	3f02      	subs	r7, #2
 8000c2e:	442b      	add	r3, r5
 8000c30:	1a5b      	subs	r3, r3, r1
 8000c32:	b2a4      	uxth	r4, r4
 8000c34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c40:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d909      	bls.n	8000c5c <__udivmoddi4+0x8c>
 8000c48:	192c      	adds	r4, r5, r4
 8000c4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4e:	f080 8107 	bcs.w	8000e60 <__udivmoddi4+0x290>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	f240 8104 	bls.w	8000e60 <__udivmoddi4+0x290>
 8000c58:	3802      	subs	r0, #2
 8000c5a:	442c      	add	r4, r5
 8000c5c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c60:	eba4 040c 	sub.w	r4, r4, ip
 8000c64:	2700      	movs	r7, #0
 8000c66:	b11e      	cbz	r6, 8000c70 <__udivmoddi4+0xa0>
 8000c68:	40d4      	lsrs	r4, r2
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e9c6 4300 	strd	r4, r3, [r6]
 8000c70:	4639      	mov	r1, r7
 8000c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d909      	bls.n	8000c8e <__udivmoddi4+0xbe>
 8000c7a:	2e00      	cmp	r6, #0
 8000c7c:	f000 80eb 	beq.w	8000e56 <__udivmoddi4+0x286>
 8000c80:	2700      	movs	r7, #0
 8000c82:	e9c6 0100 	strd	r0, r1, [r6]
 8000c86:	4638      	mov	r0, r7
 8000c88:	4639      	mov	r1, r7
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	fab3 f783 	clz	r7, r3
 8000c92:	2f00      	cmp	r7, #0
 8000c94:	d147      	bne.n	8000d26 <__udivmoddi4+0x156>
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xd0>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 80fa 	bhi.w	8000e94 <__udivmoddi4+0x2c4>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4698      	mov	r8, r3
 8000caa:	2e00      	cmp	r6, #0
 8000cac:	d0e0      	beq.n	8000c70 <__udivmoddi4+0xa0>
 8000cae:	e9c6 4800 	strd	r4, r8, [r6]
 8000cb2:	e7dd      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000cb4:	b902      	cbnz	r2, 8000cb8 <__udivmoddi4+0xe8>
 8000cb6:	deff      	udf	#255	; 0xff
 8000cb8:	fab2 f282 	clz	r2, r2
 8000cbc:	2a00      	cmp	r2, #0
 8000cbe:	f040 808f 	bne.w	8000de0 <__udivmoddi4+0x210>
 8000cc2:	1b49      	subs	r1, r1, r5
 8000cc4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cc8:	fa1f f885 	uxth.w	r8, r5
 8000ccc:	2701      	movs	r7, #1
 8000cce:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cd2:	0c23      	lsrs	r3, r4, #16
 8000cd4:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cdc:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x124>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x122>
 8000cec:	4299      	cmp	r1, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2bc>
 8000cf2:	4684      	mov	ip, r0
 8000cf4:	1a59      	subs	r1, r3, r1
 8000cf6:	b2a3      	uxth	r3, r4
 8000cf8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cfc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d00:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d04:	fb08 f800 	mul.w	r8, r8, r0
 8000d08:	45a0      	cmp	r8, r4
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x14c>
 8000d0c:	192c      	adds	r4, r5, r4
 8000d0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x14a>
 8000d14:	45a0      	cmp	r8, r4
 8000d16:	f200 80b6 	bhi.w	8000e86 <__udivmoddi4+0x2b6>
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	eba4 0408 	sub.w	r4, r4, r8
 8000d20:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d24:	e79f      	b.n	8000c66 <__udivmoddi4+0x96>
 8000d26:	f1c7 0c20 	rsb	ip, r7, #32
 8000d2a:	40bb      	lsls	r3, r7
 8000d2c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d30:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d34:	fa01 f407 	lsl.w	r4, r1, r7
 8000d38:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d3c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d40:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d44:	4325      	orrs	r5, r4
 8000d46:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d4a:	0c2c      	lsrs	r4, r5, #16
 8000d4c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d50:	fa1f fa8e 	uxth.w	sl, lr
 8000d54:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d58:	fb09 f40a 	mul.w	r4, r9, sl
 8000d5c:	429c      	cmp	r4, r3
 8000d5e:	fa02 f207 	lsl.w	r2, r2, r7
 8000d62:	fa00 f107 	lsl.w	r1, r0, r7
 8000d66:	d90b      	bls.n	8000d80 <__udivmoddi4+0x1b0>
 8000d68:	eb1e 0303 	adds.w	r3, lr, r3
 8000d6c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d70:	f080 8087 	bcs.w	8000e82 <__udivmoddi4+0x2b2>
 8000d74:	429c      	cmp	r4, r3
 8000d76:	f240 8084 	bls.w	8000e82 <__udivmoddi4+0x2b2>
 8000d7a:	f1a9 0902 	sub.w	r9, r9, #2
 8000d7e:	4473      	add	r3, lr
 8000d80:	1b1b      	subs	r3, r3, r4
 8000d82:	b2ad      	uxth	r5, r5
 8000d84:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d88:	fb08 3310 	mls	r3, r8, r0, r3
 8000d8c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d90:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d94:	45a2      	cmp	sl, r4
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x1da>
 8000d98:	eb1e 0404 	adds.w	r4, lr, r4
 8000d9c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da0:	d26b      	bcs.n	8000e7a <__udivmoddi4+0x2aa>
 8000da2:	45a2      	cmp	sl, r4
 8000da4:	d969      	bls.n	8000e7a <__udivmoddi4+0x2aa>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4474      	add	r4, lr
 8000daa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dae:	fba0 8902 	umull	r8, r9, r0, r2
 8000db2:	eba4 040a 	sub.w	r4, r4, sl
 8000db6:	454c      	cmp	r4, r9
 8000db8:	46c2      	mov	sl, r8
 8000dba:	464b      	mov	r3, r9
 8000dbc:	d354      	bcc.n	8000e68 <__udivmoddi4+0x298>
 8000dbe:	d051      	beq.n	8000e64 <__udivmoddi4+0x294>
 8000dc0:	2e00      	cmp	r6, #0
 8000dc2:	d069      	beq.n	8000e98 <__udivmoddi4+0x2c8>
 8000dc4:	ebb1 050a 	subs.w	r5, r1, sl
 8000dc8:	eb64 0403 	sbc.w	r4, r4, r3
 8000dcc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd0:	40fd      	lsrs	r5, r7
 8000dd2:	40fc      	lsrs	r4, r7
 8000dd4:	ea4c 0505 	orr.w	r5, ip, r5
 8000dd8:	e9c6 5400 	strd	r5, r4, [r6]
 8000ddc:	2700      	movs	r7, #0
 8000dde:	e747      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f703 	lsr.w	r7, r0, r3
 8000de8:	4095      	lsls	r5, r2
 8000dea:	fa01 f002 	lsl.w	r0, r1, r2
 8000dee:	fa21 f303 	lsr.w	r3, r1, r3
 8000df2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df6:	4338      	orrs	r0, r7
 8000df8:	0c01      	lsrs	r1, r0, #16
 8000dfa:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dfe:	fa1f f885 	uxth.w	r8, r5
 8000e02:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0a:	fb07 f308 	mul.w	r3, r7, r8
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	fa04 f402 	lsl.w	r4, r4, r2
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x256>
 8000e16:	1869      	adds	r1, r5, r1
 8000e18:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e1c:	d22f      	bcs.n	8000e7e <__udivmoddi4+0x2ae>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d92d      	bls.n	8000e7e <__udivmoddi4+0x2ae>
 8000e22:	3f02      	subs	r7, #2
 8000e24:	4429      	add	r1, r5
 8000e26:	1acb      	subs	r3, r1, r3
 8000e28:	b281      	uxth	r1, r0
 8000e2a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e36:	fb00 f308 	mul.w	r3, r0, r8
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x27e>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e44:	d217      	bcs.n	8000e76 <__udivmoddi4+0x2a6>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d915      	bls.n	8000e76 <__udivmoddi4+0x2a6>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1ac9      	subs	r1, r1, r3
 8000e50:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e54:	e73b      	b.n	8000cce <__udivmoddi4+0xfe>
 8000e56:	4637      	mov	r7, r6
 8000e58:	4630      	mov	r0, r6
 8000e5a:	e709      	b.n	8000c70 <__udivmoddi4+0xa0>
 8000e5c:	4607      	mov	r7, r0
 8000e5e:	e6e7      	b.n	8000c30 <__udivmoddi4+0x60>
 8000e60:	4618      	mov	r0, r3
 8000e62:	e6fb      	b.n	8000c5c <__udivmoddi4+0x8c>
 8000e64:	4541      	cmp	r1, r8
 8000e66:	d2ab      	bcs.n	8000dc0 <__udivmoddi4+0x1f0>
 8000e68:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e6c:	eb69 020e 	sbc.w	r2, r9, lr
 8000e70:	3801      	subs	r0, #1
 8000e72:	4613      	mov	r3, r2
 8000e74:	e7a4      	b.n	8000dc0 <__udivmoddi4+0x1f0>
 8000e76:	4660      	mov	r0, ip
 8000e78:	e7e9      	b.n	8000e4e <__udivmoddi4+0x27e>
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	e795      	b.n	8000daa <__udivmoddi4+0x1da>
 8000e7e:	4667      	mov	r7, ip
 8000e80:	e7d1      	b.n	8000e26 <__udivmoddi4+0x256>
 8000e82:	4681      	mov	r9, r0
 8000e84:	e77c      	b.n	8000d80 <__udivmoddi4+0x1b0>
 8000e86:	3802      	subs	r0, #2
 8000e88:	442c      	add	r4, r5
 8000e8a:	e747      	b.n	8000d1c <__udivmoddi4+0x14c>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	442b      	add	r3, r5
 8000e92:	e72f      	b.n	8000cf4 <__udivmoddi4+0x124>
 8000e94:	4638      	mov	r0, r7
 8000e96:	e708      	b.n	8000caa <__udivmoddi4+0xda>
 8000e98:	4637      	mov	r7, r6
 8000e9a:	e6e9      	b.n	8000c70 <__udivmoddi4+0xa0>

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <readADC>:

ADC_HandleTypeDef hadc1;

uint32_t ADCValue = 0;

uint32_t readADC() {
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
	 * Reads the ADC1 value and adds the value to the double buffer
	 *
	 */
	static int bufferIndex = 0;

	HAL_ADC_Start(&hadc1);
 8000ea4:	480b      	ldr	r0, [pc, #44]	; (8000ed4 <readADC+0x34>)
 8000ea6:	f002 fb4d 	bl	8003544 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000eaa:	2164      	movs	r1, #100	; 0x64
 8000eac:	4809      	ldr	r0, [pc, #36]	; (8000ed4 <readADC+0x34>)
 8000eae:	f002 fc37 	bl	8003720 <HAL_ADC_PollForConversion>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d105      	bne.n	8000ec4 <readADC+0x24>
		ADCValue = HAL_ADC_GetValue(&hadc1);
 8000eb8:	4806      	ldr	r0, [pc, #24]	; (8000ed4 <readADC+0x34>)
 8000eba:	f002 fd01 	bl	80038c0 <HAL_ADC_GetValue>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <readADC+0x38>)
 8000ec2:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8000ec4:	4803      	ldr	r0, [pc, #12]	; (8000ed4 <readADC+0x34>)
 8000ec6:	f002 fbf7 	bl	80036b8 <HAL_ADC_Stop>
	return ADCValue;
 8000eca:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <readADC+0x38>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000250 	.word	0x20000250
 8000ed8:	20000218 	.word	0x20000218

08000edc <ADC_Init>:
  * @param None
  * @retval None
  */

void ADC_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08a      	sub	sp, #40	; 0x28
 8000ee0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  __ADC_CLK_ENABLE();
 8000ee2:	4b3b      	ldr	r3, [pc, #236]	; (8000fd0 <ADC_Init+0xf4>)
 8000ee4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ee6:	4a3a      	ldr	r2, [pc, #232]	; (8000fd0 <ADC_Init+0xf4>)
 8000ee8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000eec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000eee:	4b38      	ldr	r3, [pc, #224]	; (8000fd0 <ADC_Init+0xf4>)
 8000ef0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ef2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ef6:	603b      	str	r3, [r7, #0]
 8000ef8:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000efa:	f107 031c 	add.w	r3, r7, #28
 8000efe:	2200      	movs	r2, #0
 8000f00:	601a      	str	r2, [r3, #0]
 8000f02:	605a      	str	r2, [r3, #4]
 8000f04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
 8000f14:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f16:	4b2f      	ldr	r3, [pc, #188]	; (8000fd4 <ADC_Init+0xf8>)
 8000f18:	4a2f      	ldr	r2, [pc, #188]	; (8000fd8 <ADC_Init+0xfc>)
 8000f1a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f1c:	4b2d      	ldr	r3, [pc, #180]	; (8000fd4 <ADC_Init+0xf8>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f22:	4b2c      	ldr	r3, [pc, #176]	; (8000fd4 <ADC_Init+0xf8>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f28:	4b2a      	ldr	r3, [pc, #168]	; (8000fd4 <ADC_Init+0xf8>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f2e:	4b29      	ldr	r3, [pc, #164]	; (8000fd4 <ADC_Init+0xf8>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f34:	4b27      	ldr	r3, [pc, #156]	; (8000fd4 <ADC_Init+0xf8>)
 8000f36:	2204      	movs	r2, #4
 8000f38:	615a      	str	r2, [r3, #20]
  //hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f3a:	4b26      	ldr	r3, [pc, #152]	; (8000fd4 <ADC_Init+0xf8>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f40:	4b24      	ldr	r3, [pc, #144]	; (8000fd4 <ADC_Init+0xf8>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f46:	4b23      	ldr	r3, [pc, #140]	; (8000fd4 <ADC_Init+0xf8>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; // Need to run start to trigger conversion?
 8000f4e:	4b21      	ldr	r3, [pc, #132]	; (8000fd4 <ADC_Init+0xf8>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <ADC_Init+0xf8>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f5a:	4b1e      	ldr	r3, [pc, #120]	; (8000fd4 <ADC_Init+0xf8>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f62:	4b1c      	ldr	r3, [pc, #112]	; (8000fd4 <ADC_Init+0xf8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f68:	4b1a      	ldr	r3, [pc, #104]	; (8000fd4 <ADC_Init+0xf8>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f70:	4818      	ldr	r0, [pc, #96]	; (8000fd4 <ADC_Init+0xf8>)
 8000f72:	f002 f993 	bl	800329c <HAL_ADC_Init>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <ADC_Init+0xa4>
  {
    Error_Handler();
 8000f7c:	f000 feb8 	bl	8001cf0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f84:	f107 031c 	add.w	r3, r7, #28
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4812      	ldr	r0, [pc, #72]	; (8000fd4 <ADC_Init+0xf8>)
 8000f8c:	f003 fc00 	bl	8004790 <HAL_ADCEx_MultiModeConfigChannel>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <ADC_Init+0xbe>
  {
    Error_Handler();
 8000f96:	f000 feab 	bl	8001cf0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f9a:	4b10      	ldr	r3, [pc, #64]	; (8000fdc <ADC_Init+0x100>)
 8000f9c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f9e:	2306      	movs	r3, #6
 8000fa0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fa6:	237f      	movs	r3, #127	; 0x7f
 8000fa8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000faa:	2304      	movs	r3, #4
 8000fac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	61bb      	str	r3, [r7, #24]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4807      	ldr	r0, [pc, #28]	; (8000fd4 <ADC_Init+0xf8>)
 8000fb8:	f002 fec8 	bl	8003d4c <HAL_ADC_ConfigChannel>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <ADC_Init+0xea>
  {
    Error_Handler();
 8000fc2:	f000 fe95 	bl	8001cf0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fc6:	bf00      	nop
 8000fc8:	3728      	adds	r7, #40	; 0x28
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	20000250 	.word	0x20000250
 8000fd8:	50040000 	.word	0x50040000
 8000fdc:	14f00020 	.word	0x14f00020

08000fe0 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 8000fe0:	b5b0      	push	{r4, r5, r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	ed87 0b02 	vstr	d0, [r7, #8]
 8000fea:	6078      	str	r0, [r7, #4]
	static int digit3;
	static int digit4;


	//too large number
	if(value >= 1500)
 8000fec:	a3bd      	add	r3, pc, #756	; (adr r3, 80012e4 <ValueDisplay+0x304>)
 8000fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ff2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000ff6:	f7ff fd31 	bl	8000a5c <__aeabi_dcmpge>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d015      	beq.n	800102c <ValueDisplay+0x4c>
	{
		lcd[0] = (uint8_t) ('T');
 8001000:	4baf      	ldr	r3, [pc, #700]	; (80012c0 <ValueDisplay+0x2e0>)
 8001002:	2254      	movs	r2, #84	; 0x54
 8001004:	701a      	strb	r2, [r3, #0]
		lcd[1] = (uint8_t) ('O');
 8001006:	4bae      	ldr	r3, [pc, #696]	; (80012c0 <ValueDisplay+0x2e0>)
 8001008:	224f      	movs	r2, #79	; 0x4f
 800100a:	705a      	strb	r2, [r3, #1]
		lcd[2] = (uint8_t) ('O');
 800100c:	4bac      	ldr	r3, [pc, #688]	; (80012c0 <ValueDisplay+0x2e0>)
 800100e:	224f      	movs	r2, #79	; 0x4f
 8001010:	709a      	strb	r2, [r3, #2]
		lcd[3] = (uint8_t) ('B');
 8001012:	4bab      	ldr	r3, [pc, #684]	; (80012c0 <ValueDisplay+0x2e0>)
 8001014:	2242      	movs	r2, #66	; 0x42
 8001016:	70da      	strb	r2, [r3, #3]
		lcd[4] = (uint8_t) ('I');
 8001018:	4ba9      	ldr	r3, [pc, #676]	; (80012c0 <ValueDisplay+0x2e0>)
 800101a:	2249      	movs	r2, #73	; 0x49
 800101c:	711a      	strb	r2, [r3, #4]
		lcd[5] = (uint8_t) ('G');
 800101e:	4ba8      	ldr	r3, [pc, #672]	; (80012c0 <ValueDisplay+0x2e0>)
 8001020:	2247      	movs	r2, #71	; 0x47
 8001022:	715a      	strb	r2, [r3, #5]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8001024:	48a6      	ldr	r0, [pc, #664]	; (80012c0 <ValueDisplay+0x2e0>)
 8001026:	f001 f929 	bl	800227c <BSP_LCD_GLASS_DisplayString>
		return;
 800102a:	e217      	b.n	800145c <ValueDisplay+0x47c>
	}
	else
	{
		switch(menuChoice)
 800102c:	4ba5      	ldr	r3, [pc, #660]	; (80012c4 <ValueDisplay+0x2e4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b02      	cmp	r3, #2
 8001032:	f000 80dc 	beq.w	80011ee <ValueDisplay+0x20e>
 8001036:	2b03      	cmp	r3, #3
 8001038:	f000 8158 	beq.w	80012ec <ValueDisplay+0x30c>
 800103c:	2b01      	cmp	r3, #1
 800103e:	f040 81b4 	bne.w	80013aa <ValueDisplay+0x3ca>
			{
			case 1:
				digit1 = value / 1000;
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	4ba0      	ldr	r3, [pc, #640]	; (80012c8 <ValueDisplay+0x2e8>)
 8001048:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800104c:	f7ff fbaa 	bl	80007a4 <__aeabi_ddiv>
 8001050:	4603      	mov	r3, r0
 8001052:	460c      	mov	r4, r1
 8001054:	4618      	mov	r0, r3
 8001056:	4621      	mov	r1, r4
 8001058:	f7ff fd2a 	bl	8000ab0 <__aeabi_d2iz>
 800105c:	4602      	mov	r2, r0
 800105e:	4b9b      	ldr	r3, [pc, #620]	; (80012cc <ValueDisplay+0x2ec>)
 8001060:	601a      	str	r2, [r3, #0]
				digit2 = (value - digit1 * 1000) / 100;
 8001062:	4b9a      	ldr	r3, [pc, #616]	; (80012cc <ValueDisplay+0x2ec>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800106a:	fb02 f303 	mul.w	r3, r2, r3
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fa04 	bl	800047c <__aeabi_i2d>
 8001074:	4603      	mov	r3, r0
 8001076:	460c      	mov	r4, r1
 8001078:	461a      	mov	r2, r3
 800107a:	4623      	mov	r3, r4
 800107c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001080:	f7ff f8ae 	bl	80001e0 <__aeabi_dsub>
 8001084:	4603      	mov	r3, r0
 8001086:	460c      	mov	r4, r1
 8001088:	4618      	mov	r0, r3
 800108a:	4621      	mov	r1, r4
 800108c:	f04f 0200 	mov.w	r2, #0
 8001090:	4b8f      	ldr	r3, [pc, #572]	; (80012d0 <ValueDisplay+0x2f0>)
 8001092:	f7ff fb87 	bl	80007a4 <__aeabi_ddiv>
 8001096:	4603      	mov	r3, r0
 8001098:	460c      	mov	r4, r1
 800109a:	4618      	mov	r0, r3
 800109c:	4621      	mov	r1, r4
 800109e:	f7ff fd07 	bl	8000ab0 <__aeabi_d2iz>
 80010a2:	4602      	mov	r2, r0
 80010a4:	4b8b      	ldr	r3, [pc, #556]	; (80012d4 <ValueDisplay+0x2f4>)
 80010a6:	601a      	str	r2, [r3, #0]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 80010a8:	4b88      	ldr	r3, [pc, #544]	; (80012cc <ValueDisplay+0x2ec>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80010b0:	fb02 f303 	mul.w	r3, r2, r3
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff f9e1 	bl	800047c <__aeabi_i2d>
 80010ba:	4603      	mov	r3, r0
 80010bc:	460c      	mov	r4, r1
 80010be:	461a      	mov	r2, r3
 80010c0:	4623      	mov	r3, r4
 80010c2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010c6:	f7ff f88b 	bl	80001e0 <__aeabi_dsub>
 80010ca:	4603      	mov	r3, r0
 80010cc:	460c      	mov	r4, r1
 80010ce:	4625      	mov	r5, r4
 80010d0:	461c      	mov	r4, r3
 80010d2:	4b80      	ldr	r3, [pc, #512]	; (80012d4 <ValueDisplay+0x2f4>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	2264      	movs	r2, #100	; 0x64
 80010d8:	fb02 f303 	mul.w	r3, r2, r3
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff f9cd 	bl	800047c <__aeabi_i2d>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4620      	mov	r0, r4
 80010e8:	4629      	mov	r1, r5
 80010ea:	f7ff f879 	bl	80001e0 <__aeabi_dsub>
 80010ee:	4603      	mov	r3, r0
 80010f0:	460c      	mov	r4, r1
 80010f2:	4618      	mov	r0, r3
 80010f4:	4621      	mov	r1, r4
 80010f6:	f04f 0200 	mov.w	r2, #0
 80010fa:	4b77      	ldr	r3, [pc, #476]	; (80012d8 <ValueDisplay+0x2f8>)
 80010fc:	f7ff fb52 	bl	80007a4 <__aeabi_ddiv>
 8001100:	4603      	mov	r3, r0
 8001102:	460c      	mov	r4, r1
 8001104:	4618      	mov	r0, r3
 8001106:	4621      	mov	r1, r4
 8001108:	f7ff fcd2 	bl	8000ab0 <__aeabi_d2iz>
 800110c:	4602      	mov	r2, r0
 800110e:	4b73      	ldr	r3, [pc, #460]	; (80012dc <ValueDisplay+0x2fc>)
 8001110:	601a      	str	r2, [r3, #0]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 8001112:	4b6e      	ldr	r3, [pc, #440]	; (80012cc <ValueDisplay+0x2ec>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800111a:	fb02 f303 	mul.w	r3, r2, r3
 800111e:	4618      	mov	r0, r3
 8001120:	f7ff f9ac 	bl	800047c <__aeabi_i2d>
 8001124:	4603      	mov	r3, r0
 8001126:	460c      	mov	r4, r1
 8001128:	461a      	mov	r2, r3
 800112a:	4623      	mov	r3, r4
 800112c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001130:	f7ff f856 	bl	80001e0 <__aeabi_dsub>
 8001134:	4603      	mov	r3, r0
 8001136:	460c      	mov	r4, r1
 8001138:	4625      	mov	r5, r4
 800113a:	461c      	mov	r4, r3
 800113c:	4b65      	ldr	r3, [pc, #404]	; (80012d4 <ValueDisplay+0x2f4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2264      	movs	r2, #100	; 0x64
 8001142:	fb02 f303 	mul.w	r3, r2, r3
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f998 	bl	800047c <__aeabi_i2d>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4620      	mov	r0, r4
 8001152:	4629      	mov	r1, r5
 8001154:	f7ff f844 	bl	80001e0 <__aeabi_dsub>
 8001158:	4603      	mov	r3, r0
 800115a:	460c      	mov	r4, r1
 800115c:	4625      	mov	r5, r4
 800115e:	461c      	mov	r4, r3
 8001160:	4b5e      	ldr	r3, [pc, #376]	; (80012dc <ValueDisplay+0x2fc>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4613      	mov	r3, r2
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	4413      	add	r3, r2
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff f985 	bl	800047c <__aeabi_i2d>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4620      	mov	r0, r4
 8001178:	4629      	mov	r1, r5
 800117a:	f7ff f831 	bl	80001e0 <__aeabi_dsub>
 800117e:	4603      	mov	r3, r0
 8001180:	460c      	mov	r4, r1
 8001182:	4618      	mov	r0, r3
 8001184:	4621      	mov	r1, r4
 8001186:	f7ff fc93 	bl	8000ab0 <__aeabi_d2iz>
 800118a:	4602      	mov	r2, r0
 800118c:	4b54      	ldr	r3, [pc, #336]	; (80012e0 <ValueDisplay+0x300>)
 800118e:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001190:	4b4e      	ldr	r3, [pc, #312]	; (80012cc <ValueDisplay+0x2ec>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	3330      	adds	r3, #48	; 0x30
 8001196:	4a4d      	ldr	r2, [pc, #308]	; (80012cc <ValueDisplay+0x2ec>)
 8001198:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800119a:	4b4e      	ldr	r3, [pc, #312]	; (80012d4 <ValueDisplay+0x2f4>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	3330      	adds	r3, #48	; 0x30
 80011a0:	4a4c      	ldr	r2, [pc, #304]	; (80012d4 <ValueDisplay+0x2f4>)
 80011a2:	6013      	str	r3, [r2, #0]
				digit3 += 48;
 80011a4:	4b4d      	ldr	r3, [pc, #308]	; (80012dc <ValueDisplay+0x2fc>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	3330      	adds	r3, #48	; 0x30
 80011aa:	4a4c      	ldr	r2, [pc, #304]	; (80012dc <ValueDisplay+0x2fc>)
 80011ac:	6013      	str	r3, [r2, #0]
				digit4 += 48;
 80011ae:	4b4c      	ldr	r3, [pc, #304]	; (80012e0 <ValueDisplay+0x300>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	3330      	adds	r3, #48	; 0x30
 80011b4:	4a4a      	ldr	r2, [pc, #296]	; (80012e0 <ValueDisplay+0x300>)
 80011b6:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 80011b8:	4b44      	ldr	r3, [pc, #272]	; (80012cc <ValueDisplay+0x2ec>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4b40      	ldr	r3, [pc, #256]	; (80012c0 <ValueDisplay+0x2e0>)
 80011c0:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 80011c2:	4b44      	ldr	r3, [pc, #272]	; (80012d4 <ValueDisplay+0x2f4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	4b3d      	ldr	r3, [pc, #244]	; (80012c0 <ValueDisplay+0x2e0>)
 80011ca:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) (digit3);
 80011cc:	4b43      	ldr	r3, [pc, #268]	; (80012dc <ValueDisplay+0x2fc>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	b2da      	uxtb	r2, r3
 80011d2:	4b3b      	ldr	r3, [pc, #236]	; (80012c0 <ValueDisplay+0x2e0>)
 80011d4:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) (digit4);
 80011d6:	4b42      	ldr	r3, [pc, #264]	; (80012e0 <ValueDisplay+0x300>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	b2da      	uxtb	r2, r3
 80011dc:	4b38      	ldr	r3, [pc, #224]	; (80012c0 <ValueDisplay+0x2e0>)
 80011de:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 80011e0:	4b37      	ldr	r3, [pc, #220]	; (80012c0 <ValueDisplay+0x2e0>)
 80011e2:	2248      	movs	r2, #72	; 0x48
 80011e4:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) ('z');
 80011e6:	4b36      	ldr	r3, [pc, #216]	; (80012c0 <ValueDisplay+0x2e0>)
 80011e8:	227a      	movs	r2, #122	; 0x7a
 80011ea:	715a      	strb	r2, [r3, #5]
				break;
 80011ec:	e133      	b.n	8001456 <ValueDisplay+0x476>

			case 2:
				value = value * 2.23694 * 0.0141683;
 80011ee:	a330      	add	r3, pc, #192	; (adr r3, 80012b0 <ValueDisplay+0x2d0>)
 80011f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011f8:	f7ff f9aa 	bl	8000550 <__aeabi_dmul>
 80011fc:	4603      	mov	r3, r0
 80011fe:	460c      	mov	r4, r1
 8001200:	4618      	mov	r0, r3
 8001202:	4621      	mov	r1, r4
 8001204:	a32c      	add	r3, pc, #176	; (adr r3, 80012b8 <ValueDisplay+0x2d8>)
 8001206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120a:	f7ff f9a1 	bl	8000550 <__aeabi_dmul>
 800120e:	4603      	mov	r3, r0
 8001210:	460c      	mov	r4, r1
 8001212:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001216:	f04f 0200 	mov.w	r2, #0
 800121a:	4b2f      	ldr	r3, [pc, #188]	; (80012d8 <ValueDisplay+0x2f8>)
 800121c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001220:	f7ff fac0 	bl	80007a4 <__aeabi_ddiv>
 8001224:	4603      	mov	r3, r0
 8001226:	460c      	mov	r4, r1
 8001228:	4618      	mov	r0, r3
 800122a:	4621      	mov	r1, r4
 800122c:	f7ff fc40 	bl	8000ab0 <__aeabi_d2iz>
 8001230:	4602      	mov	r2, r0
 8001232:	4b26      	ldr	r3, [pc, #152]	; (80012cc <ValueDisplay+0x2ec>)
 8001234:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001236:	4b25      	ldr	r3, [pc, #148]	; (80012cc <ValueDisplay+0x2ec>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4613      	mov	r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f91a 	bl	800047c <__aeabi_i2d>
 8001248:	4603      	mov	r3, r0
 800124a:	460c      	mov	r4, r1
 800124c:	461a      	mov	r2, r3
 800124e:	4623      	mov	r3, r4
 8001250:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001254:	f7fe ffc4 	bl	80001e0 <__aeabi_dsub>
 8001258:	4603      	mov	r3, r0
 800125a:	460c      	mov	r4, r1
 800125c:	4618      	mov	r0, r3
 800125e:	4621      	mov	r1, r4
 8001260:	f7ff fc26 	bl	8000ab0 <__aeabi_d2iz>
 8001264:	4602      	mov	r2, r0
 8001266:	4b1b      	ldr	r3, [pc, #108]	; (80012d4 <ValueDisplay+0x2f4>)
 8001268:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 800126a:	4b18      	ldr	r3, [pc, #96]	; (80012cc <ValueDisplay+0x2ec>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	3330      	adds	r3, #48	; 0x30
 8001270:	4a16      	ldr	r2, [pc, #88]	; (80012cc <ValueDisplay+0x2ec>)
 8001272:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <ValueDisplay+0x2f4>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3330      	adds	r3, #48	; 0x30
 800127a:	4a16      	ldr	r2, [pc, #88]	; (80012d4 <ValueDisplay+0x2f4>)
 800127c:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 800127e:	4b13      	ldr	r3, [pc, #76]	; (80012cc <ValueDisplay+0x2ec>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	b2da      	uxtb	r2, r3
 8001284:	4b0e      	ldr	r3, [pc, #56]	; (80012c0 <ValueDisplay+0x2e0>)
 8001286:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001288:	4b12      	ldr	r3, [pc, #72]	; (80012d4 <ValueDisplay+0x2f4>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	b2da      	uxtb	r2, r3
 800128e:	4b0c      	ldr	r3, [pc, #48]	; (80012c0 <ValueDisplay+0x2e0>)
 8001290:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 8001292:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <ValueDisplay+0x2e0>)
 8001294:	224d      	movs	r2, #77	; 0x4d
 8001296:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('P');
 8001298:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <ValueDisplay+0x2e0>)
 800129a:	2250      	movs	r2, #80	; 0x50
 800129c:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 800129e:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <ValueDisplay+0x2e0>)
 80012a0:	2248      	movs	r2, #72	; 0x48
 80012a2:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80012a4:	4b06      	ldr	r3, [pc, #24]	; (80012c0 <ValueDisplay+0x2e0>)
 80012a6:	2220      	movs	r2, #32
 80012a8:	715a      	strb	r2, [r3, #5]
				break;
 80012aa:	e0d4      	b.n	8001456 <ValueDisplay+0x476>
 80012ac:	f3af 8000 	nop.w
 80012b0:	cc78e9f7 	.word	0xcc78e9f7
 80012b4:	4001e540 	.word	0x4001e540
 80012b8:	091e8cb3 	.word	0x091e8cb3
 80012bc:	3f8d0445 	.word	0x3f8d0445
 80012c0:	2000021c 	.word	0x2000021c
 80012c4:	20000000 	.word	0x20000000
 80012c8:	408f4000 	.word	0x408f4000
 80012cc:	20000224 	.word	0x20000224
 80012d0:	40590000 	.word	0x40590000
 80012d4:	20000228 	.word	0x20000228
 80012d8:	40240000 	.word	0x40240000
 80012dc:	2000022c 	.word	0x2000022c
 80012e0:	20000230 	.word	0x20000230
 80012e4:	00000000 	.word	0x00000000
 80012e8:	40977000 	.word	0x40977000

			case 3:
				value = value * 3.6 * 0.0141683;
 80012ec:	a364      	add	r3, pc, #400	; (adr r3, 8001480 <ValueDisplay+0x4a0>)
 80012ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012f6:	f7ff f92b 	bl	8000550 <__aeabi_dmul>
 80012fa:	4603      	mov	r3, r0
 80012fc:	460c      	mov	r4, r1
 80012fe:	4618      	mov	r0, r3
 8001300:	4621      	mov	r1, r4
 8001302:	a359      	add	r3, pc, #356	; (adr r3, 8001468 <ValueDisplay+0x488>)
 8001304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001308:	f7ff f922 	bl	8000550 <__aeabi_dmul>
 800130c:	4603      	mov	r3, r0
 800130e:	460c      	mov	r4, r1
 8001310:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001314:	f04f 0200 	mov.w	r2, #0
 8001318:	4b55      	ldr	r3, [pc, #340]	; (8001470 <ValueDisplay+0x490>)
 800131a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800131e:	f7ff fa41 	bl	80007a4 <__aeabi_ddiv>
 8001322:	4603      	mov	r3, r0
 8001324:	460c      	mov	r4, r1
 8001326:	4618      	mov	r0, r3
 8001328:	4621      	mov	r1, r4
 800132a:	f7ff fbc1 	bl	8000ab0 <__aeabi_d2iz>
 800132e:	4602      	mov	r2, r0
 8001330:	4b50      	ldr	r3, [pc, #320]	; (8001474 <ValueDisplay+0x494>)
 8001332:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 8001334:	4b4f      	ldr	r3, [pc, #316]	; (8001474 <ValueDisplay+0x494>)
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4613      	mov	r3, r2
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	005b      	lsls	r3, r3, #1
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff f89b 	bl	800047c <__aeabi_i2d>
 8001346:	4603      	mov	r3, r0
 8001348:	460c      	mov	r4, r1
 800134a:	461a      	mov	r2, r3
 800134c:	4623      	mov	r3, r4
 800134e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001352:	f7fe ff45 	bl	80001e0 <__aeabi_dsub>
 8001356:	4603      	mov	r3, r0
 8001358:	460c      	mov	r4, r1
 800135a:	4618      	mov	r0, r3
 800135c:	4621      	mov	r1, r4
 800135e:	f7ff fba7 	bl	8000ab0 <__aeabi_d2iz>
 8001362:	4602      	mov	r2, r0
 8001364:	4b44      	ldr	r3, [pc, #272]	; (8001478 <ValueDisplay+0x498>)
 8001366:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001368:	4b42      	ldr	r3, [pc, #264]	; (8001474 <ValueDisplay+0x494>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	3330      	adds	r3, #48	; 0x30
 800136e:	4a41      	ldr	r2, [pc, #260]	; (8001474 <ValueDisplay+0x494>)
 8001370:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 8001372:	4b41      	ldr	r3, [pc, #260]	; (8001478 <ValueDisplay+0x498>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3330      	adds	r3, #48	; 0x30
 8001378:	4a3f      	ldr	r2, [pc, #252]	; (8001478 <ValueDisplay+0x498>)
 800137a:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 800137c:	4b3d      	ldr	r3, [pc, #244]	; (8001474 <ValueDisplay+0x494>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4b3e      	ldr	r3, [pc, #248]	; (800147c <ValueDisplay+0x49c>)
 8001384:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001386:	4b3c      	ldr	r3, [pc, #240]	; (8001478 <ValueDisplay+0x498>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b3b      	ldr	r3, [pc, #236]	; (800147c <ValueDisplay+0x49c>)
 800138e:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('K');
 8001390:	4b3a      	ldr	r3, [pc, #232]	; (800147c <ValueDisplay+0x49c>)
 8001392:	224b      	movs	r2, #75	; 0x4b
 8001394:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('M');
 8001396:	4b39      	ldr	r3, [pc, #228]	; (800147c <ValueDisplay+0x49c>)
 8001398:	224d      	movs	r2, #77	; 0x4d
 800139a:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('H');
 800139c:	4b37      	ldr	r3, [pc, #220]	; (800147c <ValueDisplay+0x49c>)
 800139e:	2248      	movs	r2, #72	; 0x48
 80013a0:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 80013a2:	4b36      	ldr	r3, [pc, #216]	; (800147c <ValueDisplay+0x49c>)
 80013a4:	2220      	movs	r2, #32
 80013a6:	715a      	strb	r2, [r3, #5]
				break;
 80013a8:	e055      	b.n	8001456 <ValueDisplay+0x476>

			default:
				value = 0.0141683 * value;
 80013aa:	a32f      	add	r3, pc, #188	; (adr r3, 8001468 <ValueDisplay+0x488>)
 80013ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013b4:	f7ff f8cc 	bl	8000550 <__aeabi_dmul>
 80013b8:	4603      	mov	r3, r0
 80013ba:	460c      	mov	r4, r1
 80013bc:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80013c0:	f04f 0200 	mov.w	r2, #0
 80013c4:	4b2a      	ldr	r3, [pc, #168]	; (8001470 <ValueDisplay+0x490>)
 80013c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013ca:	f7ff f9eb 	bl	80007a4 <__aeabi_ddiv>
 80013ce:	4603      	mov	r3, r0
 80013d0:	460c      	mov	r4, r1
 80013d2:	4618      	mov	r0, r3
 80013d4:	4621      	mov	r1, r4
 80013d6:	f7ff fb6b 	bl	8000ab0 <__aeabi_d2iz>
 80013da:	4602      	mov	r2, r0
 80013dc:	4b25      	ldr	r3, [pc, #148]	; (8001474 <ValueDisplay+0x494>)
 80013de:	601a      	str	r2, [r3, #0]
				digit2 = value - digit1 * 10;
 80013e0:	4b24      	ldr	r3, [pc, #144]	; (8001474 <ValueDisplay+0x494>)
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	4613      	mov	r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff f845 	bl	800047c <__aeabi_i2d>
 80013f2:	4603      	mov	r3, r0
 80013f4:	460c      	mov	r4, r1
 80013f6:	461a      	mov	r2, r3
 80013f8:	4623      	mov	r3, r4
 80013fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013fe:	f7fe feef 	bl	80001e0 <__aeabi_dsub>
 8001402:	4603      	mov	r3, r0
 8001404:	460c      	mov	r4, r1
 8001406:	4618      	mov	r0, r3
 8001408:	4621      	mov	r1, r4
 800140a:	f7ff fb51 	bl	8000ab0 <__aeabi_d2iz>
 800140e:	4602      	mov	r2, r0
 8001410:	4b19      	ldr	r3, [pc, #100]	; (8001478 <ValueDisplay+0x498>)
 8001412:	601a      	str	r2, [r3, #0]
				digit1 += 48;
 8001414:	4b17      	ldr	r3, [pc, #92]	; (8001474 <ValueDisplay+0x494>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	3330      	adds	r3, #48	; 0x30
 800141a:	4a16      	ldr	r2, [pc, #88]	; (8001474 <ValueDisplay+0x494>)
 800141c:	6013      	str	r3, [r2, #0]
				digit2 += 48;
 800141e:	4b16      	ldr	r3, [pc, #88]	; (8001478 <ValueDisplay+0x498>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	3330      	adds	r3, #48	; 0x30
 8001424:	4a14      	ldr	r2, [pc, #80]	; (8001478 <ValueDisplay+0x498>)
 8001426:	6013      	str	r3, [r2, #0]
				lcd[0] = (uint8_t) (digit1);
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <ValueDisplay+0x494>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	b2da      	uxtb	r2, r3
 800142e:	4b13      	ldr	r3, [pc, #76]	; (800147c <ValueDisplay+0x49c>)
 8001430:	701a      	strb	r2, [r3, #0]
				lcd[1] = (uint8_t) (digit2);
 8001432:	4b11      	ldr	r3, [pc, #68]	; (8001478 <ValueDisplay+0x498>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	b2da      	uxtb	r2, r3
 8001438:	4b10      	ldr	r3, [pc, #64]	; (800147c <ValueDisplay+0x49c>)
 800143a:	705a      	strb	r2, [r3, #1]
				lcd[2] = (uint8_t) ('M');
 800143c:	4b0f      	ldr	r3, [pc, #60]	; (800147c <ValueDisplay+0x49c>)
 800143e:	224d      	movs	r2, #77	; 0x4d
 8001440:	709a      	strb	r2, [r3, #2]
				lcd[3] = (uint8_t) ('/');
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <ValueDisplay+0x49c>)
 8001444:	222f      	movs	r2, #47	; 0x2f
 8001446:	70da      	strb	r2, [r3, #3]
				lcd[4] = (uint8_t) ('S');
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <ValueDisplay+0x49c>)
 800144a:	2253      	movs	r2, #83	; 0x53
 800144c:	711a      	strb	r2, [r3, #4]
				lcd[5] = (uint8_t) (' ');
 800144e:	4b0b      	ldr	r3, [pc, #44]	; (800147c <ValueDisplay+0x49c>)
 8001450:	2220      	movs	r2, #32
 8001452:	715a      	strb	r2, [r3, #5]
				break;
 8001454:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 8001456:	4809      	ldr	r0, [pc, #36]	; (800147c <ValueDisplay+0x49c>)
 8001458:	f000 ff10 	bl	800227c <BSP_LCD_GLASS_DisplayString>
	//return;
}
 800145c:	3710      	adds	r7, #16
 800145e:	46bd      	mov	sp, r7
 8001460:	bdb0      	pop	{r4, r5, r7, pc}
 8001462:	bf00      	nop
 8001464:	f3af 8000 	nop.w
 8001468:	091e8cb3 	.word	0x091e8cb3
 800146c:	3f8d0445 	.word	0x3f8d0445
 8001470:	40240000 	.word	0x40240000
 8001474:	20000224 	.word	0x20000224
 8001478:	20000228 	.word	0x20000228
 800147c:	2000021c 	.word	0x2000021c
 8001480:	cccccccd 	.word	0xcccccccd
 8001484:	400ccccc 	.word	0x400ccccc

08001488 <UserInterface>:

int UserInterface(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 800148c:	f000 fe96 	bl	80021bc <BSP_JOY_GetState>
 8001490:	4603      	mov	r3, r0
 8001492:	3b01      	subs	r3, #1
 8001494:	2b04      	cmp	r3, #4
 8001496:	d826      	bhi.n	80014e6 <UserInterface+0x5e>
 8001498:	a201      	add	r2, pc, #4	; (adr r2, 80014a0 <UserInterface+0x18>)
 800149a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149e:	bf00      	nop
 80014a0:	080014d3 	.word	0x080014d3
 80014a4:	080014dd 	.word	0x080014dd
 80014a8:	080014c5 	.word	0x080014c5
 80014ac:	080014bb 	.word	0x080014bb
 80014b0:	080014b5 	.word	0x080014b5
	{
	case JOY_NONE:

		return -1;
 80014b4:	f04f 33ff 	mov.w	r3, #4294967295
 80014b8:	e015      	b.n	80014e6 <UserInterface+0x5e>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <UserInterface+0x64>)
 80014bc:	2202      	movs	r2, #2
 80014be:	601a      	str	r2, [r3, #0]
		return 2;
 80014c0:	2302      	movs	r3, #2
 80014c2:	e010      	b.n	80014e6 <UserInterface+0x5e>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 80014c4:	4b09      	ldr	r3, [pc, #36]	; (80014ec <UserInterface+0x64>)
 80014c6:	f04f 32ff 	mov.w	r2, #4294967295
 80014ca:	601a      	str	r2, [r3, #0]
		return -1;
 80014cc:	f04f 33ff 	mov.w	r3, #4294967295
 80014d0:	e009      	b.n	80014e6 <UserInterface+0x5e>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 80014d2:	4b06      	ldr	r3, [pc, #24]	; (80014ec <UserInterface+0x64>)
 80014d4:	2203      	movs	r2, #3
 80014d6:	601a      	str	r2, [r3, #0]
		return 3;
 80014d8:	2303      	movs	r3, #3
 80014da:	e004      	b.n	80014e6 <UserInterface+0x5e>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 80014dc:	4b03      	ldr	r3, [pc, #12]	; (80014ec <UserInterface+0x64>)
 80014de:	2201      	movs	r2, #1
 80014e0:	601a      	str	r2, [r3, #0]
		return 1;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e7ff      	b.n	80014e6 <UserInterface+0x5e>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000000 	.word	0x20000000

080014f0 <initFFT>:
uint32_t maxIndex; /* Index in Output array where max value is */

float nyquistFrequency= 0.5*SAMPLE_RATE;
float hertzPerBin = 500.0/((float)FFT_SIZE/2);

void initFFT() {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	arm_cfft_radix4_init_f32(&S, FFT_SIZE, 0, 1);
 80014f4:	2301      	movs	r3, #1
 80014f6:	2200      	movs	r2, #0
 80014f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014fc:	4802      	ldr	r0, [pc, #8]	; (8001508 <initFFT+0x18>)
 80014fe:	f007 fdcf 	bl	80090a0 <arm_cfft_radix4_init_f32>
}
 8001502:	bf00      	nop
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	200002b8 	.word	0x200002b8

0800150c <createFFTBuffer>:


void createFFTBuffer(uint32_t *_ADCBuffer) {
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	ADCBuffer = _ADCBuffer;
 8001514:	4a1b      	ldr	r2, [pc, #108]	; (8001584 <createFFTBuffer+0x78>)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6013      	str	r3, [r2, #0]
	static uint16_t i;

	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 800151a:	4b1b      	ldr	r3, [pc, #108]	; (8001588 <createFFTBuffer+0x7c>)
 800151c:	2200      	movs	r2, #0
 800151e:	801a      	strh	r2, [r3, #0]
 8001520:	e024      	b.n	800156c <createFFTBuffer+0x60>
		// set real to be the buffer value centred about 0
		Input[i] = ((float32_t)ADCBuffer[i])/4096.0; //  - 2048.0
 8001522:	4b18      	ldr	r3, [pc, #96]	; (8001584 <createFFTBuffer+0x78>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	4b18      	ldr	r3, [pc, #96]	; (8001588 <createFFTBuffer+0x7c>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	ee07 3a90 	vmov	s15, r3
 8001534:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001538:	4b13      	ldr	r3, [pc, #76]	; (8001588 <createFFTBuffer+0x7c>)
 800153a:	881b      	ldrh	r3, [r3, #0]
 800153c:	eddf 6a13 	vldr	s13, [pc, #76]	; 800158c <createFFTBuffer+0x80>
 8001540:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001544:	4a12      	ldr	r2, [pc, #72]	; (8001590 <createFFTBuffer+0x84>)
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	edc3 7a00 	vstr	s15, [r3]

		// set the imaginary part to 0
		Input[i+1] = 0;
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <createFFTBuffer+0x7c>)
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	3301      	adds	r3, #1
 8001554:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <createFFTBuffer+0x84>)
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
	for(i=0;i<NUM_OF_FFT_SAMPLES;i+=2) {
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <createFFTBuffer+0x7c>)
 8001562:	881b      	ldrh	r3, [r3, #0]
 8001564:	3302      	adds	r3, #2
 8001566:	b29a      	uxth	r2, r3
 8001568:	4b07      	ldr	r3, [pc, #28]	; (8001588 <createFFTBuffer+0x7c>)
 800156a:	801a      	strh	r2, [r3, #0]
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <createFFTBuffer+0x7c>)
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001574:	d3d5      	bcc.n	8001522 <createFFTBuffer+0x16>
	}
	return;
 8001576:	bf00      	nop
}
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	200006cc 	.word	0x200006cc
 8001588:	20000234 	.word	0x20000234
 800158c:	45800000 	.word	0x45800000
 8001590:	200006d4 	.word	0x200006d4

08001594 <getMaxHertz>:

void getMaxHertz(float *hertz) {
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
	// calculate the fft of the buffer
	/* Process the data through the CFFT/CIFFT module */
	arm_cfft_radix4_f32(&S, &Input);
 800159c:	4912      	ldr	r1, [pc, #72]	; (80015e8 <getMaxHertz+0x54>)
 800159e:	4813      	ldr	r0, [pc, #76]	; (80015ec <getMaxHertz+0x58>)
 80015a0:	f008 f986 	bl	80098b0 <arm_cfft_radix4_f32>
	/* Process the data through the Complex Magnitude Module for calculating the magnitude at each bin */
	arm_cmplx_mag_f32(&Input, &Output, FFT_SIZE);
 80015a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015a8:	4911      	ldr	r1, [pc, #68]	; (80015f0 <getMaxHertz+0x5c>)
 80015aa:	480f      	ldr	r0, [pc, #60]	; (80015e8 <getMaxHertz+0x54>)
 80015ac:	f008 f9a0 	bl	80098f0 <arm_cmplx_mag_f32>
	// Remove the DC offset
	Output[0] = 0;
 80015b0:	4b0f      	ldr	r3, [pc, #60]	; (80015f0 <getMaxHertz+0x5c>)
 80015b2:	f04f 0200 	mov.w	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
	/* Calculates maxValue and returns corresponding value */
	arm_max_f32(&Output, FFT_SIZE / 2, &maxValue, &maxIndex);
 80015b8:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <getMaxHertz+0x60>)
 80015ba:	4a0f      	ldr	r2, [pc, #60]	; (80015f8 <getMaxHertz+0x64>)
 80015bc:	2180      	movs	r1, #128	; 0x80
 80015be:	480c      	ldr	r0, [pc, #48]	; (80015f0 <getMaxHertz+0x5c>)
 80015c0:	f007 fd06 	bl	8008fd0 <arm_max_f32>
	// find the max frequency
	*hertz = hertzPerBin * (float32_t)maxIndex;
 80015c4:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <getMaxHertz+0x60>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	ee07 3a90 	vmov	s15, r3
 80015cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015d0:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <getMaxHertz+0x68>)
 80015d2:	edd3 7a00 	vldr	s15, [r3]
 80015d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	edc3 7a00 	vstr	s15, [r3]
	return;
 80015e0:	bf00      	nop
}
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	200006d4 	.word	0x200006d4
 80015ec:	200002b8 	.word	0x200002b8
 80015f0:	200002cc 	.word	0x200002cc
 80015f4:	200006d0 	.word	0x200006d0
 80015f8:	200002b4 	.word	0x200002b4
 80015fc:	20000004 	.word	0x20000004

08001600 <addToDoubleBuffer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void addToDoubleBuffer(uint32_t value) {
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	static int bufferIndex = 0;
	// setup a double buffer so that values do not get overwritten and are continuous
	// could also do a double length buffer and detect which half we're in
	if (!activeBuffer) {
 8001608:	4b1f      	ldr	r3, [pc, #124]	; (8001688 <addToDoubleBuffer+0x88>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	f083 0301 	eor.w	r3, r3, #1
 8001610:	b2db      	uxtb	r3, r3
 8001612:	2b00      	cmp	r3, #0
 8001614:	d006      	beq.n	8001624 <addToDoubleBuffer+0x24>
		ADCBuffer0[bufferIndex] = value;
 8001616:	4b1d      	ldr	r3, [pc, #116]	; (800168c <addToDoubleBuffer+0x8c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	491d      	ldr	r1, [pc, #116]	; (8001690 <addToDoubleBuffer+0x90>)
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8001622:	e005      	b.n	8001630 <addToDoubleBuffer+0x30>
	} else {
		ADCBuffer1[bufferIndex] = value;
 8001624:	4b19      	ldr	r3, [pc, #100]	; (800168c <addToDoubleBuffer+0x8c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	491a      	ldr	r1, [pc, #104]	; (8001694 <addToDoubleBuffer+0x94>)
 800162a:	687a      	ldr	r2, [r7, #4]
 800162c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	bufferIndex++;
 8001630:	4b16      	ldr	r3, [pc, #88]	; (800168c <addToDoubleBuffer+0x8c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	3301      	adds	r3, #1
 8001636:	4a15      	ldr	r2, [pc, #84]	; (800168c <addToDoubleBuffer+0x8c>)
 8001638:	6013      	str	r3, [r2, #0]
	if (bufferIndex > NUM_OF_FFT_SAMPLES) {
 800163a:	4b14      	ldr	r3, [pc, #80]	; (800168c <addToDoubleBuffer+0x8c>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001642:	dd1b      	ble.n	800167c <addToDoubleBuffer+0x7c>
		// reset the index to write from the start and change to the next buffer

		bufferIndex = 0;
 8001644:	4b11      	ldr	r3, [pc, #68]	; (800168c <addToDoubleBuffer+0x8c>)
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]
		if (!bufferReading) {
 800164a:	4b13      	ldr	r3, [pc, #76]	; (8001698 <addToDoubleBuffer+0x98>)
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	f083 0301 	eor.w	r3, r3, #1
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d011      	beq.n	800167c <addToDoubleBuffer+0x7c>
			// currently not reading from buffer so rewrite other buffer
			bufferReady = 1;
 8001658:	4b10      	ldr	r3, [pc, #64]	; (800169c <addToDoubleBuffer+0x9c>)
 800165a:	2201      	movs	r2, #1
 800165c:	701a      	strb	r2, [r3, #0]
			activeBuffer = !activeBuffer;
 800165e:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <addToDoubleBuffer+0x88>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	bf14      	ite	ne
 8001666:	2301      	movne	r3, #1
 8001668:	2300      	moveq	r3, #0
 800166a:	b2db      	uxtb	r3, r3
 800166c:	f083 0301 	eor.w	r3, r3, #1
 8001670:	b2db      	uxtb	r3, r3
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	b2da      	uxtb	r2, r3
 8001678:	4b03      	ldr	r3, [pc, #12]	; (8001688 <addToDoubleBuffer+0x88>)
 800167a:	701a      	strb	r2, [r3, #0]
		}

	}
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	2000023c 	.word	0x2000023c
 800168c:	20000240 	.word	0x20000240
 8001690:	20002d7c 	.word	0x20002d7c
 8001694:	20000f78 	.word	0x20000f78
 8001698:	2000023e 	.word	0x2000023e
 800169c:	2000023d 	.word	0x2000023d

080016a0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void) {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 80016a4:	2104      	movs	r1, #4
 80016a6:	480a      	ldr	r0, [pc, #40]	; (80016d0 <TIM4_IRQHandler+0x30>)
 80016a8:	f003 fc08 	bl	8004ebc <HAL_GPIO_TogglePin>

	// read adc value
	g_ADCValue = readADC();
 80016ac:	f7ff fbf8 	bl	8000ea0 <readADC>
 80016b0:	4602      	mov	r2, r0
 80016b2:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <TIM4_IRQHandler+0x34>)
 80016b4:	601a      	str	r2, [r3, #0]

	// add value to double buffer
	addToDoubleBuffer(g_ADCValue);
 80016b6:	4b07      	ldr	r3, [pc, #28]	; (80016d4 <TIM4_IRQHandler+0x34>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ffa0 	bl	8001600 <addToDoubleBuffer>

	// clear the flag for resetting the timer
	__HAL_TIM_CLEAR_FLAG(&Timer4Handle, TIM_FLAG_UPDATE);
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <TIM4_IRQHandler+0x38>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f06f 0201 	mvn.w	r2, #1
 80016c8:	611a      	str	r2, [r3, #16]
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	48000400 	.word	0x48000400
 80016d4:	20000238 	.word	0x20000238
 80016d8:	200017fc 	.word	0x200017fc

080016dc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80016dc:	b590      	push	{r4, r7, lr}
 80016de:	b083      	sub	sp, #12
 80016e0:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80016e2:	f001 fb09 	bl	8002cf8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80016e6:	f000 f86d 	bl	80017c4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80016ea:	f000 f9b7 	bl	8001a5c <MX_GPIO_Init>
	//MX_I2C1_Init();
	//MX_I2C2_Init();
	MX_LCD_Init();
 80016ee:	f000 f94d 	bl	800198c <MX_LCD_Init>
	//MX_QUADSPI_Init();
	//MX_SAI1_Init();
	//MX_SPI2_Init();
	MX_USART1_UART_Init();
 80016f2:	f000 f983 	bl	80019fc <MX_USART1_UART_Init>
	//MX_USB_HOST_Init();
	ADC_Init();
 80016f6:	f7ff fbf1 	bl	8000edc <ADC_Init>
	MX_TIM4_Init();
 80016fa:	f000 f90f 	bl	800191c <MX_TIM4_Init>

	/* USER CODE BEGIN 2 */

	BSP_LCD_GLASS_Init();
 80016fe:	f000 fd83 	bl	8002208 <BSP_LCD_GLASS_Init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	float hertz = 0;
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	603b      	str	r3, [r7, #0]

	/* Initialize the CFFT/CIFFT module, intFlag = 0, doBitReverse = 1 */
	initFFT();
 8001708:	f7ff fef2 	bl	80014f0 <initFFT>

	long start_tick, duration;

	while (1) {
		/* USER CODE END WHILE */
		start_tick = HAL_GetTick();
 800170c:	f001 fb60 	bl	8002dd0 <HAL_GetTick>
 8001710:	4603      	mov	r3, r0
 8001712:	607b      	str	r3, [r7, #4]

		//createData(&Input);


		if (bufferReady) {
 8001714:	4b16      	ldr	r3, [pc, #88]	; (8001770 <main+0x94>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d01b      	beq.n	8001754 <main+0x78>
			//hertz = getPeakFrequency();
			// set the buffer ready flag to false
			bufferReady = 0;
 800171c:	4b14      	ldr	r3, [pc, #80]	; (8001770 <main+0x94>)
 800171e:	2200      	movs	r2, #0
 8001720:	701a      	strb	r2, [r3, #0]


			// create float buffer from adc buffer
			// this will then be passed into the fft
			bufferReading = 1;
 8001722:	4b14      	ldr	r3, [pc, #80]	; (8001774 <main+0x98>)
 8001724:	2201      	movs	r2, #1
 8001726:	701a      	strb	r2, [r3, #0]
			if (activeBuffer) {
 8001728:	4b13      	ldr	r3, [pc, #76]	; (8001778 <main+0x9c>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d003      	beq.n	8001738 <main+0x5c>
				createFFTBuffer(&ADCBuffer0);
 8001730:	4812      	ldr	r0, [pc, #72]	; (800177c <main+0xa0>)
 8001732:	f7ff feeb 	bl	800150c <createFFTBuffer>
 8001736:	e002      	b.n	800173e <main+0x62>
			} else {
				createFFTBuffer(&ADCBuffer1);
 8001738:	4811      	ldr	r0, [pc, #68]	; (8001780 <main+0xa4>)
 800173a:	f7ff fee7 	bl	800150c <createFFTBuffer>
			}
			bufferReading = 0;
 800173e:	4b0d      	ldr	r3, [pc, #52]	; (8001774 <main+0x98>)
 8001740:	2200      	movs	r2, #0
 8001742:	701a      	strb	r2, [r3, #0]
			}

			// calculate the fft of the buffer

			/* Process the data through the CFFT/CIFFT module */
			getMaxHertz(&hertz);
 8001744:	463b      	mov	r3, r7
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ff24 	bl	8001594 <getMaxHertz>
				transmitOutputBuffer();
			}

			if (TRANSMIT_BDC_VALUES) {
				// send value to display board
				TransmitValues(0x5,0x5);
 800174c:	2105      	movs	r1, #5
 800174e:	2005      	movs	r0, #5
 8001750:	f000 f818 	bl	8001784 <TransmitValues>
			}

		}

		UserInterface();
 8001754:	f7ff fe98 	bl	8001488 <UserInterface>

		//duration = HAL_GetTick() - start_tick;
		ValueDisplay(hertz, 1);
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f7fe fea0 	bl	80004a0 <__aeabi_f2d>
 8001760:	4603      	mov	r3, r0
 8001762:	460c      	mov	r4, r1
 8001764:	2001      	movs	r0, #1
 8001766:	ec44 3b10 	vmov	d0, r3, r4
 800176a:	f7ff fc39 	bl	8000fe0 <ValueDisplay>
		start_tick = HAL_GetTick();
 800176e:	e7cd      	b.n	800170c <main+0x30>
 8001770:	2000023d 	.word	0x2000023d
 8001774:	2000023e 	.word	0x2000023e
 8001778:	2000023c 	.word	0x2000023c
 800177c:	20002d7c 	.word	0x20002d7c
 8001780:	20000f78 	.word	0x20000f78

08001784 <TransmitValues>:
float ADCToVoltage(int ADCValue) {
	return 3.3 * (float) ADCValue / 4096.0;
}


void TransmitValues(uint8_t MSDigit, uint8_t LSDigit) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	460a      	mov	r2, r1
 800178e:	71fb      	strb	r3, [r7, #7]
 8001790:	4613      	mov	r3, r2
 8001792:	71bb      	strb	r3, [r7, #6]
	// send two 4-bit binary coded decimal numbers with the most
	//significant BCD digit being transmitted in the most significant bits of the serial data.
	uint8_t sendValue = (MSDigit << 4)|LSDigit;
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	011b      	lsls	r3, r3, #4
 8001798:	b25a      	sxtb	r2, r3
 800179a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800179e:	4313      	orrs	r3, r2
 80017a0:	b25b      	sxtb	r3, r3
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&huart1, &sendValue, sizeof(sendValue), HAL_MAX_DELAY); //HAL_MAX_DELAY
 80017a6:	f107 010f 	add.w	r1, r7, #15
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295
 80017ae:	2201      	movs	r2, #1
 80017b0:	4803      	ldr	r0, [pc, #12]	; (80017c0 <TransmitValues+0x3c>)
 80017b2:	f006 fad9 	bl	8007d68 <HAL_UART_Transmit>
}
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	2000183c 	.word	0x2000183c

080017c4 <SystemClock_Config>:
}
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b0b8      	sub	sp, #224	; 0xe0
 80017c8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80017ca:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80017ce:	2244      	movs	r2, #68	; 0x44
 80017d0:	2100      	movs	r1, #0
 80017d2:	4618      	mov	r0, r3
 80017d4:	f008 fa21 	bl	8009c1a <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80017d8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
 80017e0:	605a      	str	r2, [r3, #4]
 80017e2:	609a      	str	r2, [r3, #8]
 80017e4:	60da      	str	r2, [r3, #12]
 80017e6:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80017e8:	463b      	mov	r3, r7
 80017ea:	2288      	movs	r2, #136	; 0x88
 80017ec:	2100      	movs	r1, #0
 80017ee:	4618      	mov	r0, r3
 80017f0:	f008 fa13 	bl	8009c1a <memset>

	/** Configure LSE Drive Capability
	 */
	HAL_PWR_EnableBkUpAccess();
 80017f4:	f004 fe92 	bl	800651c <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80017f8:	4b45      	ldr	r3, [pc, #276]	; (8001910 <SystemClock_Config+0x14c>)
 80017fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017fe:	4a44      	ldr	r2, [pc, #272]	; (8001910 <SystemClock_Config+0x14c>)
 8001800:	f023 0318 	bic.w	r3, r3, #24
 8001804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 8001808:	231c      	movs	r3, #28
 800180a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			| RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_MSI;
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800180e:	2301      	movs	r3, #1
 8001810:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001814:	2301      	movs	r3, #1
 8001816:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800181a:	2301      	movs	r3, #1
 800181c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8001820:	2300      	movs	r3, #0
 8001822:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001826:	2360      	movs	r3, #96	; 0x60
 8001828:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182c:	2302      	movs	r3, #2
 800182e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001832:	2301      	movs	r3, #1
 8001834:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 8001838:	2301      	movs	r3, #1
 800183a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 20;
 800183e:	2314      	movs	r3, #20
 8001840:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001844:	2307      	movs	r3, #7
 8001846:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800184a:	2302      	movs	r3, #2
 800184c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001850:	2302      	movs	r3, #2
 8001852:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001856:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800185a:	4618      	mov	r0, r3
 800185c:	f004 fed2 	bl	8006604 <HAL_RCC_OscConfig>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <SystemClock_Config+0xa6>
		Error_Handler();
 8001866:	f000 fa43 	bl	8001cf0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800186a:	230f      	movs	r3, #15
 800186c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001870:	2303      	movs	r3, #3
 8001872:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001876:	2380      	movs	r3, #128	; 0x80
 8001878:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800187c:	2300      	movs	r3, #0
 800187e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001882:	2300      	movs	r3, #0
 8001884:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8001888:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800188c:	2101      	movs	r1, #1
 800188e:	4618      	mov	r0, r3
 8001890:	f005 fa68 	bl	8006d64 <HAL_RCC_ClockConfig>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <SystemClock_Config+0xda>
		Error_Handler();
 800189a:	f000 fa29 	bl	8001cf0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC
 800189e:	4b1d      	ldr	r3, [pc, #116]	; (8001914 <SystemClock_Config+0x150>)
 80018a0:	603b      	str	r3, [r7, #0]
			| RCC_PERIPHCLK_USART2 | RCC_PERIPHCLK_SAI1 | RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USB | RCC_PERIPHCLK_ADC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	63fb      	str	r3, [r7, #60]	; 0x3c
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018a6:	2300      	movs	r3, #0
 80018a8:	63bb      	str	r3, [r7, #56]	; 0x38
	PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 80018aa:	2300      	movs	r3, #0
 80018ac:	667b      	str	r3, [r7, #100]	; 0x64
	PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80018ae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80018b2:	67bb      	str	r3, [r7, #120]	; 0x78
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80018b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80018bc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80018c0:	66fb      	str	r3, [r7, #108]	; 0x6c
	PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80018c2:	2301      	movs	r3, #1
 80018c4:	607b      	str	r3, [r7, #4]
	PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80018c6:	2301      	movs	r3, #1
 80018c8:	60bb      	str	r3, [r7, #8]
	PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80018ca:	2318      	movs	r3, #24
 80018cc:	60fb      	str	r3, [r7, #12]
	PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80018ce:	2307      	movs	r3, #7
 80018d0:	613b      	str	r3, [r7, #16]
	PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80018d2:	2302      	movs	r3, #2
 80018d4:	617b      	str	r3, [r7, #20]
	PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80018d6:	2302      	movs	r3, #2
 80018d8:	61bb      	str	r3, [r7, #24]
	PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK
 80018da:	4b0f      	ldr	r3, [pc, #60]	; (8001918 <SystemClock_Config+0x154>)
 80018dc:	61fb      	str	r3, [r7, #28]
			| RCC_PLLSAI1_48M2CLK | RCC_PLLSAI1_ADC1CLK;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80018de:	463b      	mov	r3, r7
 80018e0:	4618      	mov	r0, r3
 80018e2:	f005 fc43 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d001      	beq.n	80018f0 <SystemClock_Config+0x12c>
		Error_Handler();
 80018ec:	f000 fa00 	bl	8001cf0 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1)
 80018f0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018f4:	f004 fe30 	bl	8006558 <HAL_PWREx_ControlVoltageScaling>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <SystemClock_Config+0x13e>
			!= HAL_OK) {
		Error_Handler();
 80018fe:	f000 f9f7 	bl	8001cf0 <Error_Handler>
	}
	/** Enable MSI Auto calibration
	 */
	HAL_RCCEx_EnableMSIPLLMode();
 8001902:	f005 ff19 	bl	8007738 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001906:	bf00      	nop
 8001908:	37e0      	adds	r7, #224	; 0xe0
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000
 8001914:	00026803 	.word	0x00026803
 8001918:	01110000 	.word	0x01110000

0800191c <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
	Timer4Handle.Instance = TIM4;
 8001922:	4b17      	ldr	r3, [pc, #92]	; (8001980 <MX_TIM4_Init+0x64>)
 8001924:	4a17      	ldr	r2, [pc, #92]	; (8001984 <MX_TIM4_Init+0x68>)
 8001926:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001928:	4b15      	ldr	r3, [pc, #84]	; (8001980 <MX_TIM4_Init+0x64>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 800192e:	4b14      	ldr	r3, [pc, #80]	; (8001980 <MX_TIM4_Init+0x64>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Prescaler = 1; // should be 1 for normal operation
 8001934:	4b12      	ldr	r3, [pc, #72]	; (8001980 <MX_TIM4_Init+0x64>)
 8001936:	2201      	movs	r2, #1
 8001938:	605a      	str	r2, [r3, #4]
	Timer4Handle.Init.Period = 4000 / 0.8018; // 4Mhz/SAMPLING_RATE = 4000000/1000
 800193a:	4b11      	ldr	r3, [pc, #68]	; (8001980 <MX_TIM4_Init+0x64>)
 800193c:	f241 327c 	movw	r2, #4988	; 0x137c
 8001940:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM4_CLK_ENABLE();
 8001942:	4b11      	ldr	r3, [pc, #68]	; (8001988 <MX_TIM4_Init+0x6c>)
 8001944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001946:	4a10      	ldr	r2, [pc, #64]	; (8001988 <MX_TIM4_Init+0x6c>)
 8001948:	f043 0304 	orr.w	r3, r3, #4
 800194c:	6593      	str	r3, [r2, #88]	; 0x58
 800194e:	4b0e      	ldr	r3, [pc, #56]	; (8001988 <MX_TIM4_Init+0x6c>)
 8001950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001952:	f003 0304 	and.w	r3, r3, #4
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
	HAL_TIM_Base_Init(&Timer4Handle);
 800195a:	4809      	ldr	r0, [pc, #36]	; (8001980 <MX_TIM4_Init+0x64>)
 800195c:	f006 f8c6 	bl	8007aec <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&Timer4Handle);
 8001960:	4807      	ldr	r0, [pc, #28]	; (8001980 <MX_TIM4_Init+0x64>)
 8001962:	f006 f8ef 	bl	8007b44 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001966:	2200      	movs	r2, #0
 8001968:	2107      	movs	r1, #7
 800196a:	201e      	movs	r0, #30
 800196c:	f003 f897 	bl	8004a9e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001970:	201e      	movs	r0, #30
 8001972:	f003 f8b0 	bl	8004ad6 <HAL_NVIC_EnableIRQ>

}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	200017fc 	.word	0x200017fc
 8001984:	40000800 	.word	0x40000800
 8001988:	40021000 	.word	0x40021000

0800198c <MX_LCD_Init>:
/**
 * @brief LCD Initialization Function
 * @param None
 * @retval None
 */
static void MX_LCD_Init(void) {
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	/* USER CODE END LCD_Init 0 */

	/* USER CODE BEGIN LCD_Init 1 */

	/* USER CODE END LCD_Init 1 */
	hlcd.Instance = LCD;
 8001990:	4b18      	ldr	r3, [pc, #96]	; (80019f4 <MX_LCD_Init+0x68>)
 8001992:	4a19      	ldr	r2, [pc, #100]	; (80019f8 <MX_LCD_Init+0x6c>)
 8001994:	601a      	str	r2, [r3, #0]
	hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8001996:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <MX_LCD_Init+0x68>)
 8001998:	2200      	movs	r2, #0
 800199a:	605a      	str	r2, [r3, #4]
	hlcd.Init.Divider = LCD_DIVIDER_16;
 800199c:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <MX_LCD_Init+0x68>)
 800199e:	2200      	movs	r2, #0
 80019a0:	609a      	str	r2, [r3, #8]
	hlcd.Init.Duty = LCD_DUTY_1_4;
 80019a2:	4b14      	ldr	r3, [pc, #80]	; (80019f4 <MX_LCD_Init+0x68>)
 80019a4:	220c      	movs	r2, #12
 80019a6:	60da      	str	r2, [r3, #12]
	hlcd.Init.Bias = LCD_BIAS_1_4;
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <MX_LCD_Init+0x68>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	611a      	str	r2, [r3, #16]
	hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80019ae:	4b11      	ldr	r3, [pc, #68]	; (80019f4 <MX_LCD_Init+0x68>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	615a      	str	r2, [r3, #20]
	hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80019b4:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <MX_LCD_Init+0x68>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	619a      	str	r2, [r3, #24]
	hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <MX_LCD_Init+0x68>)
 80019bc:	2200      	movs	r2, #0
 80019be:	61da      	str	r2, [r3, #28]
	hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80019c0:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <MX_LCD_Init+0x68>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	621a      	str	r2, [r3, #32]
	hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80019c6:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <MX_LCD_Init+0x68>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	631a      	str	r2, [r3, #48]	; 0x30
	hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80019cc:	4b09      	ldr	r3, [pc, #36]	; (80019f4 <MX_LCD_Init+0x68>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	629a      	str	r2, [r3, #40]	; 0x28
	hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80019d2:	4b08      	ldr	r3, [pc, #32]	; (80019f4 <MX_LCD_Init+0x68>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	62da      	str	r2, [r3, #44]	; 0x2c
	hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80019d8:	4b06      	ldr	r3, [pc, #24]	; (80019f4 <MX_LCD_Init+0x68>)
 80019da:	2200      	movs	r2, #0
 80019dc:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_LCD_Init(&hlcd) != HAL_OK) {
 80019de:	4805      	ldr	r0, [pc, #20]	; (80019f4 <MX_LCD_Init+0x68>)
 80019e0:	f004 fbd0 	bl	8006184 <HAL_LCD_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_LCD_Init+0x62>
		Error_Handler();
 80019ea:	f000 f981 	bl	8001cf0 <Error_Handler>
	}
	/* USER CODE BEGIN LCD_Init 2 */

	/* USER CODE END LCD_Init 2 */

}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	200018bc 	.word	0x200018bc
 80019f8:	40002400 	.word	0x40002400

080019fc <MX_USART1_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART2;
 8001a00:	4b14      	ldr	r3, [pc, #80]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a02:	4a15      	ldr	r2, [pc, #84]	; (8001a58 <MX_USART1_UART_Init+0x5c>)
 8001a04:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 57600;
 8001a06:	4b13      	ldr	r3, [pc, #76]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a08:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001a0c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a22:	220c      	movs	r2, #12
 8001a24:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a26:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a2c:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a32:	4b08      	ldr	r3, [pc, #32]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001a3e:	4805      	ldr	r0, [pc, #20]	; (8001a54 <MX_USART1_UART_Init+0x58>)
 8001a40:	f006 f944 	bl	8007ccc <HAL_UART_Init>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_USART1_UART_Init+0x52>
		Error_Handler();
 8001a4a:	f000 f951 	bl	8001cf0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */
	//__HAL_UART_ENABLE_IT(&huart2, UART_IT_TC);
	/* USER CODE END USART2_Init 2 */

}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000183c 	.word	0x2000183c
 8001a58:	40004400 	.word	0x40004400

08001a5c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08c      	sub	sp, #48	; 0x30
 8001a60:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001a62:	f107 031c 	add.w	r3, r7, #28
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
 8001a70:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001a72:	4b99      	ldr	r3, [pc, #612]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a76:	4a98      	ldr	r2, [pc, #608]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001a78:	f043 0310 	orr.w	r3, r3, #16
 8001a7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a7e:	4b96      	ldr	r3, [pc, #600]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a82:	f003 0310 	and.w	r3, r3, #16
 8001a86:	61bb      	str	r3, [r7, #24]
 8001a88:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8a:	4b93      	ldr	r3, [pc, #588]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a8e:	4a92      	ldr	r2, [pc, #584]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001a90:	f043 0304 	orr.w	r3, r3, #4
 8001a94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a96:	4b90      	ldr	r3, [pc, #576]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9a:	f003 0304 	and.w	r3, r3, #4
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001aa2:	4b8d      	ldr	r3, [pc, #564]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa6:	4a8c      	ldr	r2, [pc, #560]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aae:	4b8a      	ldr	r3, [pc, #552]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	4b87      	ldr	r3, [pc, #540]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001abe:	4a86      	ldr	r2, [pc, #536]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001ac0:	f043 0301 	orr.w	r3, r3, #1
 8001ac4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ac6:	4b84      	ldr	r3, [pc, #528]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad2:	4b81      	ldr	r3, [pc, #516]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001ad4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ad6:	4a80      	ldr	r2, [pc, #512]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001ad8:	f043 0302 	orr.w	r3, r3, #2
 8001adc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ade:	4b7e      	ldr	r3, [pc, #504]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	60bb      	str	r3, [r7, #8]
 8001ae8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001aea:	4b7b      	ldr	r3, [pc, #492]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001aec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aee:	4a7a      	ldr	r2, [pc, #488]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001af0:	f043 0308 	orr.w	r3, r3, #8
 8001af4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001af6:	4b78      	ldr	r3, [pc, #480]	; (8001cd8 <MX_GPIO_Init+0x27c>)
 8001af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001afa:	f003 0308 	and.w	r3, r3, #8
 8001afe:	607b      	str	r3, [r7, #4]
 8001b00:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin | LD_G_Pin | XL_CS_Pin,
 8001b02:	2200      	movs	r2, #0
 8001b04:	f240 1109 	movw	r1, #265	; 0x109
 8001b08:	4874      	ldr	r0, [pc, #464]	; (8001cdc <MX_GPIO_Init+0x280>)
 8001b0a:	f003 f9bf 	bl	8004e8c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0 | LD_R_Pin | M3V3_REG_ON_Pin,
 8001b0e:	2200      	movs	r2, #0
 8001b10:	210d      	movs	r1, #13
 8001b12:	4873      	ldr	r0, [pc, #460]	; (8001ce0 <MX_GPIO_Init+0x284>)
 8001b14:	f003 f9ba 	bl	8004e8c <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin,
 8001b18:	2201      	movs	r2, #1
 8001b1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b1e:	4871      	ldr	r0, [pc, #452]	; (8001ce4 <MX_GPIO_Init+0x288>)
 8001b20:	f003 f9b4 	bl	8004e8c <HAL_GPIO_WritePin>
			GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001b24:	2200      	movs	r2, #0
 8001b26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b2a:	486e      	ldr	r0, [pc, #440]	; (8001ce4 <MX_GPIO_Init+0x288>)
 8001b2c:	f003 f9ae 	bl	8004e8c <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001b30:	2200      	movs	r2, #0
 8001b32:	2180      	movs	r1, #128	; 0x80
 8001b34:	486c      	ldr	r0, [pc, #432]	; (8001ce8 <MX_GPIO_Init+0x28c>)
 8001b36:	f003 f9a9 	bl	8004e8c <HAL_GPIO_WritePin>

	/*Configure GPIO pin : AUDIO_RST_Pin */
	GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001b3a:	2308      	movs	r3, #8
 8001b3c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b46:	2302      	movs	r3, #2
 8001b48:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4862      	ldr	r0, [pc, #392]	; (8001cdc <MX_GPIO_Init+0x280>)
 8001b52:	f002 ffdb 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin | OTG_FS_OverCurrent_Pin;
 8001b56:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001b5a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001b5c:	4b63      	ldr	r3, [pc, #396]	; (8001cec <MX_GPIO_Init+0x290>)
 8001b5e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b60:	2300      	movs	r3, #0
 8001b62:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b64:	f107 031c 	add.w	r3, r7, #28
 8001b68:	4619      	mov	r1, r3
 8001b6a:	485e      	ldr	r0, [pc, #376]	; (8001ce4 <MX_GPIO_Init+0x288>)
 8001b6c:	f002 ffce 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | MAG_INT_Pin | MAG_DRDY_Pin;
 8001b70:	2307      	movs	r3, #7
 8001b72:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b74:	2300      	movs	r3, #0
 8001b76:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b7c:	f107 031c 	add.w	r3, r7, #28
 8001b80:	4619      	mov	r1, r3
 8001b82:	4858      	ldr	r0, [pc, #352]	; (8001ce4 <MX_GPIO_Init+0x288>)
 8001b84:	f002 ffc2 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
	GPIO_InitStruct.Pin = JOY_LEFT_Pin | JOY_RIGHT_Pin | JOY_UP_Pin
 8001b88:	232e      	movs	r3, #46	; 0x2e
 8001b8a:	61fb      	str	r3, [r7, #28]
			| JOY_DOWN_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b90:	2302      	movs	r3, #2
 8001b92:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b94:	f107 031c 	add.w	r3, r7, #28
 8001b98:	4619      	mov	r1, r3
 8001b9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b9e:	f002 ffb5 	bl	8004b0c <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ba6:	2303      	movs	r3, #3
 8001ba8:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bb2:	f107 031c 	add.w	r3, r7, #28
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bbc:	f002 ffa6 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : MFX_WAKEUP_Pin */
	GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001bc0:	2310      	movs	r3, #16
 8001bc2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bc4:	4b49      	ldr	r3, [pc, #292]	; (8001cec <MX_GPIO_Init+0x290>)
 8001bc6:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001bcc:	f107 031c 	add.w	r3, r7, #28
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bd6:	f002 ff99 	bl	8004b0c <HAL_GPIO_Init>
//	GPIO_InitStruct.Pull = GPIO_NOPULL;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

	/*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001bda:	23c0      	movs	r3, #192	; 0xc0
 8001bdc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bde:	2301      	movs	r3, #1
 8001be0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be2:	2301      	movs	r3, #1
 8001be4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001be6:	2302      	movs	r3, #2
 8001be8:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bea:	f107 031c 	add.w	r3, r7, #28
 8001bee:	4619      	mov	r1, r3
 8001bf0:	483b      	ldr	r0, [pc, #236]	; (8001ce0 <MX_GPIO_Init+0x284>)
 8001bf2:	f002 ff8b 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD_R_Pin */
	GPIO_InitStruct.Pin = LD_R_Pin;
 8001bf6:	2304      	movs	r3, #4
 8001bf8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bfe:	2301      	movs	r3, #1
 8001c00:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c02:	2303      	movs	r3, #3
 8001c04:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001c06:	f107 031c 	add.w	r3, r7, #28
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	4834      	ldr	r0, [pc, #208]	; (8001ce0 <MX_GPIO_Init+0x284>)
 8001c0e:	f002 ff7d 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD_G_Pin */
	GPIO_InitStruct.Pin = LD_G_Pin;
 8001c12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c16:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c20:	2303      	movs	r3, #3
 8001c22:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001c24:	f107 031c 	add.w	r3, r7, #28
 8001c28:	4619      	mov	r1, r3
 8001c2a:	482c      	ldr	r0, [pc, #176]	; (8001cdc <MX_GPIO_Init+0x280>)
 8001c2c:	f002 ff6e 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin | OTG_FS_VBUS_Pin;
 8001c30:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001c34:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c36:	2301      	movs	r3, #1
 8001c38:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c42:	f107 031c 	add.w	r3, r7, #28
 8001c46:	4619      	mov	r1, r3
 8001c48:	4826      	ldr	r0, [pc, #152]	; (8001ce4 <MX_GPIO_Init+0x288>)
 8001c4a:	f002 ff5f 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
	GPIO_InitStruct.Pin = EXT_RST_Pin | GYRO_INT1_Pin;
 8001c4e:	2305      	movs	r3, #5
 8001c50:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c52:	4b26      	ldr	r3, [pc, #152]	; (8001cec <MX_GPIO_Init+0x290>)
 8001c54:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c5a:	f107 031c 	add.w	r3, r7, #28
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4821      	ldr	r0, [pc, #132]	; (8001ce8 <MX_GPIO_Init+0x28c>)
 8001c62:	f002 ff53 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : GYRO_CS_Pin */
	GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001c66:	2380      	movs	r3, #128	; 0x80
 8001c68:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c72:	2303      	movs	r3, #3
 8001c74:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001c76:	f107 031c 	add.w	r3, r7, #28
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	481a      	ldr	r0, [pc, #104]	; (8001ce8 <MX_GPIO_Init+0x28c>)
 8001c7e:	f002 ff45 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : GYRO_INT2_Pin */
	GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001c82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c86:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c88:	4b18      	ldr	r3, [pc, #96]	; (8001cec <MX_GPIO_Init+0x290>)
 8001c8a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001c90:	f107 031c 	add.w	r3, r7, #28
 8001c94:	4619      	mov	r1, r3
 8001c96:	4812      	ldr	r0, [pc, #72]	; (8001ce0 <MX_GPIO_Init+0x284>)
 8001c98:	f002 ff38 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : XL_CS_Pin */
	GPIO_InitStruct.Pin = XL_CS_Pin;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001cac:	f107 031c 	add.w	r3, r7, #28
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	480a      	ldr	r0, [pc, #40]	; (8001cdc <MX_GPIO_Init+0x280>)
 8001cb4:	f002 ff2a 	bl	8004b0c <HAL_GPIO_Init>

	/*Configure GPIO pin : XL_INT_Pin */
	GPIO_InitStruct.Pin = XL_INT_Pin;
 8001cb8:	2302      	movs	r3, #2
 8001cba:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001cbc:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <MX_GPIO_Init+0x290>)
 8001cbe:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001cc4:	f107 031c 	add.w	r3, r7, #28
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4804      	ldr	r0, [pc, #16]	; (8001cdc <MX_GPIO_Init+0x280>)
 8001ccc:	f002 ff1e 	bl	8004b0c <HAL_GPIO_Init>

}
 8001cd0:	bf00      	nop
 8001cd2:	3730      	adds	r7, #48	; 0x30
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40021000 	.word	0x40021000
 8001cdc:	48001000 	.word	0x48001000
 8001ce0:	48000400 	.word	0x48000400
 8001ce4:	48000800 	.word	0x48000800
 8001ce8:	48000c00 	.word	0x48000c00
 8001cec:	10120000 	.word	0x10120000

08001cf0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
	...

08001d00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d06:	4b0f      	ldr	r3, [pc, #60]	; (8001d44 <HAL_MspInit+0x44>)
 8001d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d0a:	4a0e      	ldr	r2, [pc, #56]	; (8001d44 <HAL_MspInit+0x44>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	6613      	str	r3, [r2, #96]	; 0x60
 8001d12:	4b0c      	ldr	r3, [pc, #48]	; (8001d44 <HAL_MspInit+0x44>)
 8001d14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	607b      	str	r3, [r7, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d1e:	4b09      	ldr	r3, [pc, #36]	; (8001d44 <HAL_MspInit+0x44>)
 8001d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d22:	4a08      	ldr	r2, [pc, #32]	; (8001d44 <HAL_MspInit+0x44>)
 8001d24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d28:	6593      	str	r3, [r2, #88]	; 0x58
 8001d2a:	4b06      	ldr	r3, [pc, #24]	; (8001d44 <HAL_MspInit+0x44>)
 8001d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d32:	603b      	str	r3, [r7, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d36:	bf00      	nop
 8001d38:	370c      	adds	r7, #12
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d40:	4770      	bx	lr
 8001d42:	bf00      	nop
 8001d44:	40021000 	.word	0x40021000

08001d48 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b08a      	sub	sp, #40	; 0x28
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d50:	f107 0314 	add.w	r3, r7, #20
 8001d54:	2200      	movs	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	605a      	str	r2, [r3, #4]
 8001d5a:	609a      	str	r2, [r3, #8]
 8001d5c:	60da      	str	r2, [r3, #12]
 8001d5e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a25      	ldr	r2, [pc, #148]	; (8001dfc <HAL_ADC_MspInit+0xb4>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d144      	bne.n	8001df4 <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001d6a:	4b25      	ldr	r3, [pc, #148]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001d6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6e:	4a24      	ldr	r2, [pc, #144]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001d70:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d76:	4b22      	ldr	r3, [pc, #136]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d7e:	613b      	str	r3, [r7, #16]
 8001d80:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d82:	4b1f      	ldr	r3, [pc, #124]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001d84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d86:	4a1e      	ldr	r2, [pc, #120]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d8e:	4b1c      	ldr	r3, [pc, #112]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001d90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	4b19      	ldr	r3, [pc, #100]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001d9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d9e:	4a18      	ldr	r2, [pc, #96]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001da6:	4b16      	ldr	r3, [pc, #88]	; (8001e00 <HAL_ADC_MspInit+0xb8>)
 8001da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001db2:	2301      	movs	r3, #1
 8001db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001db6:	230b      	movs	r3, #11
 8001db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbe:	f107 0314 	add.w	r3, r7, #20
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dc8:	f002 fea0 	bl	8004b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001dcc:	2302      	movs	r3, #2
 8001dce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001dd0:	230b      	movs	r3, #11
 8001dd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4809      	ldr	r0, [pc, #36]	; (8001e04 <HAL_ADC_MspInit+0xbc>)
 8001de0:	f002 fe94 	bl	8004b0c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001de4:	2200      	movs	r2, #0
 8001de6:	2100      	movs	r1, #0
 8001de8:	2012      	movs	r0, #18
 8001dea:	f002 fe58 	bl	8004a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001dee:	2012      	movs	r0, #18
 8001df0:	f002 fe71 	bl	8004ad6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001df4:	bf00      	nop
 8001df6:	3728      	adds	r7, #40	; 0x28
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	50040000 	.word	0x50040000
 8001e00:	40021000 	.word	0x40021000
 8001e04:	48000400 	.word	0x48000400

08001e08 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b08c      	sub	sp, #48	; 0x30
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e10:	f107 031c 	add.w	r3, r7, #28
 8001e14:	2200      	movs	r2, #0
 8001e16:	601a      	str	r2, [r3, #0]
 8001e18:	605a      	str	r2, [r3, #4]
 8001e1a:	609a      	str	r2, [r3, #8]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a44      	ldr	r2, [pc, #272]	; (8001f38 <HAL_LCD_MspInit+0x130>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	f040 8081 	bne.w	8001f2e <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001e2c:	4b43      	ldr	r3, [pc, #268]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e30:	4a42      	ldr	r2, [pc, #264]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e36:	6593      	str	r3, [r2, #88]	; 0x58
 8001e38:	4b40      	ldr	r3, [pc, #256]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e40:	61bb      	str	r3, [r7, #24]
 8001e42:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e44:	4b3d      	ldr	r3, [pc, #244]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e48:	4a3c      	ldr	r2, [pc, #240]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e4a:	f043 0304 	orr.w	r3, r3, #4
 8001e4e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e50:	4b3a      	ldr	r3, [pc, #232]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e54:	f003 0304 	and.w	r3, r3, #4
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e5c:	4b37      	ldr	r3, [pc, #220]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e60:	4a36      	ldr	r2, [pc, #216]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e68:	4b34      	ldr	r3, [pc, #208]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e6c:	f003 0301 	and.w	r3, r3, #1
 8001e70:	613b      	str	r3, [r7, #16]
 8001e72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e74:	4b31      	ldr	r3, [pc, #196]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e78:	4a30      	ldr	r2, [pc, #192]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e7a:	f043 0302 	orr.w	r3, r3, #2
 8001e7e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e80:	4b2e      	ldr	r3, [pc, #184]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	60fb      	str	r3, [r7, #12]
 8001e8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e8c:	4b2b      	ldr	r3, [pc, #172]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e90:	4a2a      	ldr	r2, [pc, #168]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e92:	f043 0308 	orr.w	r3, r3, #8
 8001e96:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e98:	4b28      	ldr	r3, [pc, #160]	; (8001f3c <HAL_LCD_MspInit+0x134>)
 8001e9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9c:	f003 0308 	and.w	r3, r3, #8
 8001ea0:	60bb      	str	r3, [r7, #8]
 8001ea2:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8001ea4:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8001ea8:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001eb6:	230b      	movs	r3, #11
 8001eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eba:	f107 031c 	add.w	r3, r7, #28
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	481f      	ldr	r0, [pc, #124]	; (8001f40 <HAL_LCD_MspInit+0x138>)
 8001ec2:	f002 fe23 	bl	8004b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8001ec6:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8001eca:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001ed8:	230b      	movs	r3, #11
 8001eda:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001edc:	f107 031c 	add.w	r3, r7, #28
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ee6:	f002 fe11 	bl	8004b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 8001eea:	f24f 2330 	movw	r3, #62000	; 0xf230
 8001eee:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001efc:	230b      	movs	r3, #11
 8001efe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f00:	f107 031c 	add.w	r3, r7, #28
 8001f04:	4619      	mov	r1, r3
 8001f06:	480f      	ldr	r0, [pc, #60]	; (8001f44 <HAL_LCD_MspInit+0x13c>)
 8001f08:	f002 fe00 	bl	8004b0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8001f0c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8001f10:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f12:	2302      	movs	r3, #2
 8001f14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8001f1e:	230b      	movs	r3, #11
 8001f20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f22:	f107 031c 	add.w	r3, r7, #28
 8001f26:	4619      	mov	r1, r3
 8001f28:	4807      	ldr	r0, [pc, #28]	; (8001f48 <HAL_LCD_MspInit+0x140>)
 8001f2a:	f002 fdef 	bl	8004b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 8001f2e:	bf00      	nop
 8001f30:	3730      	adds	r7, #48	; 0x30
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	40002400 	.word	0x40002400
 8001f3c:	40021000 	.word	0x40021000
 8001f40:	48000800 	.word	0x48000800
 8001f44:	48000400 	.word	0x48000400
 8001f48:	48000c00 	.word	0x48000c00

08001f4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a0d      	ldr	r2, [pc, #52]	; (8001f90 <HAL_TIM_Base_MspInit+0x44>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d113      	bne.n	8001f86 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001f5e:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <HAL_TIM_Base_MspInit+0x48>)
 8001f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f62:	4a0c      	ldr	r2, [pc, #48]	; (8001f94 <HAL_TIM_Base_MspInit+0x48>)
 8001f64:	f043 0304 	orr.w	r3, r3, #4
 8001f68:	6593      	str	r3, [r2, #88]	; 0x58
 8001f6a:	4b0a      	ldr	r3, [pc, #40]	; (8001f94 <HAL_TIM_Base_MspInit+0x48>)
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6e:	f003 0304 	and.w	r3, r3, #4
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001f76:	2200      	movs	r2, #0
 8001f78:	2100      	movs	r1, #0
 8001f7a:	201e      	movs	r0, #30
 8001f7c:	f002 fd8f 	bl	8004a9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001f80:	201e      	movs	r0, #30
 8001f82:	f002 fda8 	bl	8004ad6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001f86:	bf00      	nop
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40000800 	.word	0x40000800
 8001f94:	40021000 	.word	0x40021000

08001f98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08a      	sub	sp, #40	; 0x28
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa0:	f107 0314 	add.w	r3, r7, #20
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]
 8001fac:	60da      	str	r2, [r3, #12]
 8001fae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a17      	ldr	r2, [pc, #92]	; (8002014 <HAL_UART_MspInit+0x7c>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d127      	bne.n	800200a <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fba:	4b17      	ldr	r3, [pc, #92]	; (8002018 <HAL_UART_MspInit+0x80>)
 8001fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fbe:	4a16      	ldr	r2, [pc, #88]	; (8002018 <HAL_UART_MspInit+0x80>)
 8001fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fc4:	6593      	str	r3, [r2, #88]	; 0x58
 8001fc6:	4b14      	ldr	r3, [pc, #80]	; (8002018 <HAL_UART_MspInit+0x80>)
 8001fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fce:	613b      	str	r3, [r7, #16]
 8001fd0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fd2:	4b11      	ldr	r3, [pc, #68]	; (8002018 <HAL_UART_MspInit+0x80>)
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd6:	4a10      	ldr	r2, [pc, #64]	; (8002018 <HAL_UART_MspInit+0x80>)
 8001fd8:	f043 0308 	orr.w	r3, r3, #8
 8001fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fde:	4b0e      	ldr	r3, [pc, #56]	; (8002018 <HAL_UART_MspInit+0x80>)
 8001fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe2:	f003 0308 	and.w	r3, r3, #8
 8001fe6:	60fb      	str	r3, [r7, #12]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fea:	2360      	movs	r3, #96	; 0x60
 8001fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fee:	2302      	movs	r3, #2
 8001ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ffa:	2307      	movs	r3, #7
 8001ffc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ffe:	f107 0314 	add.w	r3, r7, #20
 8002002:	4619      	mov	r1, r3
 8002004:	4805      	ldr	r0, [pc, #20]	; (800201c <HAL_UART_MspInit+0x84>)
 8002006:	f002 fd81 	bl	8004b0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800200a:	bf00      	nop
 800200c:	3728      	adds	r7, #40	; 0x28
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40004400 	.word	0x40004400
 8002018:	40021000 	.word	0x40021000
 800201c:	48000c00 	.word	0x48000c00

08002020 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002024:	bf00      	nop
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800202e:	b480      	push	{r7}
 8002030:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002032:	e7fe      	b.n	8002032 <HardFault_Handler+0x4>

08002034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002038:	e7fe      	b.n	8002038 <MemManage_Handler+0x4>

0800203a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800203a:	b480      	push	{r7}
 800203c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800203e:	e7fe      	b.n	800203e <BusFault_Handler+0x4>

08002040 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002044:	e7fe      	b.n	8002044 <UsageFault_Handler+0x4>

08002046 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002046:	b480      	push	{r7}
 8002048:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800204a:	bf00      	nop
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002066:	bf00      	nop
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002074:	f000 fe9a 	bl	8002dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002078:	bf00      	nop
 800207a:	bd80      	pop	{r7, pc}

0800207c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002080:	4802      	ldr	r0, [pc, #8]	; (800208c <ADC1_2_IRQHandler+0x10>)
 8002082:	f001 fc2b 	bl	80038dc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000250 	.word	0x20000250

08002090 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002094:	4802      	ldr	r0, [pc, #8]	; (80020a0 <OTG_FS_IRQHandler+0x10>)
 8002096:	f002 ff2a 	bl	8004eee <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	20003610 	.word	0x20003610

080020a4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b084      	sub	sp, #16
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80020ac:	4b11      	ldr	r3, [pc, #68]	; (80020f4 <_sbrk+0x50>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d102      	bne.n	80020ba <_sbrk+0x16>
		heap_end = &end;
 80020b4:	4b0f      	ldr	r3, [pc, #60]	; (80020f4 <_sbrk+0x50>)
 80020b6:	4a10      	ldr	r2, [pc, #64]	; (80020f8 <_sbrk+0x54>)
 80020b8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80020ba:	4b0e      	ldr	r3, [pc, #56]	; (80020f4 <_sbrk+0x50>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80020c0:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <_sbrk+0x50>)
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4413      	add	r3, r2
 80020c8:	466a      	mov	r2, sp
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d907      	bls.n	80020de <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80020ce:	f007 fd67 	bl	8009ba0 <__errno>
 80020d2:	4602      	mov	r2, r0
 80020d4:	230c      	movs	r3, #12
 80020d6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80020d8:	f04f 33ff 	mov.w	r3, #4294967295
 80020dc:	e006      	b.n	80020ec <_sbrk+0x48>
	}

	heap_end += incr;
 80020de:	4b05      	ldr	r3, [pc, #20]	; (80020f4 <_sbrk+0x50>)
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4413      	add	r3, r2
 80020e6:	4a03      	ldr	r2, [pc, #12]	; (80020f4 <_sbrk+0x50>)
 80020e8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80020ea:	68fb      	ldr	r3, [r7, #12]
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3710      	adds	r7, #16
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	20000244 	.word	0x20000244
 80020f8:	200038d8 	.word	0x200038d8

080020fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002100:	4b17      	ldr	r3, [pc, #92]	; (8002160 <SystemInit+0x64>)
 8002102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002106:	4a16      	ldr	r2, [pc, #88]	; (8002160 <SystemInit+0x64>)
 8002108:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800210c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002110:	4b14      	ldr	r3, [pc, #80]	; (8002164 <SystemInit+0x68>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a13      	ldr	r2, [pc, #76]	; (8002164 <SystemInit+0x68>)
 8002116:	f043 0301 	orr.w	r3, r3, #1
 800211a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800211c:	4b11      	ldr	r3, [pc, #68]	; (8002164 <SystemInit+0x68>)
 800211e:	2200      	movs	r2, #0
 8002120:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8002122:	4b10      	ldr	r3, [pc, #64]	; (8002164 <SystemInit+0x68>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a0f      	ldr	r2, [pc, #60]	; (8002164 <SystemInit+0x68>)
 8002128:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800212c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002130:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002132:	4b0c      	ldr	r3, [pc, #48]	; (8002164 <SystemInit+0x68>)
 8002134:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002138:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800213a:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <SystemInit+0x68>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a09      	ldr	r2, [pc, #36]	; (8002164 <SystemInit+0x68>)
 8002140:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002144:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002146:	4b07      	ldr	r3, [pc, #28]	; (8002164 <SystemInit+0x68>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800214c:	4b04      	ldr	r3, [pc, #16]	; (8002160 <SystemInit+0x64>)
 800214e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002152:	609a      	str	r2, [r3, #8]
#endif
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	e000ed00 	.word	0xe000ed00
 8002164:	40021000 	.word	0x40021000

08002168 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002168:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021a0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800216c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800216e:	e003      	b.n	8002178 <LoopCopyDataInit>

08002170 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002170:	4b0c      	ldr	r3, [pc, #48]	; (80021a4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002172:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002174:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002176:	3104      	adds	r1, #4

08002178 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002178:	480b      	ldr	r0, [pc, #44]	; (80021a8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800217a:	4b0c      	ldr	r3, [pc, #48]	; (80021ac <LoopForever+0xe>)
	adds	r2, r0, r1
 800217c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800217e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002180:	d3f6      	bcc.n	8002170 <CopyDataInit>
	ldr	r2, =_sbss
 8002182:	4a0b      	ldr	r2, [pc, #44]	; (80021b0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002184:	e002      	b.n	800218c <LoopFillZerobss>

08002186 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002186:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002188:	f842 3b04 	str.w	r3, [r2], #4

0800218c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800218c:	4b09      	ldr	r3, [pc, #36]	; (80021b4 <LoopForever+0x16>)
	cmp	r2, r3
 800218e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002190:	d3f9      	bcc.n	8002186 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002192:	f7ff ffb3 	bl	80020fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002196:	f007 fd09 	bl	8009bac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800219a:	f7ff fa9f 	bl	80016dc <main>

0800219e <LoopForever>:

LoopForever:
    b LoopForever
 800219e:	e7fe      	b.n	800219e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80021a0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80021a4:	080141f8 	.word	0x080141f8
	ldr	r0, =_sdata
 80021a8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80021ac:	200001fc 	.word	0x200001fc
	ldr	r2, =_sbss
 80021b0:	200001fc 	.word	0x200001fc
	ldr	r3, = _ebss
 80021b4:	200038d8 	.word	0x200038d8

080021b8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021b8:	e7fe      	b.n	80021b8 <ADC3_IRQHandler>
	...

080021bc <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	71fb      	strb	r3, [r7, #7]
 80021c6:	e012      	b.n	80021ee <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 80021c8:	79fb      	ldrb	r3, [r7, #7]
 80021ca:	4a0d      	ldr	r2, [pc, #52]	; (8002200 <BSP_JOY_GetState+0x44>)
 80021cc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80021d0:	79fb      	ldrb	r3, [r7, #7]
 80021d2:	4a0c      	ldr	r2, [pc, #48]	; (8002204 <BSP_JOY_GetState+0x48>)
 80021d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80021d8:	4619      	mov	r1, r3
 80021da:	f002 fe3f 	bl	8004e5c <HAL_GPIO_ReadPin>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d101      	bne.n	80021e8 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	e006      	b.n	80021f6 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 80021e8:	79fb      	ldrb	r3, [r7, #7]
 80021ea:	3301      	adds	r3, #1
 80021ec:	71fb      	strb	r3, [r7, #7]
 80021ee:	79fb      	ldrb	r3, [r7, #7]
 80021f0:	2b04      	cmp	r3, #4
 80021f2:	d9e9      	bls.n	80021c8 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 80021f4:	2305      	movs	r3, #5
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	2000000c 	.word	0x2000000c
 8002204:	0800b760 	.word	0x0800b760

08002208 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800220c:	4b19      	ldr	r3, [pc, #100]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 800220e:	4a1a      	ldr	r2, [pc, #104]	; (8002278 <BSP_LCD_GLASS_Init+0x70>)
 8002210:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8002212:	4b18      	ldr	r3, [pc, #96]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002214:	2200      	movs	r2, #0
 8002216:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002218:	4b16      	ldr	r3, [pc, #88]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 800221a:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800221e:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8002220:	4b14      	ldr	r3, [pc, #80]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002222:	220c      	movs	r2, #12
 8002224:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8002226:	4b13      	ldr	r3, [pc, #76]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002228:	2240      	movs	r2, #64	; 0x40
 800222a:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 800222e:	2200      	movs	r2, #0
 8002230:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8002232:	4b10      	ldr	r3, [pc, #64]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002234:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 8002238:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 800223c:	2200      	movs	r2, #0
 800223e:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002242:	2240      	movs	r2, #64	; 0x40
 8002244:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8002246:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002248:	2200      	movs	r2, #0
 800224a:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800224c:	4b09      	ldr	r3, [pc, #36]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 800224e:	2200      	movs	r2, #0
 8002250:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002254:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002258:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800225a:	4b06      	ldr	r3, [pc, #24]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 800225c:	2200      	movs	r2, #0
 800225e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 8002260:	4804      	ldr	r0, [pc, #16]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002262:	f000 f839 	bl	80022d8 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 8002266:	4803      	ldr	r0, [pc, #12]	; (8002274 <BSP_LCD_GLASS_Init+0x6c>)
 8002268:	f003 ff8c 	bl	8006184 <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800226c:	f000 f82a 	bl	80022c4 <BSP_LCD_GLASS_Clear>
}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}
 8002274:	200035d0 	.word	0x200035d0
 8002278:	40002400 	.word	0x40002400

0800227c <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002284:	2300      	movs	r3, #0
 8002286:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002288:	e00b      	b.n	80022a2 <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	2200      	movs	r2, #0
 800228e:	2100      	movs	r1, #0
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 f9b1 	bl	80025f8 <WriteChar>

    /* Point on the next character */
    ptr++;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3301      	adds	r3, #1
 800229a:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	3301      	adds	r3, #1
 80022a0:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d002      	beq.n	80022b0 <BSP_LCD_GLASS_DisplayString+0x34>
 80022aa:	7bfb      	ldrb	r3, [r7, #15]
 80022ac:	2b05      	cmp	r3, #5
 80022ae:	d9ec      	bls.n	800228a <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80022b0:	4803      	ldr	r0, [pc, #12]	; (80022c0 <BSP_LCD_GLASS_DisplayString+0x44>)
 80022b2:	f004 f8d8 	bl	8006466 <HAL_LCD_UpdateDisplayRequest>
}
 80022b6:	bf00      	nop
 80022b8:	3710      	adds	r7, #16
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	200035d0 	.word	0x200035d0

080022c4 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 80022c8:	4802      	ldr	r0, [pc, #8]	; (80022d4 <BSP_LCD_GLASS_Clear+0x10>)
 80022ca:	f004 f876 	bl	80063ba <HAL_LCD_Clear>
}
 80022ce:	bf00      	nop
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	200035d0 	.word	0x200035d0

080022d8 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b0c0      	sub	sp, #256	; 0x100
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 80022e0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
 80022ee:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 80022f0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80022f4:	2244      	movs	r2, #68	; 0x44
 80022f6:	2100      	movs	r1, #0
 80022f8:	4618      	mov	r0, r3
 80022fa:	f007 fc8e 	bl	8009c1a <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 80022fe:	f107 0320 	add.w	r3, r7, #32
 8002302:	2288      	movs	r2, #136	; 0x88
 8002304:	2100      	movs	r1, #0
 8002306:	4618      	mov	r0, r3
 8002308:	f007 fc87 	bl	8009c1a <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800230c:	4b51      	ldr	r3, [pc, #324]	; (8002454 <LCD_MspInit+0x17c>)
 800230e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002310:	4a50      	ldr	r2, [pc, #320]	; (8002454 <LCD_MspInit+0x17c>)
 8002312:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002316:	6593      	str	r3, [r2, #88]	; 0x58
 8002318:	4b4e      	ldr	r3, [pc, #312]	; (8002454 <LCD_MspInit+0x17c>)
 800231a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800231c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002320:	61fb      	str	r3, [r7, #28]
 8002322:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8002324:	2304      	movs	r3, #4
 8002326:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800232a:	2300      	movs	r3, #0
 800232c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8002330:	2301      	movs	r3, #1
 8002332:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8002336:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800233a:	4618      	mov	r0, r3
 800233c:	f004 f962 	bl	8006604 <HAL_RCC_OscConfig>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d000      	beq.n	8002348 <LCD_MspInit+0x70>
  {
    while (1);
 8002346:	e7fe      	b.n	8002346 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002348:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800234c:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800234e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002352:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8002356:	f107 0320 	add.w	r3, r7, #32
 800235a:	4618      	mov	r0, r3
 800235c:	f004 ff06 	bl	800716c <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002360:	4b3c      	ldr	r3, [pc, #240]	; (8002454 <LCD_MspInit+0x17c>)
 8002362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002364:	4a3b      	ldr	r2, [pc, #236]	; (8002454 <LCD_MspInit+0x17c>)
 8002366:	f043 0301 	orr.w	r3, r3, #1
 800236a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800236c:	4b39      	ldr	r3, [pc, #228]	; (8002454 <LCD_MspInit+0x17c>)
 800236e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	61bb      	str	r3, [r7, #24]
 8002376:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002378:	4b36      	ldr	r3, [pc, #216]	; (8002454 <LCD_MspInit+0x17c>)
 800237a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800237c:	4a35      	ldr	r2, [pc, #212]	; (8002454 <LCD_MspInit+0x17c>)
 800237e:	f043 0302 	orr.w	r3, r3, #2
 8002382:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002384:	4b33      	ldr	r3, [pc, #204]	; (8002454 <LCD_MspInit+0x17c>)
 8002386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002388:	f003 0302 	and.w	r3, r3, #2
 800238c:	617b      	str	r3, [r7, #20]
 800238e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002390:	4b30      	ldr	r3, [pc, #192]	; (8002454 <LCD_MspInit+0x17c>)
 8002392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002394:	4a2f      	ldr	r2, [pc, #188]	; (8002454 <LCD_MspInit+0x17c>)
 8002396:	f043 0304 	orr.w	r3, r3, #4
 800239a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800239c:	4b2d      	ldr	r3, [pc, #180]	; (8002454 <LCD_MspInit+0x17c>)
 800239e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80023a8:	4b2a      	ldr	r3, [pc, #168]	; (8002454 <LCD_MspInit+0x17c>)
 80023aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ac:	4a29      	ldr	r2, [pc, #164]	; (8002454 <LCD_MspInit+0x17c>)
 80023ae:	f043 0308 	orr.w	r3, r3, #8
 80023b2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023b4:	4b27      	ldr	r3, [pc, #156]	; (8002454 <LCD_MspInit+0x17c>)
 80023b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023b8:	f003 0308 	and.w	r3, r3, #8
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 80023c0:	f248 73c0 	movw	r3, #34752	; 0x87c0
 80023c4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 80023c8:	2302      	movs	r3, #2
 80023ca:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 80023ce:	2300      	movs	r3, #0
 80023d0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d4:	2303      	movs	r3, #3
 80023d6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 80023da:	230b      	movs	r3, #11
 80023dc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80023e0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80023e4:	4619      	mov	r1, r3
 80023e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ea:	f002 fb8f 	bl	8004b0c <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 80023ee:	f24f 2333 	movw	r3, #62003	; 0xf233
 80023f2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 80023f6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80023fa:	4619      	mov	r1, r3
 80023fc:	4816      	ldr	r0, [pc, #88]	; (8002458 <LCD_MspInit+0x180>)
 80023fe:	f002 fb85 	bl	8004b0c <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8002402:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002406:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800240a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800240e:	4619      	mov	r1, r3
 8002410:	4812      	ldr	r0, [pc, #72]	; (800245c <LCD_MspInit+0x184>)
 8002412:	f002 fb7b 	bl	8004b0c <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002416:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800241a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800241e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002422:	4619      	mov	r1, r3
 8002424:	480e      	ldr	r0, [pc, #56]	; (8002460 <LCD_MspInit+0x188>)
 8002426:	f002 fb71 	bl	8004b0c <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800242a:	2002      	movs	r0, #2
 800242c:	f000 fcdc 	bl	8002de8 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 8002430:	4b08      	ldr	r3, [pc, #32]	; (8002454 <LCD_MspInit+0x17c>)
 8002432:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002434:	4a07      	ldr	r2, [pc, #28]	; (8002454 <LCD_MspInit+0x17c>)
 8002436:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800243a:	6593      	str	r3, [r2, #88]	; 0x58
 800243c:	4b05      	ldr	r3, [pc, #20]	; (8002454 <LCD_MspInit+0x17c>)
 800243e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002444:	60bb      	str	r3, [r7, #8]
 8002446:	68bb      	ldr	r3, [r7, #8]
}
 8002448:	bf00      	nop
 800244a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40021000 	.word	0x40021000
 8002458:	48000400 	.word	0x48000400
 800245c:	48000800 	.word	0x48000800
 8002460:	48000c00 	.word	0x48000c00

08002464 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 8002464:	b480      	push	{r7}
 8002466:	b085      	sub	sp, #20
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
 800246c:	460b      	mov	r3, r1
 800246e:	70fb      	strb	r3, [r7, #3]
 8002470:	4613      	mov	r3, r2
 8002472:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 8002474:	2300      	movs	r3, #0
 8002476:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	737b      	strb	r3, [r7, #13]
 800247c:	2300      	movs	r3, #0
 800247e:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b2f      	cmp	r3, #47	; 0x2f
 8002486:	d04d      	beq.n	8002524 <Convert+0xc0>
 8002488:	2b2f      	cmp	r3, #47	; 0x2f
 800248a:	dc11      	bgt.n	80024b0 <Convert+0x4c>
 800248c:	2b29      	cmp	r3, #41	; 0x29
 800248e:	d02e      	beq.n	80024ee <Convert+0x8a>
 8002490:	2b29      	cmp	r3, #41	; 0x29
 8002492:	dc06      	bgt.n	80024a2 <Convert+0x3e>
 8002494:	2b25      	cmp	r3, #37	; 0x25
 8002496:	d04c      	beq.n	8002532 <Convert+0xce>
 8002498:	2b28      	cmp	r3, #40	; 0x28
 800249a:	d025      	beq.n	80024e8 <Convert+0x84>
 800249c:	2b20      	cmp	r3, #32
 800249e:	d01c      	beq.n	80024da <Convert+0x76>
 80024a0:	e057      	b.n	8002552 <Convert+0xee>
 80024a2:	2b2b      	cmp	r3, #43	; 0x2b
 80024a4:	d03a      	beq.n	800251c <Convert+0xb8>
 80024a6:	2b2b      	cmp	r3, #43	; 0x2b
 80024a8:	db1a      	blt.n	80024e0 <Convert+0x7c>
 80024aa:	2b2d      	cmp	r3, #45	; 0x2d
 80024ac:	d032      	beq.n	8002514 <Convert+0xb0>
 80024ae:	e050      	b.n	8002552 <Convert+0xee>
 80024b0:	2b6d      	cmp	r3, #109	; 0x6d
 80024b2:	d023      	beq.n	80024fc <Convert+0x98>
 80024b4:	2b6d      	cmp	r3, #109	; 0x6d
 80024b6:	dc04      	bgt.n	80024c2 <Convert+0x5e>
 80024b8:	2b39      	cmp	r3, #57	; 0x39
 80024ba:	dd42      	ble.n	8002542 <Convert+0xde>
 80024bc:	2b64      	cmp	r3, #100	; 0x64
 80024be:	d019      	beq.n	80024f4 <Convert+0x90>
 80024c0:	e047      	b.n	8002552 <Convert+0xee>
 80024c2:	2bb0      	cmp	r3, #176	; 0xb0
 80024c4:	d031      	beq.n	800252a <Convert+0xc6>
 80024c6:	2bb0      	cmp	r3, #176	; 0xb0
 80024c8:	dc02      	bgt.n	80024d0 <Convert+0x6c>
 80024ca:	2b6e      	cmp	r3, #110	; 0x6e
 80024cc:	d01a      	beq.n	8002504 <Convert+0xa0>
 80024ce:	e040      	b.n	8002552 <Convert+0xee>
 80024d0:	2bb5      	cmp	r3, #181	; 0xb5
 80024d2:	d01b      	beq.n	800250c <Convert+0xa8>
 80024d4:	2bff      	cmp	r3, #255	; 0xff
 80024d6:	d030      	beq.n	800253a <Convert+0xd6>
 80024d8:	e03b      	b.n	8002552 <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 80024da:	2300      	movs	r3, #0
 80024dc:	81fb      	strh	r3, [r7, #14]
      break;
 80024de:	e057      	b.n	8002590 <Convert+0x12c>

    case '*':
      ch = C_STAR;
 80024e0:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 80024e4:	81fb      	strh	r3, [r7, #14]
      break;
 80024e6:	e053      	b.n	8002590 <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 80024e8:	2328      	movs	r3, #40	; 0x28
 80024ea:	81fb      	strh	r3, [r7, #14]
      break;
 80024ec:	e050      	b.n	8002590 <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 80024ee:	2311      	movs	r3, #17
 80024f0:	81fb      	strh	r3, [r7, #14]
      break;
 80024f2:	e04d      	b.n	8002590 <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 80024f4:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 80024f8:	81fb      	strh	r3, [r7, #14]
      break;
 80024fa:	e049      	b.n	8002590 <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 80024fc:	f24b 2310 	movw	r3, #45584	; 0xb210
 8002500:	81fb      	strh	r3, [r7, #14]
      break;
 8002502:	e045      	b.n	8002590 <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002504:	f242 2310 	movw	r3, #8720	; 0x2210
 8002508:	81fb      	strh	r3, [r7, #14]
      break;
 800250a:	e041      	b.n	8002590 <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 800250c:	f246 0384 	movw	r3, #24708	; 0x6084
 8002510:	81fb      	strh	r3, [r7, #14]
      break;
 8002512:	e03d      	b.n	8002590 <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002514:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002518:	81fb      	strh	r3, [r7, #14]
      break;
 800251a:	e039      	b.n	8002590 <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 800251c:	f24a 0314 	movw	r3, #40980	; 0xa014
 8002520:	81fb      	strh	r3, [r7, #14]
      break;
 8002522:	e035      	b.n	8002590 <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 8002524:	23c0      	movs	r3, #192	; 0xc0
 8002526:	81fb      	strh	r3, [r7, #14]
      break;
 8002528:	e032      	b.n	8002590 <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 800252a:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 800252e:	81fb      	strh	r3, [r7, #14]
      break;
 8002530:	e02e      	b.n	8002590 <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 8002532:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 8002536:	81fb      	strh	r3, [r7, #14]
      break;
 8002538:	e02a      	b.n	8002590 <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800253a:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 800253e:	81fb      	strh	r3, [r7, #14]
      break ;
 8002540:	e026      	b.n	8002590 <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	3b30      	subs	r3, #48	; 0x30
 8002548:	4a28      	ldr	r2, [pc, #160]	; (80025ec <Convert+0x188>)
 800254a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800254e:	81fb      	strh	r3, [r7, #14]
      break;
 8002550:	e01e      	b.n	8002590 <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	2b5a      	cmp	r3, #90	; 0x5a
 8002558:	d80a      	bhi.n	8002570 <Convert+0x10c>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	2b40      	cmp	r3, #64	; 0x40
 8002560:	d906      	bls.n	8002570 <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	3b41      	subs	r3, #65	; 0x41
 8002568:	4a21      	ldr	r2, [pc, #132]	; (80025f0 <Convert+0x18c>)
 800256a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800256e:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	2b7a      	cmp	r3, #122	; 0x7a
 8002576:	d80a      	bhi.n	800258e <Convert+0x12a>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	2b60      	cmp	r3, #96	; 0x60
 800257e:	d906      	bls.n	800258e <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	3b61      	subs	r3, #97	; 0x61
 8002586:	4a1a      	ldr	r2, [pc, #104]	; (80025f0 <Convert+0x18c>)
 8002588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800258c:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800258e:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 8002590:	78fb      	ldrb	r3, [r7, #3]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d103      	bne.n	800259e <Convert+0x13a>
  {
    ch |= 0x0002;
 8002596:	89fb      	ldrh	r3, [r7, #14]
 8002598:	f043 0302 	orr.w	r3, r3, #2
 800259c:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800259e:	78bb      	ldrb	r3, [r7, #2]
 80025a0:	2b01      	cmp	r3, #1
 80025a2:	d103      	bne.n	80025ac <Convert+0x148>
  {
    ch |= 0x0020;
 80025a4:	89fb      	ldrh	r3, [r7, #14]
 80025a6:	f043 0320 	orr.w	r3, r3, #32
 80025aa:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80025ac:	230c      	movs	r3, #12
 80025ae:	737b      	strb	r3, [r7, #13]
 80025b0:	2300      	movs	r3, #0
 80025b2:	733b      	strb	r3, [r7, #12]
 80025b4:	e010      	b.n	80025d8 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 80025b6:	89fa      	ldrh	r2, [r7, #14]
 80025b8:	7b7b      	ldrb	r3, [r7, #13]
 80025ba:	fa42 f303 	asr.w	r3, r2, r3
 80025be:	461a      	mov	r2, r3
 80025c0:	7b3b      	ldrb	r3, [r7, #12]
 80025c2:	f002 020f 	and.w	r2, r2, #15
 80025c6:	490b      	ldr	r1, [pc, #44]	; (80025f4 <Convert+0x190>)
 80025c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 80025cc:	7b7b      	ldrb	r3, [r7, #13]
 80025ce:	3b04      	subs	r3, #4
 80025d0:	737b      	strb	r3, [r7, #13]
 80025d2:	7b3b      	ldrb	r3, [r7, #12]
 80025d4:	3301      	adds	r3, #1
 80025d6:	733b      	strb	r3, [r7, #12]
 80025d8:	7b3b      	ldrb	r3, [r7, #12]
 80025da:	2b03      	cmp	r3, #3
 80025dc:	d9eb      	bls.n	80025b6 <Convert+0x152>
  }
}
 80025de:	bf00      	nop
 80025e0:	3714      	adds	r7, #20
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	0800b7a0 	.word	0x0800b7a0
 80025f0:	0800b76c 	.word	0x0800b76c
 80025f4:	200035c0 	.word	0x200035c0

080025f8 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	4608      	mov	r0, r1
 8002602:	4611      	mov	r1, r2
 8002604:	461a      	mov	r2, r3
 8002606:	4603      	mov	r3, r0
 8002608:	70fb      	strb	r3, [r7, #3]
 800260a:	460b      	mov	r3, r1
 800260c:	70bb      	strb	r3, [r7, #2]
 800260e:	4613      	mov	r3, r2
 8002610:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 8002612:	2300      	movs	r3, #0
 8002614:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002616:	78ba      	ldrb	r2, [r7, #2]
 8002618:	78fb      	ldrb	r3, [r7, #3]
 800261a:	4619      	mov	r1, r3
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7ff ff21 	bl	8002464 <Convert>

  switch (Position)
 8002622:	787b      	ldrb	r3, [r7, #1]
 8002624:	2b05      	cmp	r3, #5
 8002626:	f200 835b 	bhi.w	8002ce0 <WriteChar+0x6e8>
 800262a:	a201      	add	r2, pc, #4	; (adr r2, 8002630 <WriteChar+0x38>)
 800262c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002630:	08002649 	.word	0x08002649
 8002634:	08002743 	.word	0x08002743
 8002638:	0800285d 	.word	0x0800285d
 800263c:	0800295f 	.word	0x0800295f
 8002640:	08002a8d 	.word	0x08002a8d
 8002644:	08002bd7 	.word	0x08002bd7
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002648:	4b80      	ldr	r3, [pc, #512]	; (800284c <WriteChar+0x254>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	011b      	lsls	r3, r3, #4
 800264e:	f003 0210 	and.w	r2, r3, #16
 8002652:	4b7e      	ldr	r3, [pc, #504]	; (800284c <WriteChar+0x254>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	085b      	lsrs	r3, r3, #1
 8002658:	05db      	lsls	r3, r3, #23
 800265a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800265e:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002660:	4b7a      	ldr	r3, [pc, #488]	; (800284c <WriteChar+0x254>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	089b      	lsrs	r3, r3, #2
 8002666:	059b      	lsls	r3, r3, #22
 8002668:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800266c:	431a      	orrs	r2, r3
 800266e:	4b77      	ldr	r3, [pc, #476]	; (800284c <WriteChar+0x254>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002676:	4313      	orrs	r3, r2
 8002678:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	4a74      	ldr	r2, [pc, #464]	; (8002850 <WriteChar+0x258>)
 800267e:	2100      	movs	r1, #0
 8002680:	4874      	ldr	r0, [pc, #464]	; (8002854 <WriteChar+0x25c>)
 8002682:	f003 fe3f 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002686:	4b71      	ldr	r3, [pc, #452]	; (800284c <WriteChar+0x254>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	011b      	lsls	r3, r3, #4
 800268c:	f003 0210 	and.w	r2, r3, #16
 8002690:	4b6e      	ldr	r3, [pc, #440]	; (800284c <WriteChar+0x254>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	085b      	lsrs	r3, r3, #1
 8002696:	05db      	lsls	r3, r3, #23
 8002698:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800269c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800269e:	4b6b      	ldr	r3, [pc, #428]	; (800284c <WriteChar+0x254>)
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	059b      	lsls	r3, r3, #22
 80026a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026aa:	431a      	orrs	r2, r3
 80026ac:	4b67      	ldr	r3, [pc, #412]	; (800284c <WriteChar+0x254>)
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80026b4:	4313      	orrs	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4a65      	ldr	r2, [pc, #404]	; (8002850 <WriteChar+0x258>)
 80026bc:	2102      	movs	r1, #2
 80026be:	4865      	ldr	r0, [pc, #404]	; (8002854 <WriteChar+0x25c>)
 80026c0:	f003 fe20 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80026c4:	4b61      	ldr	r3, [pc, #388]	; (800284c <WriteChar+0x254>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	f003 0210 	and.w	r2, r3, #16
 80026ce:	4b5f      	ldr	r3, [pc, #380]	; (800284c <WriteChar+0x254>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	085b      	lsrs	r3, r3, #1
 80026d4:	05db      	lsls	r3, r3, #23
 80026d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80026da:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80026dc:	4b5b      	ldr	r3, [pc, #364]	; (800284c <WriteChar+0x254>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	089b      	lsrs	r3, r3, #2
 80026e2:	059b      	lsls	r3, r3, #22
 80026e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026e8:	431a      	orrs	r2, r3
 80026ea:	4b58      	ldr	r3, [pc, #352]	; (800284c <WriteChar+0x254>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80026f2:	4313      	orrs	r3, r2
 80026f4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	4a55      	ldr	r2, [pc, #340]	; (8002850 <WriteChar+0x258>)
 80026fa:	2104      	movs	r1, #4
 80026fc:	4855      	ldr	r0, [pc, #340]	; (8002854 <WriteChar+0x25c>)
 80026fe:	f003 fe01 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002702:	4b52      	ldr	r3, [pc, #328]	; (800284c <WriteChar+0x254>)
 8002704:	68db      	ldr	r3, [r3, #12]
 8002706:	011b      	lsls	r3, r3, #4
 8002708:	f003 0210 	and.w	r2, r3, #16
 800270c:	4b4f      	ldr	r3, [pc, #316]	; (800284c <WriteChar+0x254>)
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	085b      	lsrs	r3, r3, #1
 8002712:	05db      	lsls	r3, r3, #23
 8002714:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002718:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800271a:	4b4c      	ldr	r3, [pc, #304]	; (800284c <WriteChar+0x254>)
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	089b      	lsrs	r3, r3, #2
 8002720:	059b      	lsls	r3, r3, #22
 8002722:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002726:	431a      	orrs	r2, r3
 8002728:	4b48      	ldr	r3, [pc, #288]	; (800284c <WriteChar+0x254>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002730:	4313      	orrs	r3, r2
 8002732:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	4a46      	ldr	r2, [pc, #280]	; (8002850 <WriteChar+0x258>)
 8002738:	2106      	movs	r1, #6
 800273a:	4846      	ldr	r0, [pc, #280]	; (8002854 <WriteChar+0x25c>)
 800273c:	f003 fde2 	bl	8006304 <HAL_LCD_Write>
      break;
 8002740:	e2cf      	b.n	8002ce2 <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002742:	4b42      	ldr	r3, [pc, #264]	; (800284c <WriteChar+0x254>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	019b      	lsls	r3, r3, #6
 8002748:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800274c:	4b3f      	ldr	r3, [pc, #252]	; (800284c <WriteChar+0x254>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	085b      	lsrs	r3, r3, #1
 8002752:	035b      	lsls	r3, r3, #13
 8002754:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002758:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800275a:	4b3c      	ldr	r3, [pc, #240]	; (800284c <WriteChar+0x254>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	089b      	lsrs	r3, r3, #2
 8002760:	031b      	lsls	r3, r3, #12
 8002762:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002766:	431a      	orrs	r2, r3
 8002768:	4b38      	ldr	r3, [pc, #224]	; (800284c <WriteChar+0x254>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	08db      	lsrs	r3, r3, #3
 800276e:	015b      	lsls	r3, r3, #5
 8002770:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002774:	4313      	orrs	r3, r2
 8002776:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	4a37      	ldr	r2, [pc, #220]	; (8002858 <WriteChar+0x260>)
 800277c:	2100      	movs	r1, #0
 800277e:	4835      	ldr	r0, [pc, #212]	; (8002854 <WriteChar+0x25c>)
 8002780:	f003 fdc0 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002784:	4b31      	ldr	r3, [pc, #196]	; (800284c <WriteChar+0x254>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	019b      	lsls	r3, r3, #6
 800278a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800278e:	4b2f      	ldr	r3, [pc, #188]	; (800284c <WriteChar+0x254>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	085b      	lsrs	r3, r3, #1
 8002794:	035b      	lsls	r3, r3, #13
 8002796:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800279a:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800279c:	4b2b      	ldr	r3, [pc, #172]	; (800284c <WriteChar+0x254>)
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	089b      	lsrs	r3, r3, #2
 80027a2:	031b      	lsls	r3, r3, #12
 80027a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027a8:	431a      	orrs	r2, r3
 80027aa:	4b28      	ldr	r3, [pc, #160]	; (800284c <WriteChar+0x254>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	08db      	lsrs	r3, r3, #3
 80027b0:	015b      	lsls	r3, r3, #5
 80027b2:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80027b6:	4313      	orrs	r3, r2
 80027b8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	4a26      	ldr	r2, [pc, #152]	; (8002858 <WriteChar+0x260>)
 80027be:	2102      	movs	r1, #2
 80027c0:	4824      	ldr	r0, [pc, #144]	; (8002854 <WriteChar+0x25c>)
 80027c2:	f003 fd9f 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80027c6:	4b21      	ldr	r3, [pc, #132]	; (800284c <WriteChar+0x254>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	019b      	lsls	r3, r3, #6
 80027cc:	f003 0240 	and.w	r2, r3, #64	; 0x40
 80027d0:	4b1e      	ldr	r3, [pc, #120]	; (800284c <WriteChar+0x254>)
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	085b      	lsrs	r3, r3, #1
 80027d6:	035b      	lsls	r3, r3, #13
 80027d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027dc:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 80027de:	4b1b      	ldr	r3, [pc, #108]	; (800284c <WriteChar+0x254>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	089b      	lsrs	r3, r3, #2
 80027e4:	031b      	lsls	r3, r3, #12
 80027e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027ea:	431a      	orrs	r2, r3
 80027ec:	4b17      	ldr	r3, [pc, #92]	; (800284c <WriteChar+0x254>)
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	08db      	lsrs	r3, r3, #3
 80027f2:	015b      	lsls	r3, r3, #5
 80027f4:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4a16      	ldr	r2, [pc, #88]	; (8002858 <WriteChar+0x260>)
 8002800:	2104      	movs	r1, #4
 8002802:	4814      	ldr	r0, [pc, #80]	; (8002854 <WriteChar+0x25c>)
 8002804:	f003 fd7e 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002808:	4b10      	ldr	r3, [pc, #64]	; (800284c <WriteChar+0x254>)
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	019b      	lsls	r3, r3, #6
 800280e:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002812:	4b0e      	ldr	r3, [pc, #56]	; (800284c <WriteChar+0x254>)
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	085b      	lsrs	r3, r3, #1
 8002818:	035b      	lsls	r3, r3, #13
 800281a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800281e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002820:	4b0a      	ldr	r3, [pc, #40]	; (800284c <WriteChar+0x254>)
 8002822:	68db      	ldr	r3, [r3, #12]
 8002824:	089b      	lsrs	r3, r3, #2
 8002826:	031b      	lsls	r3, r3, #12
 8002828:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800282c:	431a      	orrs	r2, r3
 800282e:	4b07      	ldr	r3, [pc, #28]	; (800284c <WriteChar+0x254>)
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	08db      	lsrs	r3, r3, #3
 8002834:	015b      	lsls	r3, r3, #5
 8002836:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800283a:	4313      	orrs	r3, r2
 800283c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	4a05      	ldr	r2, [pc, #20]	; (8002858 <WriteChar+0x260>)
 8002842:	2106      	movs	r1, #6
 8002844:	4803      	ldr	r0, [pc, #12]	; (8002854 <WriteChar+0x25c>)
 8002846:	f003 fd5d 	bl	8006304 <HAL_LCD_Write>
      break;
 800284a:	e24a      	b.n	8002ce2 <WriteChar+0x6ea>
 800284c:	200035c0 	.word	0x200035c0
 8002850:	ff3fffe7 	.word	0xff3fffe7
 8002854:	200035d0 	.word	0x200035d0
 8002858:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800285c:	4b88      	ldr	r3, [pc, #544]	; (8002a80 <WriteChar+0x488>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	03db      	lsls	r3, r3, #15
 8002862:	b29a      	uxth	r2, r3
 8002864:	4b86      	ldr	r3, [pc, #536]	; (8002a80 <WriteChar+0x488>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	085b      	lsrs	r3, r3, #1
 800286a:	075b      	lsls	r3, r3, #29
 800286c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002870:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002872:	4b83      	ldr	r3, [pc, #524]	; (8002a80 <WriteChar+0x488>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	089b      	lsrs	r3, r3, #2
 8002878:	071b      	lsls	r3, r3, #28
 800287a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800287e:	431a      	orrs	r2, r3
 8002880:	4b7f      	ldr	r3, [pc, #508]	; (8002a80 <WriteChar+0x488>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	08db      	lsrs	r3, r3, #3
 8002886:	039b      	lsls	r3, r3, #14
 8002888:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800288c:	4313      	orrs	r3, r2
 800288e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	4a7c      	ldr	r2, [pc, #496]	; (8002a84 <WriteChar+0x48c>)
 8002894:	2100      	movs	r1, #0
 8002896:	487c      	ldr	r0, [pc, #496]	; (8002a88 <WriteChar+0x490>)
 8002898:	f003 fd34 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800289c:	4b78      	ldr	r3, [pc, #480]	; (8002a80 <WriteChar+0x488>)
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	03db      	lsls	r3, r3, #15
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	4b76      	ldr	r3, [pc, #472]	; (8002a80 <WriteChar+0x488>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	085b      	lsrs	r3, r3, #1
 80028aa:	075b      	lsls	r3, r3, #29
 80028ac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028b0:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80028b2:	4b73      	ldr	r3, [pc, #460]	; (8002a80 <WriteChar+0x488>)
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	089b      	lsrs	r3, r3, #2
 80028b8:	071b      	lsls	r3, r3, #28
 80028ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028be:	431a      	orrs	r2, r3
 80028c0:	4b6f      	ldr	r3, [pc, #444]	; (8002a80 <WriteChar+0x488>)
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	08db      	lsrs	r3, r3, #3
 80028c6:	039b      	lsls	r3, r3, #14
 80028c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4a6c      	ldr	r2, [pc, #432]	; (8002a84 <WriteChar+0x48c>)
 80028d4:	2102      	movs	r1, #2
 80028d6:	486c      	ldr	r0, [pc, #432]	; (8002a88 <WriteChar+0x490>)
 80028d8:	f003 fd14 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 80028dc:	4b68      	ldr	r3, [pc, #416]	; (8002a80 <WriteChar+0x488>)
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	03db      	lsls	r3, r3, #15
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	4b66      	ldr	r3, [pc, #408]	; (8002a80 <WriteChar+0x488>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	085b      	lsrs	r3, r3, #1
 80028ea:	075b      	lsls	r3, r3, #29
 80028ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80028f0:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 80028f2:	4b63      	ldr	r3, [pc, #396]	; (8002a80 <WriteChar+0x488>)
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	089b      	lsrs	r3, r3, #2
 80028f8:	071b      	lsls	r3, r3, #28
 80028fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028fe:	431a      	orrs	r2, r3
 8002900:	4b5f      	ldr	r3, [pc, #380]	; (8002a80 <WriteChar+0x488>)
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	08db      	lsrs	r3, r3, #3
 8002906:	039b      	lsls	r3, r3, #14
 8002908:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800290c:	4313      	orrs	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	4a5c      	ldr	r2, [pc, #368]	; (8002a84 <WriteChar+0x48c>)
 8002914:	2104      	movs	r1, #4
 8002916:	485c      	ldr	r0, [pc, #368]	; (8002a88 <WriteChar+0x490>)
 8002918:	f003 fcf4 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800291c:	4b58      	ldr	r3, [pc, #352]	; (8002a80 <WriteChar+0x488>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	03db      	lsls	r3, r3, #15
 8002922:	b29a      	uxth	r2, r3
 8002924:	4b56      	ldr	r3, [pc, #344]	; (8002a80 <WriteChar+0x488>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	085b      	lsrs	r3, r3, #1
 800292a:	075b      	lsls	r3, r3, #29
 800292c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002930:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002932:	4b53      	ldr	r3, [pc, #332]	; (8002a80 <WriteChar+0x488>)
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	089b      	lsrs	r3, r3, #2
 8002938:	071b      	lsls	r3, r3, #28
 800293a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800293e:	431a      	orrs	r2, r3
 8002940:	4b4f      	ldr	r3, [pc, #316]	; (8002a80 <WriteChar+0x488>)
 8002942:	68db      	ldr	r3, [r3, #12]
 8002944:	08db      	lsrs	r3, r3, #3
 8002946:	039b      	lsls	r3, r3, #14
 8002948:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800294c:	4313      	orrs	r3, r2
 800294e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4a4c      	ldr	r2, [pc, #304]	; (8002a84 <WriteChar+0x48c>)
 8002954:	2106      	movs	r1, #6
 8002956:	484c      	ldr	r0, [pc, #304]	; (8002a88 <WriteChar+0x490>)
 8002958:	f003 fcd4 	bl	8006304 <HAL_LCD_Write>
      break;
 800295c:	e1c1      	b.n	8002ce2 <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800295e:	4b48      	ldr	r3, [pc, #288]	; (8002a80 <WriteChar+0x488>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	07da      	lsls	r2, r3, #31
 8002964:	4b46      	ldr	r3, [pc, #280]	; (8002a80 <WriteChar+0x488>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	08db      	lsrs	r3, r3, #3
 800296a:	079b      	lsls	r3, r3, #30
 800296c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002970:	4313      	orrs	r3, r2
 8002972:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800297a:	2100      	movs	r1, #0
 800297c:	4842      	ldr	r0, [pc, #264]	; (8002a88 <WriteChar+0x490>)
 800297e:	f003 fcc1 	bl	8006304 <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002982:	4b3f      	ldr	r3, [pc, #252]	; (8002a80 <WriteChar+0x488>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f003 0202 	and.w	r2, r3, #2
 800298a:	4b3d      	ldr	r3, [pc, #244]	; (8002a80 <WriteChar+0x488>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	089b      	lsrs	r3, r3, #2
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	4313      	orrs	r3, r2
 8002996:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f06f 0203 	mvn.w	r2, #3
 800299e:	2101      	movs	r1, #1
 80029a0:	4839      	ldr	r0, [pc, #228]	; (8002a88 <WriteChar+0x490>)
 80029a2:	f003 fcaf 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80029a6:	4b36      	ldr	r3, [pc, #216]	; (8002a80 <WriteChar+0x488>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	07da      	lsls	r2, r3, #31
 80029ac:	4b34      	ldr	r3, [pc, #208]	; (8002a80 <WriteChar+0x488>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	08db      	lsrs	r3, r3, #3
 80029b2:	079b      	lsls	r3, r3, #30
 80029b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80029b8:	4313      	orrs	r3, r2
 80029ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80029c2:	2102      	movs	r1, #2
 80029c4:	4830      	ldr	r0, [pc, #192]	; (8002a88 <WriteChar+0x490>)
 80029c6:	f003 fc9d 	bl	8006304 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 80029ca:	4b2d      	ldr	r3, [pc, #180]	; (8002a80 <WriteChar+0x488>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f003 0202 	and.w	r2, r3, #2
 80029d2:	4b2b      	ldr	r3, [pc, #172]	; (8002a80 <WriteChar+0x488>)
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	089b      	lsrs	r3, r3, #2
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	4313      	orrs	r3, r2
 80029de:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	f06f 0203 	mvn.w	r2, #3
 80029e6:	2103      	movs	r1, #3
 80029e8:	4827      	ldr	r0, [pc, #156]	; (8002a88 <WriteChar+0x490>)
 80029ea:	f003 fc8b 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 80029ee:	4b24      	ldr	r3, [pc, #144]	; (8002a80 <WriteChar+0x488>)
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	07da      	lsls	r2, r3, #31
 80029f4:	4b22      	ldr	r3, [pc, #136]	; (8002a80 <WriteChar+0x488>)
 80029f6:	689b      	ldr	r3, [r3, #8]
 80029f8:	08db      	lsrs	r3, r3, #3
 80029fa:	079b      	lsls	r3, r3, #30
 80029fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002a00:	4313      	orrs	r3, r2
 8002a02:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002a0a:	2104      	movs	r1, #4
 8002a0c:	481e      	ldr	r0, [pc, #120]	; (8002a88 <WriteChar+0x490>)
 8002a0e:	f003 fc79 	bl	8006304 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <WriteChar+0x488>)
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	f003 0202 	and.w	r2, r3, #2
 8002a1a:	4b19      	ldr	r3, [pc, #100]	; (8002a80 <WriteChar+0x488>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	089b      	lsrs	r3, r3, #2
 8002a20:	f003 0301 	and.w	r3, r3, #1
 8002a24:	4313      	orrs	r3, r2
 8002a26:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f06f 0203 	mvn.w	r2, #3
 8002a2e:	2105      	movs	r1, #5
 8002a30:	4815      	ldr	r0, [pc, #84]	; (8002a88 <WriteChar+0x490>)
 8002a32:	f003 fc67 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002a36:	4b12      	ldr	r3, [pc, #72]	; (8002a80 <WriteChar+0x488>)
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	07da      	lsls	r2, r3, #31
 8002a3c:	4b10      	ldr	r3, [pc, #64]	; (8002a80 <WriteChar+0x488>)
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	08db      	lsrs	r3, r3, #3
 8002a42:	079b      	lsls	r3, r3, #30
 8002a44:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002a52:	2106      	movs	r1, #6
 8002a54:	480c      	ldr	r0, [pc, #48]	; (8002a88 <WriteChar+0x490>)
 8002a56:	f003 fc55 	bl	8006304 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002a5a:	4b09      	ldr	r3, [pc, #36]	; (8002a80 <WriteChar+0x488>)
 8002a5c:	68db      	ldr	r3, [r3, #12]
 8002a5e:	f003 0202 	and.w	r2, r3, #2
 8002a62:	4b07      	ldr	r3, [pc, #28]	; (8002a80 <WriteChar+0x488>)
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	089b      	lsrs	r3, r3, #2
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f06f 0203 	mvn.w	r2, #3
 8002a76:	2107      	movs	r1, #7
 8002a78:	4803      	ldr	r0, [pc, #12]	; (8002a88 <WriteChar+0x490>)
 8002a7a:	f003 fc43 	bl	8006304 <HAL_LCD_Write>
      break;
 8002a7e:	e130      	b.n	8002ce2 <WriteChar+0x6ea>
 8002a80:	200035c0 	.word	0x200035c0
 8002a84:	cfff3fff 	.word	0xcfff3fff
 8002a88:	200035d0 	.word	0x200035d0

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002a8c:	4b97      	ldr	r3, [pc, #604]	; (8002cec <WriteChar+0x6f4>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	085b      	lsrs	r3, r3, #1
 8002a92:	065b      	lsls	r3, r3, #25
 8002a94:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002a98:	4b94      	ldr	r3, [pc, #592]	; (8002cec <WriteChar+0x6f4>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	089b      	lsrs	r3, r3, #2
 8002a9e:	061b      	lsls	r3, r3, #24
 8002aa0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002aae:	2100      	movs	r1, #0
 8002ab0:	488f      	ldr	r0, [pc, #572]	; (8002cf0 <WriteChar+0x6f8>)
 8002ab2:	f003 fc27 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002ab6:	4b8d      	ldr	r3, [pc, #564]	; (8002cec <WriteChar+0x6f4>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	00db      	lsls	r3, r3, #3
 8002abc:	f003 0208 	and.w	r2, r3, #8
 8002ac0:	4b8a      	ldr	r3, [pc, #552]	; (8002cec <WriteChar+0x6f4>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	08db      	lsrs	r3, r3, #3
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	f003 0304 	and.w	r3, r3, #4
 8002acc:	4313      	orrs	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f06f 020c 	mvn.w	r2, #12
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	4885      	ldr	r0, [pc, #532]	; (8002cf0 <WriteChar+0x6f8>)
 8002ada:	f003 fc13 	bl	8006304 <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002ade:	4b83      	ldr	r3, [pc, #524]	; (8002cec <WriteChar+0x6f4>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	085b      	lsrs	r3, r3, #1
 8002ae4:	065b      	lsls	r3, r3, #25
 8002ae6:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002aea:	4b80      	ldr	r3, [pc, #512]	; (8002cec <WriteChar+0x6f4>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	089b      	lsrs	r3, r3, #2
 8002af0:	061b      	lsls	r3, r3, #24
 8002af2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002af6:	4313      	orrs	r3, r2
 8002af8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002b00:	2102      	movs	r1, #2
 8002b02:	487b      	ldr	r0, [pc, #492]	; (8002cf0 <WriteChar+0x6f8>)
 8002b04:	f003 fbfe 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002b08:	4b78      	ldr	r3, [pc, #480]	; (8002cec <WriteChar+0x6f4>)
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	00db      	lsls	r3, r3, #3
 8002b0e:	f003 0208 	and.w	r2, r3, #8
 8002b12:	4b76      	ldr	r3, [pc, #472]	; (8002cec <WriteChar+0x6f4>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	08db      	lsrs	r3, r3, #3
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	f003 0304 	and.w	r3, r3, #4
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	f06f 020c 	mvn.w	r2, #12
 8002b28:	2103      	movs	r1, #3
 8002b2a:	4871      	ldr	r0, [pc, #452]	; (8002cf0 <WriteChar+0x6f8>)
 8002b2c:	f003 fbea 	bl	8006304 <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002b30:	4b6e      	ldr	r3, [pc, #440]	; (8002cec <WriteChar+0x6f4>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	085b      	lsrs	r3, r3, #1
 8002b36:	065b      	lsls	r3, r3, #25
 8002b38:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002b3c:	4b6b      	ldr	r3, [pc, #428]	; (8002cec <WriteChar+0x6f4>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	089b      	lsrs	r3, r3, #2
 8002b42:	061b      	lsls	r3, r3, #24
 8002b44:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002b52:	2104      	movs	r1, #4
 8002b54:	4866      	ldr	r0, [pc, #408]	; (8002cf0 <WriteChar+0x6f8>)
 8002b56:	f003 fbd5 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002b5a:	4b64      	ldr	r3, [pc, #400]	; (8002cec <WriteChar+0x6f4>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	f003 0208 	and.w	r2, r3, #8
 8002b64:	4b61      	ldr	r3, [pc, #388]	; (8002cec <WriteChar+0x6f4>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	08db      	lsrs	r3, r3, #3
 8002b6a:	009b      	lsls	r3, r3, #2
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	4313      	orrs	r3, r2
 8002b72:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f06f 020c 	mvn.w	r2, #12
 8002b7a:	2105      	movs	r1, #5
 8002b7c:	485c      	ldr	r0, [pc, #368]	; (8002cf0 <WriteChar+0x6f8>)
 8002b7e:	f003 fbc1 	bl	8006304 <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002b82:	4b5a      	ldr	r3, [pc, #360]	; (8002cec <WriteChar+0x6f4>)
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	085b      	lsrs	r3, r3, #1
 8002b88:	065b      	lsls	r3, r3, #25
 8002b8a:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002b8e:	4b57      	ldr	r3, [pc, #348]	; (8002cec <WriteChar+0x6f4>)
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	089b      	lsrs	r3, r3, #2
 8002b94:	061b      	lsls	r3, r3, #24
 8002b96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002ba4:	2106      	movs	r1, #6
 8002ba6:	4852      	ldr	r0, [pc, #328]	; (8002cf0 <WriteChar+0x6f8>)
 8002ba8:	f003 fbac 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002bac:	4b4f      	ldr	r3, [pc, #316]	; (8002cec <WriteChar+0x6f4>)
 8002bae:	68db      	ldr	r3, [r3, #12]
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	f003 0208 	and.w	r2, r3, #8
 8002bb6:	4b4d      	ldr	r3, [pc, #308]	; (8002cec <WriteChar+0x6f4>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	08db      	lsrs	r3, r3, #3
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	f003 0304 	and.w	r3, r3, #4
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f06f 020c 	mvn.w	r2, #12
 8002bcc:	2107      	movs	r1, #7
 8002bce:	4848      	ldr	r0, [pc, #288]	; (8002cf0 <WriteChar+0x6f8>)
 8002bd0:	f003 fb98 	bl	8006304 <HAL_LCD_Write>
      break;
 8002bd4:	e085      	b.n	8002ce2 <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002bd6:	4b45      	ldr	r3, [pc, #276]	; (8002cec <WriteChar+0x6f4>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	045b      	lsls	r3, r3, #17
 8002bdc:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002be0:	4b42      	ldr	r3, [pc, #264]	; (8002cec <WriteChar+0x6f4>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	085b      	lsrs	r3, r3, #1
 8002be6:	021b      	lsls	r3, r3, #8
 8002be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bec:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002bee:	4b3f      	ldr	r3, [pc, #252]	; (8002cec <WriteChar+0x6f4>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	089b      	lsrs	r3, r3, #2
 8002bf4:	025b      	lsls	r3, r3, #9
 8002bf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	4b3b      	ldr	r3, [pc, #236]	; (8002cec <WriteChar+0x6f4>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	08db      	lsrs	r3, r3, #3
 8002c02:	069b      	lsls	r3, r3, #26
 8002c04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4a39      	ldr	r2, [pc, #228]	; (8002cf4 <WriteChar+0x6fc>)
 8002c10:	2100      	movs	r1, #0
 8002c12:	4837      	ldr	r0, [pc, #220]	; (8002cf0 <WriteChar+0x6f8>)
 8002c14:	f003 fb76 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002c18:	4b34      	ldr	r3, [pc, #208]	; (8002cec <WriteChar+0x6f4>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	045b      	lsls	r3, r3, #17
 8002c1e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002c22:	4b32      	ldr	r3, [pc, #200]	; (8002cec <WriteChar+0x6f4>)
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	085b      	lsrs	r3, r3, #1
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c2e:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002c30:	4b2e      	ldr	r3, [pc, #184]	; (8002cec <WriteChar+0x6f4>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	089b      	lsrs	r3, r3, #2
 8002c36:	025b      	lsls	r3, r3, #9
 8002c38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c3c:	431a      	orrs	r2, r3
 8002c3e:	4b2b      	ldr	r3, [pc, #172]	; (8002cec <WriteChar+0x6f4>)
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	08db      	lsrs	r3, r3, #3
 8002c44:	069b      	lsls	r3, r3, #26
 8002c46:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4a28      	ldr	r2, [pc, #160]	; (8002cf4 <WriteChar+0x6fc>)
 8002c52:	2102      	movs	r1, #2
 8002c54:	4826      	ldr	r0, [pc, #152]	; (8002cf0 <WriteChar+0x6f8>)
 8002c56:	f003 fb55 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002c5a:	4b24      	ldr	r3, [pc, #144]	; (8002cec <WriteChar+0x6f4>)
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	045b      	lsls	r3, r3, #17
 8002c60:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002c64:	4b21      	ldr	r3, [pc, #132]	; (8002cec <WriteChar+0x6f4>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	085b      	lsrs	r3, r3, #1
 8002c6a:	021b      	lsls	r3, r3, #8
 8002c6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c70:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002c72:	4b1e      	ldr	r3, [pc, #120]	; (8002cec <WriteChar+0x6f4>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	089b      	lsrs	r3, r3, #2
 8002c78:	025b      	lsls	r3, r3, #9
 8002c7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c7e:	431a      	orrs	r2, r3
 8002c80:	4b1a      	ldr	r3, [pc, #104]	; (8002cec <WriteChar+0x6f4>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	08db      	lsrs	r3, r3, #3
 8002c86:	069b      	lsls	r3, r3, #26
 8002c88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	4a18      	ldr	r2, [pc, #96]	; (8002cf4 <WriteChar+0x6fc>)
 8002c94:	2104      	movs	r1, #4
 8002c96:	4816      	ldr	r0, [pc, #88]	; (8002cf0 <WriteChar+0x6f8>)
 8002c98:	f003 fb34 	bl	8006304 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002c9c:	4b13      	ldr	r3, [pc, #76]	; (8002cec <WriteChar+0x6f4>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	045b      	lsls	r3, r3, #17
 8002ca2:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002ca6:	4b11      	ldr	r3, [pc, #68]	; (8002cec <WriteChar+0x6f4>)
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	085b      	lsrs	r3, r3, #1
 8002cac:	021b      	lsls	r3, r3, #8
 8002cae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cb2:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002cb4:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <WriteChar+0x6f4>)
 8002cb6:	68db      	ldr	r3, [r3, #12]
 8002cb8:	089b      	lsrs	r3, r3, #2
 8002cba:	025b      	lsls	r3, r3, #9
 8002cbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	4b0a      	ldr	r3, [pc, #40]	; (8002cec <WriteChar+0x6f4>)
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	08db      	lsrs	r3, r3, #3
 8002cc8:	069b      	lsls	r3, r3, #26
 8002cca:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4a07      	ldr	r2, [pc, #28]	; (8002cf4 <WriteChar+0x6fc>)
 8002cd6:	2106      	movs	r1, #6
 8002cd8:	4805      	ldr	r0, [pc, #20]	; (8002cf0 <WriteChar+0x6f8>)
 8002cda:	f003 fb13 	bl	8006304 <HAL_LCD_Write>
      break;
 8002cde:	e000      	b.n	8002ce2 <WriteChar+0x6ea>

    default:
      break;
 8002ce0:	bf00      	nop
  }
}
 8002ce2:	bf00      	nop
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	200035c0 	.word	0x200035c0
 8002cf0:	200035d0 	.word	0x200035d0
 8002cf4:	fbfdfcff 	.word	0xfbfdfcff

08002cf8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d02:	4b0c      	ldr	r3, [pc, #48]	; (8002d34 <HAL_Init+0x3c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a0b      	ldr	r2, [pc, #44]	; (8002d34 <HAL_Init+0x3c>)
 8002d08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d0c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d0e:	2003      	movs	r0, #3
 8002d10:	f001 feba 	bl	8004a88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d14:	2000      	movs	r0, #0
 8002d16:	f000 f80f 	bl	8002d38 <HAL_InitTick>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d002      	beq.n	8002d26 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002d20:	2301      	movs	r3, #1
 8002d22:	71fb      	strb	r3, [r7, #7]
 8002d24:	e001      	b.n	8002d2a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d26:	f7fe ffeb 	bl	8001d00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d2a:	79fb      	ldrb	r3, [r7, #7]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	40022000 	.word	0x40022000

08002d38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002d40:	2300      	movs	r3, #0
 8002d42:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002d44:	4b16      	ldr	r3, [pc, #88]	; (8002da0 <HAL_InitTick+0x68>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d022      	beq.n	8002d92 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002d4c:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <HAL_InitTick+0x6c>)
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	4b13      	ldr	r3, [pc, #76]	; (8002da0 <HAL_InitTick+0x68>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002d58:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d60:	4618      	mov	r0, r3
 8002d62:	f001 fec6 	bl	8004af2 <HAL_SYSTICK_Config>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d10f      	bne.n	8002d8c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b0f      	cmp	r3, #15
 8002d70:	d809      	bhi.n	8002d86 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d72:	2200      	movs	r2, #0
 8002d74:	6879      	ldr	r1, [r7, #4]
 8002d76:	f04f 30ff 	mov.w	r0, #4294967295
 8002d7a:	f001 fe90 	bl	8004a9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d7e:	4a0a      	ldr	r2, [pc, #40]	; (8002da8 <HAL_InitTick+0x70>)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	e007      	b.n	8002d96 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	73fb      	strb	r3, [r7, #15]
 8002d8a:	e004      	b.n	8002d96 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	73fb      	strb	r3, [r7, #15]
 8002d90:	e001      	b.n	8002d96 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3710      	adds	r7, #16
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	20000024 	.word	0x20000024
 8002da4:	20000008 	.word	0x20000008
 8002da8:	20000020 	.word	0x20000020

08002dac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002dac:	b480      	push	{r7}
 8002dae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002db0:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <HAL_IncTick+0x1c>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	4b05      	ldr	r3, [pc, #20]	; (8002dcc <HAL_IncTick+0x20>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4413      	add	r3, r2
 8002dba:	4a03      	ldr	r2, [pc, #12]	; (8002dc8 <HAL_IncTick+0x1c>)
 8002dbc:	6013      	str	r3, [r2, #0]
}
 8002dbe:	bf00      	nop
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	2000360c 	.word	0x2000360c
 8002dcc:	20000024 	.word	0x20000024

08002dd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  return uwTick;
 8002dd4:	4b03      	ldr	r3, [pc, #12]	; (8002de4 <HAL_GetTick+0x14>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr
 8002de2:	bf00      	nop
 8002de4:	2000360c 	.word	0x2000360c

08002de8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b084      	sub	sp, #16
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002df0:	f7ff ffee 	bl	8002dd0 <HAL_GetTick>
 8002df4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e00:	d004      	beq.n	8002e0c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e02:	4b09      	ldr	r3, [pc, #36]	; (8002e28 <HAL_Delay+0x40>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	4413      	add	r3, r2
 8002e0a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e0c:	bf00      	nop
 8002e0e:	f7ff ffdf 	bl	8002dd0 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	68fa      	ldr	r2, [r7, #12]
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d8f7      	bhi.n	8002e0e <HAL_Delay+0x26>
  {
  }
}
 8002e1e:	bf00      	nop
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000024 	.word	0x20000024

08002e2c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	609a      	str	r2, [r3, #8]
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b083      	sub	sp, #12
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
 8002e5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	431a      	orrs	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	609a      	str	r2, [r3, #8]
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr

08002e78 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e92:	4770      	bx	lr

08002e94 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e94:	b490      	push	{r4, r7}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
 8002ea0:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	3360      	adds	r3, #96	; 0x60
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002eb0:	6822      	ldr	r2, [r4, #0]
 8002eb2:	4b08      	ldr	r3, [pc, #32]	; (8002ed4 <LL_ADC_SetOffset+0x40>)
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ec6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002ec8:	bf00      	nop
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc90      	pop	{r4, r7}
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	03fff000 	.word	0x03fff000

08002ed8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ed8:	b490      	push	{r4, r7}
 8002eda:	b082      	sub	sp, #8
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	3360      	adds	r3, #96	; 0x60
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	009b      	lsls	r3, r3, #2
 8002eec:	4413      	add	r3, r2
 8002eee:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc90      	pop	{r4, r7}
 8002efe:	4770      	bx	lr

08002f00 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002f00:	b490      	push	{r4, r7}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	3360      	adds	r3, #96	; 0x60
 8002f10:	461a      	mov	r2, r3
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	009b      	lsls	r3, r3, #2
 8002f16:	4413      	add	r3, r2
 8002f18:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002f1a:	6823      	ldr	r3, [r4, #0]
 8002f1c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002f26:	bf00      	nop
 8002f28:	3710      	adds	r7, #16
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	bc90      	pop	{r4, r7}
 8002f2e:	4770      	bx	lr

08002f30 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d101      	bne.n	8002f48 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002f44:	2301      	movs	r3, #1
 8002f46:	e000      	b.n	8002f4a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	370c      	adds	r7, #12
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr

08002f56 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002f56:	b490      	push	{r4, r7}
 8002f58:	b084      	sub	sp, #16
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	60f8      	str	r0, [r7, #12]
 8002f5e:	60b9      	str	r1, [r7, #8]
 8002f60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	3330      	adds	r3, #48	; 0x30
 8002f66:	461a      	mov	r2, r3
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	0a1b      	lsrs	r3, r3, #8
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	f003 030c 	and.w	r3, r3, #12
 8002f72:	4413      	add	r3, r2
 8002f74:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002f76:	6822      	ldr	r2, [r4, #0]
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	f003 031f 	and.w	r3, r3, #31
 8002f7e:	211f      	movs	r1, #31
 8002f80:	fa01 f303 	lsl.w	r3, r1, r3
 8002f84:	43db      	mvns	r3, r3
 8002f86:	401a      	ands	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	0e9b      	lsrs	r3, r3, #26
 8002f8c:	f003 011f 	and.w	r1, r3, #31
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f003 031f 	and.w	r3, r3, #31
 8002f96:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f9e:	bf00      	nop
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bc90      	pop	{r4, r7}
 8002fa6:	4770      	bx	lr

08002fa8 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fb4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d101      	bne.n	8002fc0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e000      	b.n	8002fc2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	370c      	adds	r7, #12
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr

08002fce <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002fce:	b490      	push	{r4, r7}
 8002fd0:	b084      	sub	sp, #16
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	60f8      	str	r0, [r7, #12]
 8002fd6:	60b9      	str	r1, [r7, #8]
 8002fd8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	3314      	adds	r3, #20
 8002fde:	461a      	mov	r2, r3
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	0e5b      	lsrs	r3, r3, #25
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	f003 0304 	and.w	r3, r3, #4
 8002fea:	4413      	add	r3, r2
 8002fec:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8002fee:	6822      	ldr	r2, [r4, #0]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	0d1b      	lsrs	r3, r3, #20
 8002ff4:	f003 031f 	and.w	r3, r3, #31
 8002ff8:	2107      	movs	r1, #7
 8002ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	401a      	ands	r2, r3
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	0d1b      	lsrs	r3, r3, #20
 8003006:	f003 031f 	and.w	r3, r3, #31
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	fa01 f303 	lsl.w	r3, r1, r3
 8003010:	4313      	orrs	r3, r2
 8003012:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003014:	bf00      	nop
 8003016:	3710      	adds	r7, #16
 8003018:	46bd      	mov	sp, r7
 800301a:	bc90      	pop	{r4, r7}
 800301c:	4770      	bx	lr
	...

08003020 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003020:	b480      	push	{r7}
 8003022:	b085      	sub	sp, #20
 8003024:	af00      	add	r7, sp, #0
 8003026:	60f8      	str	r0, [r7, #12]
 8003028:	60b9      	str	r1, [r7, #8]
 800302a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003038:	43db      	mvns	r3, r3
 800303a:	401a      	ands	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f003 0318 	and.w	r3, r3, #24
 8003042:	4908      	ldr	r1, [pc, #32]	; (8003064 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003044:	40d9      	lsrs	r1, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	400b      	ands	r3, r1
 800304a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800304e:	431a      	orrs	r2, r3
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003056:	bf00      	nop
 8003058:	3714      	adds	r7, #20
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	0007ffff 	.word	0x0007ffff

08003068 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 031f 	and.w	r3, r3, #31
}
 8003078:	4618      	mov	r0, r3
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003094:	4618      	mov	r0, r3
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80030b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6093      	str	r3, [r2, #8]
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030d8:	d101      	bne.n	80030de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80030da:	2301      	movs	r3, #1
 80030dc:	e000      	b.n	80030e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80030de:	2300      	movs	r3, #0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80030fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003100:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003108:	bf00      	nop
 800310a:	370c      	adds	r7, #12
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003124:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003128:	d101      	bne.n	800312e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800312a:	2301      	movs	r3, #1
 800312c:	e000      	b.n	8003130 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800312e:	2300      	movs	r3, #0
}
 8003130:	4618      	mov	r0, r3
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr

0800313c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800314c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003150:	f043 0201 	orr.w	r2, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	689b      	ldr	r3, [r3, #8]
 8003170:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003174:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003178:	f043 0202 	orr.w	r2, r3, #2
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003180:	bf00      	nop
 8003182:	370c      	adds	r7, #12
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr

0800318c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800318c:	b480      	push	{r7}
 800318e:	b083      	sub	sp, #12
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	f003 0301 	and.w	r3, r3, #1
 800319c:	2b01      	cmp	r3, #1
 800319e:	d101      	bne.n	80031a4 <LL_ADC_IsEnabled+0x18>
 80031a0:	2301      	movs	r3, #1
 80031a2:	e000      	b.n	80031a6 <LL_ADC_IsEnabled+0x1a>
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d101      	bne.n	80031ca <LL_ADC_IsDisableOngoing+0x18>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <LL_ADC_IsDisableOngoing+0x1a>
 80031ca:	2300      	movs	r3, #0
}
 80031cc:	4618      	mov	r0, r3
 80031ce:	370c      	adds	r7, #12
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80031d8:	b480      	push	{r7}
 80031da:	b083      	sub	sp, #12
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80031ec:	f043 0204 	orr.w	r2, r3, #4
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr

08003200 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	689b      	ldr	r3, [r3, #8]
 800320c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003210:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003214:	f043 0210 	orr.w	r2, r3, #16
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b04      	cmp	r3, #4
 800323a:	d101      	bne.n	8003240 <LL_ADC_REG_IsConversionOngoing+0x18>
 800323c:	2301      	movs	r3, #1
 800323e:	e000      	b.n	8003242 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr

0800324e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800324e:	b480      	push	{r7}
 8003250:	b083      	sub	sp, #12
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800325e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003262:	f043 0220 	orr.w	r2, r3, #32
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800326a:	bf00      	nop
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003276:	b480      	push	{r7}
 8003278:	b083      	sub	sp, #12
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 0308 	and.w	r3, r3, #8
 8003286:	2b08      	cmp	r3, #8
 8003288:	d101      	bne.n	800328e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800329c:	b590      	push	{r4, r7, lr}
 800329e:	b089      	sub	sp, #36	; 0x24
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032a4:	2300      	movs	r3, #0
 80032a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80032a8:	2300      	movs	r3, #0
 80032aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e134      	b.n	8003520 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d109      	bne.n	80032d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	f7fe fd3f 	bl	8001d48 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff fef1 	bl	80030c4 <LL_ADC_IsDeepPowerDownEnabled>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d004      	beq.n	80032f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff fed7 	bl	80030a0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7ff ff0c 	bl	8003114 <LL_ADC_IsInternalRegulatorEnabled>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d113      	bne.n	800332a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff fef0 	bl	80030ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800330c:	4b86      	ldr	r3, [pc, #536]	; (8003528 <HAL_ADC_Init+0x28c>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	099b      	lsrs	r3, r3, #6
 8003312:	4a86      	ldr	r2, [pc, #536]	; (800352c <HAL_ADC_Init+0x290>)
 8003314:	fba2 2303 	umull	r2, r3, r2, r3
 8003318:	099b      	lsrs	r3, r3, #6
 800331a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800331c:	e002      	b.n	8003324 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	3b01      	subs	r3, #1
 8003322:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1f9      	bne.n	800331e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4618      	mov	r0, r3
 8003330:	f7ff fef0 	bl	8003114 <LL_ADC_IsInternalRegulatorEnabled>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10d      	bne.n	8003356 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800333e:	f043 0210 	orr.w	r2, r3, #16
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800334a:	f043 0201 	orr.w	r2, r3, #1
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4618      	mov	r0, r3
 800335c:	f7ff ff64 	bl	8003228 <LL_ADC_REG_IsConversionOngoing>
 8003360:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003366:	f003 0310 	and.w	r3, r3, #16
 800336a:	2b00      	cmp	r3, #0
 800336c:	f040 80cf 	bne.w	800350e <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	2b00      	cmp	r3, #0
 8003374:	f040 80cb 	bne.w	800350e <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800337c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003380:	f043 0202 	orr.w	r2, r3, #2
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4618      	mov	r0, r3
 800338e:	f7ff fefd 	bl	800318c <LL_ADC_IsEnabled>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d115      	bne.n	80033c4 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003398:	4865      	ldr	r0, [pc, #404]	; (8003530 <HAL_ADC_Init+0x294>)
 800339a:	f7ff fef7 	bl	800318c <LL_ADC_IsEnabled>
 800339e:	4604      	mov	r4, r0
 80033a0:	4864      	ldr	r0, [pc, #400]	; (8003534 <HAL_ADC_Init+0x298>)
 80033a2:	f7ff fef3 	bl	800318c <LL_ADC_IsEnabled>
 80033a6:	4603      	mov	r3, r0
 80033a8:	431c      	orrs	r4, r3
 80033aa:	4863      	ldr	r0, [pc, #396]	; (8003538 <HAL_ADC_Init+0x29c>)
 80033ac:	f7ff feee 	bl	800318c <LL_ADC_IsEnabled>
 80033b0:	4603      	mov	r3, r0
 80033b2:	4323      	orrs	r3, r4
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d105      	bne.n	80033c4 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	4619      	mov	r1, r3
 80033be:	485f      	ldr	r0, [pc, #380]	; (800353c <HAL_ADC_Init+0x2a0>)
 80033c0:	f7ff fd34 	bl	8002e2c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	7e5b      	ldrb	r3, [r3, #25]
 80033c8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033ce:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80033d4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80033da:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033e2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033e4:	4313      	orrs	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d106      	bne.n	8003400 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	3b01      	subs	r3, #1
 80033f8:	045b      	lsls	r3, r3, #17
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003404:	2b00      	cmp	r3, #0
 8003406:	d009      	beq.n	800341c <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003414:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4313      	orrs	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	4b47      	ldr	r3, [pc, #284]	; (8003540 <HAL_ADC_Init+0x2a4>)
 8003424:	4013      	ands	r3, r2
 8003426:	687a      	ldr	r2, [r7, #4]
 8003428:	6812      	ldr	r2, [r2, #0]
 800342a:	69b9      	ldr	r1, [r7, #24]
 800342c:	430b      	orrs	r3, r1
 800342e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4618      	mov	r0, r3
 8003436:	f7ff fef7 	bl	8003228 <LL_ADC_REG_IsConversionOngoing>
 800343a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4618      	mov	r0, r3
 8003442:	f7ff ff18 	bl	8003276 <LL_ADC_INJ_IsConversionOngoing>
 8003446:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d13d      	bne.n	80034ca <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d13a      	bne.n	80034ca <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003458:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003460:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003462:	4313      	orrs	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003470:	f023 0302 	bic.w	r3, r3, #2
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6812      	ldr	r2, [r2, #0]
 8003478:	69b9      	ldr	r1, [r7, #24]
 800347a:	430b      	orrs	r3, r1
 800347c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003484:	2b01      	cmp	r3, #1
 8003486:	d118      	bne.n	80034ba <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003492:	f023 0304 	bic.w	r3, r3, #4
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800349e:	4311      	orrs	r1, r2
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034a4:	4311      	orrs	r1, r2
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80034aa:	430a      	orrs	r2, r1
 80034ac:	431a      	orrs	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	611a      	str	r2, [r3, #16]
 80034b8:	e007      	b.n	80034ca <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f022 0201 	bic.w	r2, r2, #1
 80034c8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d10c      	bne.n	80034ec <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d8:	f023 010f 	bic.w	r1, r3, #15
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	69db      	ldr	r3, [r3, #28]
 80034e0:	1e5a      	subs	r2, r3, #1
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	631a      	str	r2, [r3, #48]	; 0x30
 80034ea:	e007      	b.n	80034fc <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f022 020f 	bic.w	r2, r2, #15
 80034fa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003500:	f023 0303 	bic.w	r3, r3, #3
 8003504:	f043 0201 	orr.w	r2, r3, #1
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	655a      	str	r2, [r3, #84]	; 0x54
 800350c:	e007      	b.n	800351e <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003512:	f043 0210 	orr.w	r2, r3, #16
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800351e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003520:	4618      	mov	r0, r3
 8003522:	3724      	adds	r7, #36	; 0x24
 8003524:	46bd      	mov	sp, r7
 8003526:	bd90      	pop	{r4, r7, pc}
 8003528:	20000008 	.word	0x20000008
 800352c:	053e2d63 	.word	0x053e2d63
 8003530:	50040000 	.word	0x50040000
 8003534:	50040100 	.word	0x50040100
 8003538:	50040200 	.word	0x50040200
 800353c:	50040300 	.word	0x50040300
 8003540:	fff0c007 	.word	0xfff0c007

08003544 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b086      	sub	sp, #24
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800354c:	4857      	ldr	r0, [pc, #348]	; (80036ac <HAL_ADC_Start+0x168>)
 800354e:	f7ff fd8b 	bl	8003068 <LL_ADC_GetMultimode>
 8003552:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff fe65 	bl	8003228 <LL_ADC_REG_IsConversionOngoing>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	f040 809c 	bne.w	800369e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800356c:	2b01      	cmp	r3, #1
 800356e:	d101      	bne.n	8003574 <HAL_ADC_Start+0x30>
 8003570:	2302      	movs	r3, #2
 8003572:	e097      	b.n	80036a4 <HAL_ADC_Start+0x160>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 fffd 	bl	800457c <ADC_Enable>
 8003582:	4603      	mov	r3, r0
 8003584:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003586:	7dfb      	ldrb	r3, [r7, #23]
 8003588:	2b00      	cmp	r3, #0
 800358a:	f040 8083 	bne.w	8003694 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003592:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003596:	f023 0301 	bic.w	r3, r3, #1
 800359a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a42      	ldr	r2, [pc, #264]	; (80036b0 <HAL_ADC_Start+0x16c>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d002      	beq.n	80035b2 <HAL_ADC_Start+0x6e>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	e000      	b.n	80035b4 <HAL_ADC_Start+0x70>
 80035b2:	4b40      	ldr	r3, [pc, #256]	; (80036b4 <HAL_ADC_Start+0x170>)
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d002      	beq.n	80035c2 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d105      	bne.n	80035ce <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035da:	d106      	bne.n	80035ea <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e0:	f023 0206 	bic.w	r2, r3, #6
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	659a      	str	r2, [r3, #88]	; 0x58
 80035e8:	e002      	b.n	80035f0 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	221c      	movs	r2, #28
 80035f6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a2a      	ldr	r2, [pc, #168]	; (80036b0 <HAL_ADC_Start+0x16c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d002      	beq.n	8003610 <HAL_ADC_Start+0xcc>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	e000      	b.n	8003612 <HAL_ADC_Start+0xce>
 8003610:	4b28      	ldr	r3, [pc, #160]	; (80036b4 <HAL_ADC_Start+0x170>)
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6812      	ldr	r2, [r2, #0]
 8003616:	4293      	cmp	r3, r2
 8003618:	d008      	beq.n	800362c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	2b05      	cmp	r3, #5
 8003624:	d002      	beq.n	800362c <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	2b09      	cmp	r3, #9
 800362a:	d114      	bne.n	8003656 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d007      	beq.n	800364a <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003642:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff fdc2 	bl	80031d8 <LL_ADC_REG_StartConversion>
 8003654:	e025      	b.n	80036a2 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800365a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a12      	ldr	r2, [pc, #72]	; (80036b0 <HAL_ADC_Start+0x16c>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d002      	beq.n	8003672 <HAL_ADC_Start+0x12e>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	e000      	b.n	8003674 <HAL_ADC_Start+0x130>
 8003672:	4b10      	ldr	r3, [pc, #64]	; (80036b4 <HAL_ADC_Start+0x170>)
 8003674:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00f      	beq.n	80036a2 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003686:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800368a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	655a      	str	r2, [r3, #84]	; 0x54
 8003692:	e006      	b.n	80036a2 <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800369c:	e001      	b.n	80036a2 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800369e:	2302      	movs	r3, #2
 80036a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80036a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}
 80036ac:	50040300 	.word	0x50040300
 80036b0:	50040100 	.word	0x50040100
 80036b4:	50040000 	.word	0x50040000

080036b8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <HAL_ADC_Stop+0x16>
 80036ca:	2302      	movs	r3, #2
 80036cc:	e023      	b.n	8003716 <HAL_ADC_Stop+0x5e>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80036d6:	2103      	movs	r1, #3
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 fe9b 	bl	8004414 <ADC_ConversionStop>
 80036de:	4603      	mov	r3, r0
 80036e0:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80036e2:	7bfb      	ldrb	r3, [r7, #15]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d111      	bne.n	800370c <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 ffa1 	bl	8004630 <ADC_Disable>
 80036ee:	4603      	mov	r3, r0
 80036f0:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80036f2:	7bfb      	ldrb	r3, [r7, #15]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d109      	bne.n	800370c <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036fc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003700:	f023 0301 	bic.w	r3, r3, #1
 8003704:	f043 0201 	orr.w	r2, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003714:	7bfb      	ldrb	r3, [r7, #15]
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800372a:	4862      	ldr	r0, [pc, #392]	; (80038b4 <HAL_ADC_PollForConversion+0x194>)
 800372c:	f7ff fc9c 	bl	8003068 <LL_ADC_GetMultimode>
 8003730:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	2b08      	cmp	r3, #8
 8003738:	d102      	bne.n	8003740 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800373a:	2308      	movs	r3, #8
 800373c:	61fb      	str	r3, [r7, #28]
 800373e:	e02a      	b.n	8003796 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d005      	beq.n	8003752 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	2b05      	cmp	r3, #5
 800374a:	d002      	beq.n	8003752 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	2b09      	cmp	r3, #9
 8003750:	d111      	bne.n	8003776 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b00      	cmp	r3, #0
 800375e:	d007      	beq.n	8003770 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003764:	f043 0220 	orr.w	r2, r3, #32
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e09d      	b.n	80038ac <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003770:	2304      	movs	r3, #4
 8003772:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003774:	e00f      	b.n	8003796 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003776:	484f      	ldr	r0, [pc, #316]	; (80038b4 <HAL_ADC_PollForConversion+0x194>)
 8003778:	f7ff fc84 	bl	8003084 <LL_ADC_GetMultiDMATransfer>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	d007      	beq.n	8003792 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003786:	f043 0220 	orr.w	r2, r3, #32
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e08c      	b.n	80038ac <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003792:	2304      	movs	r3, #4
 8003794:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003796:	f7ff fb1b 	bl	8002dd0 <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800379c:	e01a      	b.n	80037d4 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a4:	d016      	beq.n	80037d4 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80037a6:	f7ff fb13 	bl	8002dd0 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	429a      	cmp	r2, r3
 80037b4:	d302      	bcc.n	80037bc <HAL_ADC_PollForConversion+0x9c>
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10b      	bne.n	80037d4 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c0:	f043 0204 	orr.w	r2, r3, #4
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e06b      	b.n	80038ac <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4013      	ands	r3, r2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d0dd      	beq.n	800379e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7ff fb9c 	bl	8002f30 <LL_ADC_REG_IsTriggerSourceSWStart>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d01c      	beq.n	8003838 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	7e5b      	ldrb	r3, [r3, #25]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d118      	bne.n	8003838 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0308 	and.w	r3, r3, #8
 8003810:	2b08      	cmp	r3, #8
 8003812:	d111      	bne.n	8003838 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003818:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003824:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d105      	bne.n	8003838 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003830:	f043 0201 	orr.w	r2, r3, #1
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a1e      	ldr	r2, [pc, #120]	; (80038b8 <HAL_ADC_PollForConversion+0x198>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d002      	beq.n	8003848 <HAL_ADC_PollForConversion+0x128>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	e000      	b.n	800384a <HAL_ADC_PollForConversion+0x12a>
 8003848:	4b1c      	ldr	r3, [pc, #112]	; (80038bc <HAL_ADC_PollForConversion+0x19c>)
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	6812      	ldr	r2, [r2, #0]
 800384e:	4293      	cmp	r3, r2
 8003850:	d008      	beq.n	8003864 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d005      	beq.n	8003864 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	2b05      	cmp	r3, #5
 800385c:	d002      	beq.n	8003864 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	2b09      	cmp	r3, #9
 8003862:	d104      	bne.n	800386e <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	61bb      	str	r3, [r7, #24]
 800386c:	e00c      	b.n	8003888 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a11      	ldr	r2, [pc, #68]	; (80038b8 <HAL_ADC_PollForConversion+0x198>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d002      	beq.n	800387e <HAL_ADC_PollForConversion+0x15e>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	e000      	b.n	8003880 <HAL_ADC_PollForConversion+0x160>
 800387e:	4b0f      	ldr	r3, [pc, #60]	; (80038bc <HAL_ADC_PollForConversion+0x19c>)
 8003880:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	2b08      	cmp	r3, #8
 800388c:	d104      	bne.n	8003898 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2208      	movs	r2, #8
 8003894:	601a      	str	r2, [r3, #0]
 8003896:	e008      	b.n	80038aa <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d103      	bne.n	80038aa <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	220c      	movs	r2, #12
 80038a8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3720      	adds	r7, #32
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	50040300 	.word	0x50040300
 80038b8:	50040100 	.word	0x50040100
 80038bc:	50040000 	.word	0x50040000

080038c0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
	...

080038dc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b08a      	sub	sp, #40	; 0x28
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80038e4:	2300      	movs	r3, #0
 80038e6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038f8:	4882      	ldr	r0, [pc, #520]	; (8003b04 <HAL_ADC_IRQHandler+0x228>)
 80038fa:	f7ff fbb5 	bl	8003068 <LL_ADC_GetMultimode>
 80038fe:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f003 0302 	and.w	r3, r3, #2
 8003906:	2b00      	cmp	r3, #0
 8003908:	d017      	beq.n	800393a <HAL_ADC_IRQHandler+0x5e>
 800390a:	69bb      	ldr	r3, [r7, #24]
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d012      	beq.n	800393a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003918:	f003 0310 	and.w	r3, r3, #16
 800391c:	2b00      	cmp	r3, #0
 800391e:	d105      	bne.n	800392c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003924:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f000 ff25 	bl	800477c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2202      	movs	r2, #2
 8003938:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b00      	cmp	r3, #0
 8003942:	d004      	beq.n	800394e <HAL_ADC_IRQHandler+0x72>
 8003944:	69bb      	ldr	r3, [r7, #24]
 8003946:	f003 0304 	and.w	r3, r3, #4
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10a      	bne.n	8003964 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8083 	beq.w	8003a60 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	f003 0308 	and.w	r3, r3, #8
 8003960:	2b00      	cmp	r3, #0
 8003962:	d07d      	beq.n	8003a60 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003968:	f003 0310 	and.w	r3, r3, #16
 800396c:	2b00      	cmp	r3, #0
 800396e:	d105      	bne.n	800397c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003974:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff fad5 	bl	8002f30 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d062      	beq.n	8003a52 <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a5d      	ldr	r2, [pc, #372]	; (8003b08 <HAL_ADC_IRQHandler+0x22c>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d002      	beq.n	800399c <HAL_ADC_IRQHandler+0xc0>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	e000      	b.n	800399e <HAL_ADC_IRQHandler+0xc2>
 800399c:	4b5b      	ldr	r3, [pc, #364]	; (8003b0c <HAL_ADC_IRQHandler+0x230>)
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d008      	beq.n	80039b8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d005      	beq.n	80039b8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	2b05      	cmp	r3, #5
 80039b0:	d002      	beq.n	80039b8 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2b09      	cmp	r3, #9
 80039b6:	d104      	bne.n	80039c2 <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	623b      	str	r3, [r7, #32]
 80039c0:	e00c      	b.n	80039dc <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a50      	ldr	r2, [pc, #320]	; (8003b08 <HAL_ADC_IRQHandler+0x22c>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d002      	beq.n	80039d2 <HAL_ADC_IRQHandler+0xf6>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	e000      	b.n	80039d4 <HAL_ADC_IRQHandler+0xf8>
 80039d2:	4b4e      	ldr	r3, [pc, #312]	; (8003b0c <HAL_ADC_IRQHandler+0x230>)
 80039d4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	68db      	ldr	r3, [r3, #12]
 80039da:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80039dc:	6a3b      	ldr	r3, [r7, #32]
 80039de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d135      	bne.n	8003a52 <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0308 	and.w	r3, r3, #8
 80039f0:	2b08      	cmp	r3, #8
 80039f2:	d12e      	bne.n	8003a52 <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f7ff fc15 	bl	8003228 <LL_ADC_REG_IsConversionOngoing>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d11a      	bne.n	8003a3a <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	685a      	ldr	r2, [r3, #4]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 020c 	bic.w	r2, r2, #12
 8003a12:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d112      	bne.n	8003a52 <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a30:	f043 0201 	orr.w	r2, r3, #1
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	655a      	str	r2, [r3, #84]	; 0x54
 8003a38:	e00b      	b.n	8003a52 <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a3e:	f043 0210 	orr.w	r2, r3, #16
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a4a:	f043 0201 	orr.w	r2, r3, #1
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a52:	6878      	ldr	r0, [r7, #4]
 8003a54:	f000 f95c 	bl	8003d10 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	220c      	movs	r2, #12
 8003a5e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	f003 0320 	and.w	r3, r3, #32
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d004      	beq.n	8003a74 <HAL_ADC_IRQHandler+0x198>
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	f003 0320 	and.w	r3, r3, #32
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10b      	bne.n	8003a8c <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	f000 809f 	beq.w	8003bbe <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 8099 	beq.w	8003bbe <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a90:	f003 0310 	and.w	r3, r3, #16
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d105      	bne.n	8003aa4 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a9c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7ff fa7d 	bl	8002fa8 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003aae:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff fa3b 	bl	8002f30 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003aba:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a11      	ldr	r2, [pc, #68]	; (8003b08 <HAL_ADC_IRQHandler+0x22c>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d002      	beq.n	8003acc <HAL_ADC_IRQHandler+0x1f0>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	e000      	b.n	8003ace <HAL_ADC_IRQHandler+0x1f2>
 8003acc:	4b0f      	ldr	r3, [pc, #60]	; (8003b0c <HAL_ADC_IRQHandler+0x230>)
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	6812      	ldr	r2, [r2, #0]
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d008      	beq.n	8003ae8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d005      	beq.n	8003ae8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003adc:	697b      	ldr	r3, [r7, #20]
 8003ade:	2b06      	cmp	r3, #6
 8003ae0:	d002      	beq.n	8003ae8 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	2b07      	cmp	r3, #7
 8003ae6:	d104      	bne.n	8003af2 <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	623b      	str	r3, [r7, #32]
 8003af0:	e013      	b.n	8003b1a <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a04      	ldr	r2, [pc, #16]	; (8003b08 <HAL_ADC_IRQHandler+0x22c>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d009      	beq.n	8003b10 <HAL_ADC_IRQHandler+0x234>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	e007      	b.n	8003b12 <HAL_ADC_IRQHandler+0x236>
 8003b02:	bf00      	nop
 8003b04:	50040300 	.word	0x50040300
 8003b08:	50040100 	.word	0x50040100
 8003b0c:	50040000 	.word	0x50040000
 8003b10:	4b7d      	ldr	r3, [pc, #500]	; (8003d08 <HAL_ADC_IRQHandler+0x42c>)
 8003b12:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d10c      	bne.n	8003b3a <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003b20:	6a3b      	ldr	r3, [r7, #32]
 8003b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d142      	bne.n	8003bb0 <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d03f      	beq.n	8003bb0 <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003b30:	6a3b      	ldr	r3, [r7, #32]
 8003b32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d13a      	bne.n	8003bb0 <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b44:	2b40      	cmp	r3, #64	; 0x40
 8003b46:	d133      	bne.n	8003bb0 <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003b48:	6a3b      	ldr	r3, [r7, #32]
 8003b4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d12e      	bne.n	8003bb0 <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7ff fb8d 	bl	8003276 <LL_ADC_INJ_IsConversionOngoing>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d11a      	bne.n	8003b98 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003b70:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d112      	bne.n	8003bb0 <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b8e:	f043 0201 	orr.w	r2, r3, #1
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	655a      	str	r2, [r3, #84]	; 0x54
 8003b96:	e00b      	b.n	8003bb0 <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b9c:	f043 0210 	orr.w	r2, r3, #16
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ba8:	f043 0201 	orr.w	r2, r3, #1
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 fdbb 	bl	800472c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2260      	movs	r2, #96	; 0x60
 8003bbc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d011      	beq.n	8003bec <HAL_ADC_IRQHandler+0x310>
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d00c      	beq.n	8003bec <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	f000 f8a0 	bl	8003d24 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2280      	movs	r2, #128	; 0x80
 8003bea:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d012      	beq.n	8003c1c <HAL_ADC_IRQHandler+0x340>
 8003bf6:	69bb      	ldr	r3, [r7, #24]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d00d      	beq.n	8003c1c <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c04:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 fda1 	bl	8004754 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c1a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d012      	beq.n	8003c4c <HAL_ADC_IRQHandler+0x370>
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d00d      	beq.n	8003c4c <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c34:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003c3c:	6878      	ldr	r0, [r7, #4]
 8003c3e:	f000 fd93 	bl	8004768 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c4a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	f003 0310 	and.w	r3, r3, #16
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d036      	beq.n	8003cc4 <HAL_ADC_IRQHandler+0x3e8>
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	f003 0310 	and.w	r3, r3, #16
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d031      	beq.n	8003cc4 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d102      	bne.n	8003c6e <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c6c:	e014      	b.n	8003c98 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d008      	beq.n	8003c86 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003c74:	4825      	ldr	r0, [pc, #148]	; (8003d0c <HAL_ADC_IRQHandler+0x430>)
 8003c76:	f7ff fa05 	bl	8003084 <LL_ADC_GetMultiDMATransfer>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00b      	beq.n	8003c98 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003c80:	2301      	movs	r3, #1
 8003c82:	627b      	str	r3, [r7, #36]	; 0x24
 8003c84:	e008      	b.n	8003c98 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003c94:	2301      	movs	r3, #1
 8003c96:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d10e      	bne.n	8003cbc <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ca2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cae:	f043 0202 	orr.w	r2, r3, #2
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003cb6:	6878      	ldr	r0, [r7, #4]
 8003cb8:	f000 f83e 	bl	8003d38 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2210      	movs	r2, #16
 8003cc2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d018      	beq.n	8003d00 <HAL_ADC_IRQHandler+0x424>
 8003cce:	69bb      	ldr	r3, [r7, #24]
 8003cd0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d013      	beq.n	8003d00 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cdc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce8:	f043 0208 	orr.w	r2, r3, #8
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cf8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 fd20 	bl	8004740 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003d00:	bf00      	nop
 8003d02:	3728      	adds	r7, #40	; 0x28
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	50040000 	.word	0x50040000
 8003d0c:	50040300 	.word	0x50040300

08003d10 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003d18:	bf00      	nop
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr

08003d24 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b0a6      	sub	sp, #152	; 0x98
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d56:	2300      	movs	r3, #0
 8003d58:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d101      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x22>
 8003d6a:	2302      	movs	r3, #2
 8003d6c:	e348      	b.n	8004400 <HAL_ADC_ConfigChannel+0x6b4>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7ff fa54 	bl	8003228 <LL_ADC_REG_IsConversionOngoing>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f040 8329 	bne.w	80043da <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	2b05      	cmp	r3, #5
 8003d8e:	d824      	bhi.n	8003dda <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	3b02      	subs	r3, #2
 8003d96:	2b03      	cmp	r3, #3
 8003d98:	d81b      	bhi.n	8003dd2 <HAL_ADC_ConfigChannel+0x86>
 8003d9a:	a201      	add	r2, pc, #4	; (adr r2, 8003da0 <HAL_ADC_ConfigChannel+0x54>)
 8003d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da0:	08003db1 	.word	0x08003db1
 8003da4:	08003db9 	.word	0x08003db9
 8003da8:	08003dc1 	.word	0x08003dc1
 8003dac:	08003dc9 	.word	0x08003dc9
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	220c      	movs	r2, #12
 8003db4:	605a      	str	r2, [r3, #4]
 8003db6:	e011      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	2212      	movs	r2, #18
 8003dbc:	605a      	str	r2, [r3, #4]
 8003dbe:	e00d      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	2218      	movs	r2, #24
 8003dc4:	605a      	str	r2, [r3, #4]
 8003dc6:	e009      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dce:	605a      	str	r2, [r3, #4]
 8003dd0:	e004      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	2206      	movs	r2, #6
 8003dd6:	605a      	str	r2, [r3, #4]
 8003dd8:	e000      	b.n	8003ddc <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003dda:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6818      	ldr	r0, [r3, #0]
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	6859      	ldr	r1, [r3, #4]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	461a      	mov	r2, r3
 8003dea:	f7ff f8b4 	bl	8002f56 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff fa18 	bl	8003228 <LL_ADC_REG_IsConversionOngoing>
 8003df8:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4618      	mov	r0, r3
 8003e02:	f7ff fa38 	bl	8003276 <LL_ADC_INJ_IsConversionOngoing>
 8003e06:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003e0a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f040 8148 	bne.w	80040a4 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003e14:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	f040 8143 	bne.w	80040a4 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6818      	ldr	r0, [r3, #0]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	6819      	ldr	r1, [r3, #0]
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	f7ff f8cf 	bl	8002fce <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	695a      	ldr	r2, [r3, #20]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	08db      	lsrs	r3, r3, #3
 8003e3c:	f003 0303 	and.w	r3, r3, #3
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	fa02 f303 	lsl.w	r3, r2, r3
 8003e46:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	2b04      	cmp	r3, #4
 8003e50:	d00a      	beq.n	8003e68 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6818      	ldr	r0, [r3, #0]
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	6919      	ldr	r1, [r3, #16]
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e62:	f7ff f817 	bl	8002e94 <LL_ADC_SetOffset>
 8003e66:	e11d      	b.n	80040a4 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7ff f832 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d10a      	bne.n	8003e94 <HAL_ADC_ConfigChannel+0x148>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	2100      	movs	r1, #0
 8003e84:	4618      	mov	r0, r3
 8003e86:	f7ff f827 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	0e9b      	lsrs	r3, r3, #26
 8003e8e:	f003 021f 	and.w	r2, r3, #31
 8003e92:	e012      	b.n	8003eba <HAL_ADC_ConfigChannel+0x16e>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2100      	movs	r1, #0
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f7ff f81c 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003eaa:	fa93 f3a3 	rbit	r3, r3
 8003eae:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003eb0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003eb2:	fab3 f383 	clz	r3, r3
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	461a      	mov	r2, r3
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d105      	bne.n	8003ed2 <HAL_ADC_ConfigChannel+0x186>
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	0e9b      	lsrs	r3, r3, #26
 8003ecc:	f003 031f 	and.w	r3, r3, #31
 8003ed0:	e00a      	b.n	8003ee8 <HAL_ADC_ConfigChannel+0x19c>
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003eda:	fa93 f3a3 	rbit	r3, r3
 8003ede:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8003ee0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003ee2:	fab3 f383 	clz	r3, r3
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d106      	bne.n	8003efa <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff f803 	bl	8002f00 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	2101      	movs	r1, #1
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fe ffe9 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003f06:	4603      	mov	r3, r0
 8003f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10a      	bne.n	8003f26 <HAL_ADC_ConfigChannel+0x1da>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2101      	movs	r1, #1
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7fe ffde 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	0e9b      	lsrs	r3, r3, #26
 8003f20:	f003 021f 	and.w	r2, r3, #31
 8003f24:	e010      	b.n	8003f48 <HAL_ADC_ConfigChannel+0x1fc>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2101      	movs	r1, #1
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fe ffd3 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003f32:	4603      	mov	r3, r0
 8003f34:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f38:	fa93 f3a3 	rbit	r3, r3
 8003f3c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f40:	fab3 f383 	clz	r3, r3
 8003f44:	b2db      	uxtb	r3, r3
 8003f46:	461a      	mov	r2, r3
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d105      	bne.n	8003f60 <HAL_ADC_ConfigChannel+0x214>
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	0e9b      	lsrs	r3, r3, #26
 8003f5a:	f003 031f 	and.w	r3, r3, #31
 8003f5e:	e00a      	b.n	8003f76 <HAL_ADC_ConfigChannel+0x22a>
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f66:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f68:	fa93 f3a3 	rbit	r3, r3
 8003f6c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003f6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f70:	fab3 f383 	clz	r3, r3
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d106      	bne.n	8003f88 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2101      	movs	r1, #1
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fe ffbc 	bl	8002f00 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	2102      	movs	r1, #2
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7fe ffa2 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003f94:	4603      	mov	r3, r0
 8003f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10a      	bne.n	8003fb4 <HAL_ADC_ConfigChannel+0x268>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	2102      	movs	r1, #2
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fe ff97 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003faa:	4603      	mov	r3, r0
 8003fac:	0e9b      	lsrs	r3, r3, #26
 8003fae:	f003 021f 	and.w	r2, r3, #31
 8003fb2:	e010      	b.n	8003fd6 <HAL_ADC_ConfigChannel+0x28a>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2102      	movs	r1, #2
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7fe ff8c 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fc4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fc6:	fa93 f3a3 	rbit	r3, r3
 8003fca:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8003fcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fce:	fab3 f383 	clz	r3, r3
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	461a      	mov	r2, r3
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d105      	bne.n	8003fee <HAL_ADC_ConfigChannel+0x2a2>
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	0e9b      	lsrs	r3, r3, #26
 8003fe8:	f003 031f 	and.w	r3, r3, #31
 8003fec:	e00a      	b.n	8004004 <HAL_ADC_ConfigChannel+0x2b8>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ff6:	fa93 f3a3 	rbit	r3, r3
 8003ffa:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8003ffc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ffe:	fab3 f383 	clz	r3, r3
 8004002:	b2db      	uxtb	r3, r3
 8004004:	429a      	cmp	r2, r3
 8004006:	d106      	bne.n	8004016 <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2200      	movs	r2, #0
 800400e:	2102      	movs	r1, #2
 8004010:	4618      	mov	r0, r3
 8004012:	f7fe ff75 	bl	8002f00 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2103      	movs	r1, #3
 800401c:	4618      	mov	r0, r3
 800401e:	f7fe ff5b 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8004022:	4603      	mov	r3, r0
 8004024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004028:	2b00      	cmp	r3, #0
 800402a:	d10a      	bne.n	8004042 <HAL_ADC_ConfigChannel+0x2f6>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2103      	movs	r1, #3
 8004032:	4618      	mov	r0, r3
 8004034:	f7fe ff50 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 8004038:	4603      	mov	r3, r0
 800403a:	0e9b      	lsrs	r3, r3, #26
 800403c:	f003 021f 	and.w	r2, r3, #31
 8004040:	e010      	b.n	8004064 <HAL_ADC_ConfigChannel+0x318>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2103      	movs	r1, #3
 8004048:	4618      	mov	r0, r3
 800404a:	f7fe ff45 	bl	8002ed8 <LL_ADC_GetOffsetChannel>
 800404e:	4603      	mov	r3, r0
 8004050:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004052:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004054:	fa93 f3a3 	rbit	r3, r3
 8004058:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800405a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800405c:	fab3 f383 	clz	r3, r3
 8004060:	b2db      	uxtb	r3, r3
 8004062:	461a      	mov	r2, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800406c:	2b00      	cmp	r3, #0
 800406e:	d105      	bne.n	800407c <HAL_ADC_ConfigChannel+0x330>
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	0e9b      	lsrs	r3, r3, #26
 8004076:	f003 031f 	and.w	r3, r3, #31
 800407a:	e00a      	b.n	8004092 <HAL_ADC_ConfigChannel+0x346>
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004082:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004084:	fa93 f3a3 	rbit	r3, r3
 8004088:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 800408a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800408c:	fab3 f383 	clz	r3, r3
 8004090:	b2db      	uxtb	r3, r3
 8004092:	429a      	cmp	r2, r3
 8004094:	d106      	bne.n	80040a4 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2200      	movs	r2, #0
 800409c:	2103      	movs	r1, #3
 800409e:	4618      	mov	r0, r3
 80040a0:	f7fe ff2e 	bl	8002f00 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4618      	mov	r0, r3
 80040aa:	f7ff f86f 	bl	800318c <LL_ADC_IsEnabled>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f040 810c 	bne.w	80042ce <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6818      	ldr	r0, [r3, #0]
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	6819      	ldr	r1, [r3, #0]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	461a      	mov	r2, r3
 80040c4:	f7fe ffac 	bl	8003020 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	4aad      	ldr	r2, [pc, #692]	; (8004384 <HAL_ADC_ConfigChannel+0x638>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	f040 80fd 	bne.w	80042ce <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d10b      	bne.n	80040fc <HAL_ADC_ConfigChannel+0x3b0>
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	0e9b      	lsrs	r3, r3, #26
 80040ea:	3301      	adds	r3, #1
 80040ec:	f003 031f 	and.w	r3, r3, #31
 80040f0:	2b09      	cmp	r3, #9
 80040f2:	bf94      	ite	ls
 80040f4:	2301      	movls	r3, #1
 80040f6:	2300      	movhi	r3, #0
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	e012      	b.n	8004122 <HAL_ADC_ConfigChannel+0x3d6>
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004102:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004104:	fa93 f3a3 	rbit	r3, r3
 8004108:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800410a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800410c:	fab3 f383 	clz	r3, r3
 8004110:	b2db      	uxtb	r3, r3
 8004112:	3301      	adds	r3, #1
 8004114:	f003 031f 	and.w	r3, r3, #31
 8004118:	2b09      	cmp	r3, #9
 800411a:	bf94      	ite	ls
 800411c:	2301      	movls	r3, #1
 800411e:	2300      	movhi	r3, #0
 8004120:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004122:	2b00      	cmp	r3, #0
 8004124:	d064      	beq.n	80041f0 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800412e:	2b00      	cmp	r3, #0
 8004130:	d107      	bne.n	8004142 <HAL_ADC_ConfigChannel+0x3f6>
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	0e9b      	lsrs	r3, r3, #26
 8004138:	3301      	adds	r3, #1
 800413a:	069b      	lsls	r3, r3, #26
 800413c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004140:	e00e      	b.n	8004160 <HAL_ADC_ConfigChannel+0x414>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800414a:	fa93 f3a3 	rbit	r3, r3
 800414e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004150:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004152:	fab3 f383 	clz	r3, r3
 8004156:	b2db      	uxtb	r3, r3
 8004158:	3301      	adds	r3, #1
 800415a:	069b      	lsls	r3, r3, #26
 800415c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004168:	2b00      	cmp	r3, #0
 800416a:	d109      	bne.n	8004180 <HAL_ADC_ConfigChannel+0x434>
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	0e9b      	lsrs	r3, r3, #26
 8004172:	3301      	adds	r3, #1
 8004174:	f003 031f 	and.w	r3, r3, #31
 8004178:	2101      	movs	r1, #1
 800417a:	fa01 f303 	lsl.w	r3, r1, r3
 800417e:	e010      	b.n	80041a2 <HAL_ADC_ConfigChannel+0x456>
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004188:	fa93 f3a3 	rbit	r3, r3
 800418c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800418e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004190:	fab3 f383 	clz	r3, r3
 8004194:	b2db      	uxtb	r3, r3
 8004196:	3301      	adds	r3, #1
 8004198:	f003 031f 	and.w	r3, r3, #31
 800419c:	2101      	movs	r1, #1
 800419e:	fa01 f303 	lsl.w	r3, r1, r3
 80041a2:	ea42 0103 	orr.w	r1, r2, r3
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10a      	bne.n	80041c8 <HAL_ADC_ConfigChannel+0x47c>
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	0e9b      	lsrs	r3, r3, #26
 80041b8:	3301      	adds	r3, #1
 80041ba:	f003 021f 	and.w	r2, r3, #31
 80041be:	4613      	mov	r3, r2
 80041c0:	005b      	lsls	r3, r3, #1
 80041c2:	4413      	add	r3, r2
 80041c4:	051b      	lsls	r3, r3, #20
 80041c6:	e011      	b.n	80041ec <HAL_ADC_ConfigChannel+0x4a0>
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d0:	fa93 f3a3 	rbit	r3, r3
 80041d4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80041d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d8:	fab3 f383 	clz	r3, r3
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	3301      	adds	r3, #1
 80041e0:	f003 021f 	and.w	r2, r3, #31
 80041e4:	4613      	mov	r3, r2
 80041e6:	005b      	lsls	r3, r3, #1
 80041e8:	4413      	add	r3, r2
 80041ea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041ec:	430b      	orrs	r3, r1
 80041ee:	e069      	b.n	80042c4 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d107      	bne.n	800420c <HAL_ADC_ConfigChannel+0x4c0>
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	0e9b      	lsrs	r3, r3, #26
 8004202:	3301      	adds	r3, #1
 8004204:	069b      	lsls	r3, r3, #26
 8004206:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800420a:	e00e      	b.n	800422a <HAL_ADC_ConfigChannel+0x4de>
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004212:	6a3b      	ldr	r3, [r7, #32]
 8004214:	fa93 f3a3 	rbit	r3, r3
 8004218:	61fb      	str	r3, [r7, #28]
  return result;
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	fab3 f383 	clz	r3, r3
 8004220:	b2db      	uxtb	r3, r3
 8004222:	3301      	adds	r3, #1
 8004224:	069b      	lsls	r3, r3, #26
 8004226:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004232:	2b00      	cmp	r3, #0
 8004234:	d109      	bne.n	800424a <HAL_ADC_ConfigChannel+0x4fe>
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	0e9b      	lsrs	r3, r3, #26
 800423c:	3301      	adds	r3, #1
 800423e:	f003 031f 	and.w	r3, r3, #31
 8004242:	2101      	movs	r1, #1
 8004244:	fa01 f303 	lsl.w	r3, r1, r3
 8004248:	e010      	b.n	800426c <HAL_ADC_ConfigChannel+0x520>
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004250:	69bb      	ldr	r3, [r7, #24]
 8004252:	fa93 f3a3 	rbit	r3, r3
 8004256:	617b      	str	r3, [r7, #20]
  return result;
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	fab3 f383 	clz	r3, r3
 800425e:	b2db      	uxtb	r3, r3
 8004260:	3301      	adds	r3, #1
 8004262:	f003 031f 	and.w	r3, r3, #31
 8004266:	2101      	movs	r1, #1
 8004268:	fa01 f303 	lsl.w	r3, r1, r3
 800426c:	ea42 0103 	orr.w	r1, r2, r3
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10d      	bne.n	8004298 <HAL_ADC_ConfigChannel+0x54c>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	0e9b      	lsrs	r3, r3, #26
 8004282:	3301      	adds	r3, #1
 8004284:	f003 021f 	and.w	r2, r3, #31
 8004288:	4613      	mov	r3, r2
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	4413      	add	r3, r2
 800428e:	3b1e      	subs	r3, #30
 8004290:	051b      	lsls	r3, r3, #20
 8004292:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004296:	e014      	b.n	80042c2 <HAL_ADC_ConfigChannel+0x576>
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	fa93 f3a3 	rbit	r3, r3
 80042a4:	60fb      	str	r3, [r7, #12]
  return result;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	fab3 f383 	clz	r3, r3
 80042ac:	b2db      	uxtb	r3, r3
 80042ae:	3301      	adds	r3, #1
 80042b0:	f003 021f 	and.w	r2, r3, #31
 80042b4:	4613      	mov	r3, r2
 80042b6:	005b      	lsls	r3, r3, #1
 80042b8:	4413      	add	r3, r2
 80042ba:	3b1e      	subs	r3, #30
 80042bc:	051b      	lsls	r3, r3, #20
 80042be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80042c2:	430b      	orrs	r3, r1
 80042c4:	683a      	ldr	r2, [r7, #0]
 80042c6:	6892      	ldr	r2, [r2, #8]
 80042c8:	4619      	mov	r1, r3
 80042ca:	f7fe fe80 	bl	8002fce <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b2d      	ldr	r3, [pc, #180]	; (8004388 <HAL_ADC_ConfigChannel+0x63c>)
 80042d4:	4013      	ands	r3, r2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	f000 808c 	beq.w	80043f4 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80042dc:	482b      	ldr	r0, [pc, #172]	; (800438c <HAL_ADC_ConfigChannel+0x640>)
 80042de:	f7fe fdcb 	bl	8002e78 <LL_ADC_GetCommonPathInternalCh>
 80042e2:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a29      	ldr	r2, [pc, #164]	; (8004390 <HAL_ADC_ConfigChannel+0x644>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d12b      	bne.n	8004348 <HAL_ADC_ConfigChannel+0x5fc>
 80042f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80042f4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d125      	bne.n	8004348 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a24      	ldr	r2, [pc, #144]	; (8004394 <HAL_ADC_ConfigChannel+0x648>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d004      	beq.n	8004310 <HAL_ADC_ConfigChannel+0x5c4>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a23      	ldr	r2, [pc, #140]	; (8004398 <HAL_ADC_ConfigChannel+0x64c>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d16e      	bne.n	80043ee <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004310:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004314:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004318:	4619      	mov	r1, r3
 800431a:	481c      	ldr	r0, [pc, #112]	; (800438c <HAL_ADC_ConfigChannel+0x640>)
 800431c:	f7fe fd99 	bl	8002e52 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004320:	4b1e      	ldr	r3, [pc, #120]	; (800439c <HAL_ADC_ConfigChannel+0x650>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	099b      	lsrs	r3, r3, #6
 8004326:	4a1e      	ldr	r2, [pc, #120]	; (80043a0 <HAL_ADC_ConfigChannel+0x654>)
 8004328:	fba2 2303 	umull	r2, r3, r2, r3
 800432c:	099a      	lsrs	r2, r3, #6
 800432e:	4613      	mov	r3, r2
 8004330:	005b      	lsls	r3, r3, #1
 8004332:	4413      	add	r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004338:	e002      	b.n	8004340 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	3b01      	subs	r3, #1
 800433e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1f9      	bne.n	800433a <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004346:	e052      	b.n	80043ee <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a15      	ldr	r2, [pc, #84]	; (80043a4 <HAL_ADC_ConfigChannel+0x658>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d12a      	bne.n	80043a8 <HAL_ADC_ConfigChannel+0x65c>
 8004352:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004356:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d124      	bne.n	80043a8 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	4a0c      	ldr	r2, [pc, #48]	; (8004394 <HAL_ADC_ConfigChannel+0x648>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d004      	beq.n	8004372 <HAL_ADC_ConfigChannel+0x626>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a0a      	ldr	r2, [pc, #40]	; (8004398 <HAL_ADC_ConfigChannel+0x64c>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d13f      	bne.n	80043f2 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004372:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004376:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800437a:	4619      	mov	r1, r3
 800437c:	4803      	ldr	r0, [pc, #12]	; (800438c <HAL_ADC_ConfigChannel+0x640>)
 800437e:	f7fe fd68 	bl	8002e52 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004382:	e036      	b.n	80043f2 <HAL_ADC_ConfigChannel+0x6a6>
 8004384:	407f0000 	.word	0x407f0000
 8004388:	80080000 	.word	0x80080000
 800438c:	50040300 	.word	0x50040300
 8004390:	c7520000 	.word	0xc7520000
 8004394:	50040000 	.word	0x50040000
 8004398:	50040200 	.word	0x50040200
 800439c:	20000008 	.word	0x20000008
 80043a0:	053e2d63 	.word	0x053e2d63
 80043a4:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a16      	ldr	r2, [pc, #88]	; (8004408 <HAL_ADC_ConfigChannel+0x6bc>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d120      	bne.n	80043f4 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80043b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80043b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d11a      	bne.n	80043f4 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a12      	ldr	r2, [pc, #72]	; (800440c <HAL_ADC_ConfigChannel+0x6c0>)
 80043c4:	4293      	cmp	r3, r2
 80043c6:	d115      	bne.n	80043f4 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80043cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80043d0:	4619      	mov	r1, r3
 80043d2:	480f      	ldr	r0, [pc, #60]	; (8004410 <HAL_ADC_ConfigChannel+0x6c4>)
 80043d4:	f7fe fd3d 	bl	8002e52 <LL_ADC_SetCommonPathInternalCh>
 80043d8:	e00c      	b.n	80043f4 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043de:	f043 0220 	orr.w	r2, r3, #32
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 80043ec:	e002      	b.n	80043f4 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043ee:	bf00      	nop
 80043f0:	e000      	b.n	80043f4 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043f2:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80043fc:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8004400:	4618      	mov	r0, r3
 8004402:	3798      	adds	r7, #152	; 0x98
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	80000001 	.word	0x80000001
 800440c:	50040000 	.word	0x50040000
 8004410:	50040300 	.word	0x50040300

08004414 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b088      	sub	sp, #32
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800441e:	2300      	movs	r3, #0
 8004420:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4618      	mov	r0, r3
 800442c:	f7fe fefc 	bl	8003228 <LL_ADC_REG_IsConversionOngoing>
 8004430:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4618      	mov	r0, r3
 8004438:	f7fe ff1d 	bl	8003276 <LL_ADC_INJ_IsConversionOngoing>
 800443c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d103      	bne.n	800444c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 8090 	beq.w	800456c <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004456:	2b00      	cmp	r3, #0
 8004458:	d02a      	beq.n	80044b0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	7e5b      	ldrb	r3, [r3, #25]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d126      	bne.n	80044b0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	7e1b      	ldrb	r3, [r3, #24]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d122      	bne.n	80044b0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800446a:	2301      	movs	r3, #1
 800446c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800446e:	e014      	b.n	800449a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	4a41      	ldr	r2, [pc, #260]	; (8004578 <ADC_ConversionStop+0x164>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d90d      	bls.n	8004494 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447c:	f043 0210 	orr.w	r2, r3, #16
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004488:	f043 0201 	orr.w	r2, r3, #1
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	e06c      	b.n	800456e <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004494:	69fb      	ldr	r3, [r7, #28]
 8004496:	3301      	adds	r3, #1
 8004498:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044a4:	2b40      	cmp	r3, #64	; 0x40
 80044a6:	d1e3      	bne.n	8004470 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	2240      	movs	r2, #64	; 0x40
 80044ae:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	2b02      	cmp	r3, #2
 80044b4:	d014      	beq.n	80044e0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f7fe feb4 	bl	8003228 <LL_ADC_REG_IsConversionOngoing>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00c      	beq.n	80044e0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f7fe fe71 	bl	80031b2 <LL_ADC_IsDisableOngoing>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d104      	bne.n	80044e0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4618      	mov	r0, r3
 80044dc:	f7fe fe90 	bl	8003200 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	2b01      	cmp	r3, #1
 80044e4:	d014      	beq.n	8004510 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7fe fec3 	bl	8003276 <LL_ADC_INJ_IsConversionOngoing>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00c      	beq.n	8004510 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7fe fe59 	bl	80031b2 <LL_ADC_IsDisableOngoing>
 8004500:	4603      	mov	r3, r0
 8004502:	2b00      	cmp	r3, #0
 8004504:	d104      	bne.n	8004510 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4618      	mov	r0, r3
 800450c:	f7fe fe9f 	bl	800324e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	2b02      	cmp	r3, #2
 8004514:	d004      	beq.n	8004520 <ADC_ConversionStop+0x10c>
 8004516:	2b03      	cmp	r3, #3
 8004518:	d105      	bne.n	8004526 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800451a:	230c      	movs	r3, #12
 800451c:	617b      	str	r3, [r7, #20]
        break;
 800451e:	e005      	b.n	800452c <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004520:	2308      	movs	r3, #8
 8004522:	617b      	str	r3, [r7, #20]
        break;
 8004524:	e002      	b.n	800452c <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004526:	2304      	movs	r3, #4
 8004528:	617b      	str	r3, [r7, #20]
        break;
 800452a:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800452c:	f7fe fc50 	bl	8002dd0 <HAL_GetTick>
 8004530:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004532:	e014      	b.n	800455e <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004534:	f7fe fc4c 	bl	8002dd0 <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b05      	cmp	r3, #5
 8004540:	d90d      	bls.n	800455e <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004546:	f043 0210 	orr.w	r2, r3, #16
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004552:	f043 0201 	orr.w	r2, r3, #1
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e007      	b.n	800456e <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689a      	ldr	r2, [r3, #8]
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	4013      	ands	r3, r2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1e3      	bne.n	8004534 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3720      	adds	r7, #32
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	a33fffff 	.word	0xa33fffff

0800457c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4618      	mov	r0, r3
 800458a:	f7fe fdff 	bl	800318c <LL_ADC_IsEnabled>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d146      	bne.n	8004622 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	4b24      	ldr	r3, [pc, #144]	; (800462c <ADC_Enable+0xb0>)
 800459c:	4013      	ands	r3, r2
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00d      	beq.n	80045be <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a6:	f043 0210 	orr.w	r2, r3, #16
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045b2:	f043 0201 	orr.w	r2, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e032      	b.n	8004624 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fe fdba 	bl	800313c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80045c8:	f7fe fc02 	bl	8002dd0 <HAL_GetTick>
 80045cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80045ce:	e021      	b.n	8004614 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4618      	mov	r0, r3
 80045d6:	f7fe fdd9 	bl	800318c <LL_ADC_IsEnabled>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d104      	bne.n	80045ea <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4618      	mov	r0, r3
 80045e6:	f7fe fda9 	bl	800313c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80045ea:	f7fe fbf1 	bl	8002dd0 <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d90d      	bls.n	8004614 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045fc:	f043 0210 	orr.w	r2, r3, #16
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004608:	f043 0201 	orr.w	r2, r3, #1
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	e007      	b.n	8004624 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b01      	cmp	r3, #1
 8004620:	d1d6      	bne.n	80045d0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3710      	adds	r7, #16
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	8000003f 	.word	0x8000003f

08004630 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4618      	mov	r0, r3
 800463e:	f7fe fdb8 	bl	80031b2 <LL_ADC_IsDisableOngoing>
 8004642:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4618      	mov	r0, r3
 800464a:	f7fe fd9f 	bl	800318c <LL_ADC_IsEnabled>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d040      	beq.n	80046d6 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d13d      	bne.n	80046d6 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 030d 	and.w	r3, r3, #13
 8004664:	2b01      	cmp	r3, #1
 8004666:	d10c      	bne.n	8004682 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4618      	mov	r0, r3
 800466e:	f7fe fd79 	bl	8003164 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2203      	movs	r2, #3
 8004678:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800467a:	f7fe fba9 	bl	8002dd0 <HAL_GetTick>
 800467e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004680:	e022      	b.n	80046c8 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004686:	f043 0210 	orr.w	r2, r3, #16
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004692:	f043 0201 	orr.w	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e01c      	b.n	80046d8 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800469e:	f7fe fb97 	bl	8002dd0 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d90d      	bls.n	80046c8 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b0:	f043 0210 	orr.w	r2, r3, #16
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046bc:	f043 0201 	orr.w	r2, r3, #1
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e007      	b.n	80046d8 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1e3      	bne.n	800469e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3710      	adds	r7, #16
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <LL_ADC_IsEnabled>:
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d101      	bne.n	80046f8 <LL_ADC_IsEnabled+0x18>
 80046f4:	2301      	movs	r3, #1
 80046f6:	e000      	b.n	80046fa <LL_ADC_IsEnabled+0x1a>
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <LL_ADC_REG_IsConversionOngoing>:
{
 8004706:	b480      	push	{r7}
 8004708:	b083      	sub	sp, #12
 800470a:	af00      	add	r7, sp, #0
 800470c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f003 0304 	and.w	r3, r3, #4
 8004716:	2b04      	cmp	r3, #4
 8004718:	d101      	bne.n	800471e <LL_ADC_REG_IsConversionOngoing+0x18>
 800471a:	2301      	movs	r3, #1
 800471c:	e000      	b.n	8004720 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800471e:	2300      	movs	r3, #0
}
 8004720:	4618      	mov	r0, r3
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004748:	bf00      	nop
 800474a:	370c      	adds	r7, #12
 800474c:	46bd      	mov	sp, r7
 800474e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004752:	4770      	bx	lr

08004754 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800475c:	bf00      	nop
 800475e:	370c      	adds	r7, #12
 8004760:	46bd      	mov	sp, r7
 8004762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004766:	4770      	bx	lr

08004768 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004770:	bf00      	nop
 8004772:	370c      	adds	r7, #12
 8004774:	46bd      	mov	sp, r7
 8004776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477a:	4770      	bx	lr

0800477c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004790:	b590      	push	{r4, r7, lr}
 8004792:	b09f      	sub	sp, #124	; 0x7c
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d101      	bne.n	80047ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80047aa:	2302      	movs	r3, #2
 80047ac:	e08f      	b.n	80048ce <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a47      	ldr	r2, [pc, #284]	; (80048d8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d102      	bne.n	80047c6 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80047c0:	4b46      	ldr	r3, [pc, #280]	; (80048dc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80047c2:	60bb      	str	r3, [r7, #8]
 80047c4:	e001      	b.n	80047ca <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80047c6:	2300      	movs	r3, #0
 80047c8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10b      	bne.n	80047e8 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047d4:	f043 0220 	orr.w	r2, r3, #32
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e072      	b.n	80048ce <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff ff8b 	bl	8004706 <LL_ADC_REG_IsConversionOngoing>
 80047f0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7ff ff85 	bl	8004706 <LL_ADC_REG_IsConversionOngoing>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d154      	bne.n	80048ac <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004802:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004804:	2b00      	cmp	r3, #0
 8004806:	d151      	bne.n	80048ac <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004808:	4b35      	ldr	r3, [pc, #212]	; (80048e0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800480a:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d02c      	beq.n	800486e <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004814:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	6859      	ldr	r1, [r3, #4]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004826:	035b      	lsls	r3, r3, #13
 8004828:	430b      	orrs	r3, r1
 800482a:	431a      	orrs	r2, r3
 800482c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800482e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004830:	4829      	ldr	r0, [pc, #164]	; (80048d8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004832:	f7ff ff55 	bl	80046e0 <LL_ADC_IsEnabled>
 8004836:	4604      	mov	r4, r0
 8004838:	4828      	ldr	r0, [pc, #160]	; (80048dc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800483a:	f7ff ff51 	bl	80046e0 <LL_ADC_IsEnabled>
 800483e:	4603      	mov	r3, r0
 8004840:	431c      	orrs	r4, r3
 8004842:	4828      	ldr	r0, [pc, #160]	; (80048e4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004844:	f7ff ff4c 	bl	80046e0 <LL_ADC_IsEnabled>
 8004848:	4603      	mov	r3, r0
 800484a:	4323      	orrs	r3, r4
 800484c:	2b00      	cmp	r3, #0
 800484e:	d137      	bne.n	80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004850:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004858:	f023 030f 	bic.w	r3, r3, #15
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	6811      	ldr	r1, [r2, #0]
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	6892      	ldr	r2, [r2, #8]
 8004864:	430a      	orrs	r2, r1
 8004866:	431a      	orrs	r2, r3
 8004868:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800486a:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800486c:	e028      	b.n	80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800486e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004876:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004878:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800487a:	4817      	ldr	r0, [pc, #92]	; (80048d8 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800487c:	f7ff ff30 	bl	80046e0 <LL_ADC_IsEnabled>
 8004880:	4604      	mov	r4, r0
 8004882:	4816      	ldr	r0, [pc, #88]	; (80048dc <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004884:	f7ff ff2c 	bl	80046e0 <LL_ADC_IsEnabled>
 8004888:	4603      	mov	r3, r0
 800488a:	431c      	orrs	r4, r3
 800488c:	4815      	ldr	r0, [pc, #84]	; (80048e4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800488e:	f7ff ff27 	bl	80046e0 <LL_ADC_IsEnabled>
 8004892:	4603      	mov	r3, r0
 8004894:	4323      	orrs	r3, r4
 8004896:	2b00      	cmp	r3, #0
 8004898:	d112      	bne.n	80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800489a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80048a2:	f023 030f 	bic.w	r3, r3, #15
 80048a6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80048a8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80048aa:	e009      	b.n	80048c0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048b0:	f043 0220 	orr.w	r2, r3, #32
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80048be:	e000      	b.n	80048c2 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80048c0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80048ca:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	377c      	adds	r7, #124	; 0x7c
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd90      	pop	{r4, r7, pc}
 80048d6:	bf00      	nop
 80048d8:	50040000 	.word	0x50040000
 80048dc:	50040100 	.word	0x50040100
 80048e0:	50040300 	.word	0x50040300
 80048e4:	50040200 	.word	0x50040200

080048e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f003 0307 	and.w	r3, r3, #7
 80048f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048f8:	4b0c      	ldr	r3, [pc, #48]	; (800492c <__NVIC_SetPriorityGrouping+0x44>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004904:	4013      	ands	r3, r2
 8004906:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004910:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004918:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800491a:	4a04      	ldr	r2, [pc, #16]	; (800492c <__NVIC_SetPriorityGrouping+0x44>)
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	60d3      	str	r3, [r2, #12]
}
 8004920:	bf00      	nop
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr
 800492c:	e000ed00 	.word	0xe000ed00

08004930 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004930:	b480      	push	{r7}
 8004932:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004934:	4b04      	ldr	r3, [pc, #16]	; (8004948 <__NVIC_GetPriorityGrouping+0x18>)
 8004936:	68db      	ldr	r3, [r3, #12]
 8004938:	0a1b      	lsrs	r3, r3, #8
 800493a:	f003 0307 	and.w	r3, r3, #7
}
 800493e:	4618      	mov	r0, r3
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr
 8004948:	e000ed00 	.word	0xe000ed00

0800494c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	4603      	mov	r3, r0
 8004954:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495a:	2b00      	cmp	r3, #0
 800495c:	db0b      	blt.n	8004976 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800495e:	79fb      	ldrb	r3, [r7, #7]
 8004960:	f003 021f 	and.w	r2, r3, #31
 8004964:	4907      	ldr	r1, [pc, #28]	; (8004984 <__NVIC_EnableIRQ+0x38>)
 8004966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800496a:	095b      	lsrs	r3, r3, #5
 800496c:	2001      	movs	r0, #1
 800496e:	fa00 f202 	lsl.w	r2, r0, r2
 8004972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004976:	bf00      	nop
 8004978:	370c      	adds	r7, #12
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	e000e100 	.word	0xe000e100

08004988 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	4603      	mov	r3, r0
 8004990:	6039      	str	r1, [r7, #0]
 8004992:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004994:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004998:	2b00      	cmp	r3, #0
 800499a:	db0a      	blt.n	80049b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	b2da      	uxtb	r2, r3
 80049a0:	490c      	ldr	r1, [pc, #48]	; (80049d4 <__NVIC_SetPriority+0x4c>)
 80049a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049a6:	0112      	lsls	r2, r2, #4
 80049a8:	b2d2      	uxtb	r2, r2
 80049aa:	440b      	add	r3, r1
 80049ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80049b0:	e00a      	b.n	80049c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	b2da      	uxtb	r2, r3
 80049b6:	4908      	ldr	r1, [pc, #32]	; (80049d8 <__NVIC_SetPriority+0x50>)
 80049b8:	79fb      	ldrb	r3, [r7, #7]
 80049ba:	f003 030f 	and.w	r3, r3, #15
 80049be:	3b04      	subs	r3, #4
 80049c0:	0112      	lsls	r2, r2, #4
 80049c2:	b2d2      	uxtb	r2, r2
 80049c4:	440b      	add	r3, r1
 80049c6:	761a      	strb	r2, [r3, #24]
}
 80049c8:	bf00      	nop
 80049ca:	370c      	adds	r7, #12
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr
 80049d4:	e000e100 	.word	0xe000e100
 80049d8:	e000ed00 	.word	0xe000ed00

080049dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049dc:	b480      	push	{r7}
 80049de:	b089      	sub	sp, #36	; 0x24
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	60f8      	str	r0, [r7, #12]
 80049e4:	60b9      	str	r1, [r7, #8]
 80049e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	f1c3 0307 	rsb	r3, r3, #7
 80049f6:	2b04      	cmp	r3, #4
 80049f8:	bf28      	it	cs
 80049fa:	2304      	movcs	r3, #4
 80049fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	3304      	adds	r3, #4
 8004a02:	2b06      	cmp	r3, #6
 8004a04:	d902      	bls.n	8004a0c <NVIC_EncodePriority+0x30>
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	3b03      	subs	r3, #3
 8004a0a:	e000      	b.n	8004a0e <NVIC_EncodePriority+0x32>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a10:	f04f 32ff 	mov.w	r2, #4294967295
 8004a14:	69bb      	ldr	r3, [r7, #24]
 8004a16:	fa02 f303 	lsl.w	r3, r2, r3
 8004a1a:	43da      	mvns	r2, r3
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	401a      	ands	r2, r3
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a24:	f04f 31ff 	mov.w	r1, #4294967295
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a2e:	43d9      	mvns	r1, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a34:	4313      	orrs	r3, r2
         );
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3724      	adds	r7, #36	; 0x24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
	...

08004a44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	3b01      	subs	r3, #1
 8004a50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a54:	d301      	bcc.n	8004a5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a56:	2301      	movs	r3, #1
 8004a58:	e00f      	b.n	8004a7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a5a:	4a0a      	ldr	r2, [pc, #40]	; (8004a84 <SysTick_Config+0x40>)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a62:	210f      	movs	r1, #15
 8004a64:	f04f 30ff 	mov.w	r0, #4294967295
 8004a68:	f7ff ff8e 	bl	8004988 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a6c:	4b05      	ldr	r3, [pc, #20]	; (8004a84 <SysTick_Config+0x40>)
 8004a6e:	2200      	movs	r2, #0
 8004a70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a72:	4b04      	ldr	r3, [pc, #16]	; (8004a84 <SysTick_Config+0x40>)
 8004a74:	2207      	movs	r2, #7
 8004a76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3708      	adds	r7, #8
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	e000e010 	.word	0xe000e010

08004a88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a88:	b580      	push	{r7, lr}
 8004a8a:	b082      	sub	sp, #8
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	f7ff ff29 	bl	80048e8 <__NVIC_SetPriorityGrouping>
}
 8004a96:	bf00      	nop
 8004a98:	3708      	adds	r7, #8
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}

08004a9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a9e:	b580      	push	{r7, lr}
 8004aa0:	b086      	sub	sp, #24
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	60b9      	str	r1, [r7, #8]
 8004aa8:	607a      	str	r2, [r7, #4]
 8004aaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004aac:	2300      	movs	r3, #0
 8004aae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004ab0:	f7ff ff3e 	bl	8004930 <__NVIC_GetPriorityGrouping>
 8004ab4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	68b9      	ldr	r1, [r7, #8]
 8004aba:	6978      	ldr	r0, [r7, #20]
 8004abc:	f7ff ff8e 	bl	80049dc <NVIC_EncodePriority>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ac6:	4611      	mov	r1, r2
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7ff ff5d 	bl	8004988 <__NVIC_SetPriority>
}
 8004ace:	bf00      	nop
 8004ad0:	3718      	adds	r7, #24
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}

08004ad6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ad6:	b580      	push	{r7, lr}
 8004ad8:	b082      	sub	sp, #8
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	4603      	mov	r3, r0
 8004ade:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7ff ff31 	bl	800494c <__NVIC_EnableIRQ>
}
 8004aea:	bf00      	nop
 8004aec:	3708      	adds	r7, #8
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b082      	sub	sp, #8
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f7ff ffa2 	bl	8004a44 <SysTick_Config>
 8004b00:	4603      	mov	r3, r0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
	...

08004b0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b087      	sub	sp, #28
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004b16:	2300      	movs	r3, #0
 8004b18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b1a:	e17f      	b.n	8004e1c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	2101      	movs	r1, #1
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	fa01 f303 	lsl.w	r3, r1, r3
 8004b28:	4013      	ands	r3, r2
 8004b2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 8171 	beq.w	8004e16 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d003      	beq.n	8004b44 <HAL_GPIO_Init+0x38>
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	2b12      	cmp	r3, #18
 8004b42:	d123      	bne.n	8004b8c <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	08da      	lsrs	r2, r3, #3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3208      	adds	r2, #8
 8004b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b50:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f003 0307 	and.w	r3, r3, #7
 8004b58:	009b      	lsls	r3, r3, #2
 8004b5a:	220f      	movs	r2, #15
 8004b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b60:	43db      	mvns	r3, r3
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4013      	ands	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	697b      	ldr	r3, [r7, #20]
 8004b6e:	f003 0307 	and.w	r3, r3, #7
 8004b72:	009b      	lsls	r3, r3, #2
 8004b74:	fa02 f303 	lsl.w	r3, r2, r3
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	08da      	lsrs	r2, r3, #3
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	3208      	adds	r2, #8
 8004b86:	6939      	ldr	r1, [r7, #16]
 8004b88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	005b      	lsls	r3, r3, #1
 8004b96:	2203      	movs	r2, #3
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	43db      	mvns	r3, r3
 8004b9e:	693a      	ldr	r2, [r7, #16]
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f003 0203 	and.w	r2, r3, #3
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	005b      	lsls	r3, r3, #1
 8004bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	693a      	ldr	r2, [r7, #16]
 8004bbe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	685b      	ldr	r3, [r3, #4]
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d00b      	beq.n	8004be0 <HAL_GPIO_Init+0xd4>
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	2b02      	cmp	r3, #2
 8004bce:	d007      	beq.n	8004be0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004bd4:	2b11      	cmp	r3, #17
 8004bd6:	d003      	beq.n	8004be0 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	685b      	ldr	r3, [r3, #4]
 8004bdc:	2b12      	cmp	r3, #18
 8004bde:	d130      	bne.n	8004c42 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	005b      	lsls	r3, r3, #1
 8004bea:	2203      	movs	r2, #3
 8004bec:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf0:	43db      	mvns	r3, r3
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	68da      	ldr	r2, [r3, #12]
 8004bfc:	697b      	ldr	r3, [r7, #20]
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	fa02 f303 	lsl.w	r3, r2, r3
 8004c04:	693a      	ldr	r2, [r7, #16]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	693a      	ldr	r2, [r7, #16]
 8004c0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c16:	2201      	movs	r2, #1
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	4013      	ands	r3, r2
 8004c24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	091b      	lsrs	r3, r3, #4
 8004c2c:	f003 0201 	and.w	r2, r3, #1
 8004c30:	697b      	ldr	r3, [r7, #20]
 8004c32:	fa02 f303 	lsl.w	r3, r2, r3
 8004c36:	693a      	ldr	r2, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f003 0303 	and.w	r3, r3, #3
 8004c4a:	2b03      	cmp	r3, #3
 8004c4c:	d118      	bne.n	8004c80 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004c54:	2201      	movs	r2, #1
 8004c56:	697b      	ldr	r3, [r7, #20]
 8004c58:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5c:	43db      	mvns	r3, r3
 8004c5e:	693a      	ldr	r2, [r7, #16]
 8004c60:	4013      	ands	r3, r2
 8004c62:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	08db      	lsrs	r3, r3, #3
 8004c6a:	f003 0201 	and.w	r2, r3, #1
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	fa02 f303 	lsl.w	r3, r2, r3
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	693a      	ldr	r2, [r7, #16]
 8004c7e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004c86:	697b      	ldr	r3, [r7, #20]
 8004c88:	005b      	lsls	r3, r3, #1
 8004c8a:	2203      	movs	r2, #3
 8004c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c90:	43db      	mvns	r3, r3
 8004c92:	693a      	ldr	r2, [r7, #16]
 8004c94:	4013      	ands	r3, r2
 8004c96:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	689a      	ldr	r2, [r3, #8]
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	693a      	ldr	r2, [r7, #16]
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	693a      	ldr	r2, [r7, #16]
 8004cae:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	f000 80ac 	beq.w	8004e16 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cbe:	4b5e      	ldr	r3, [pc, #376]	; (8004e38 <HAL_GPIO_Init+0x32c>)
 8004cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc2:	4a5d      	ldr	r2, [pc, #372]	; (8004e38 <HAL_GPIO_Init+0x32c>)
 8004cc4:	f043 0301 	orr.w	r3, r3, #1
 8004cc8:	6613      	str	r3, [r2, #96]	; 0x60
 8004cca:	4b5b      	ldr	r3, [pc, #364]	; (8004e38 <HAL_GPIO_Init+0x32c>)
 8004ccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cce:	f003 0301 	and.w	r3, r3, #1
 8004cd2:	60bb      	str	r3, [r7, #8]
 8004cd4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004cd6:	4a59      	ldr	r2, [pc, #356]	; (8004e3c <HAL_GPIO_Init+0x330>)
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	089b      	lsrs	r3, r3, #2
 8004cdc:	3302      	adds	r3, #2
 8004cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	220f      	movs	r2, #15
 8004cee:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf2:	43db      	mvns	r3, r3
 8004cf4:	693a      	ldr	r2, [r7, #16]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004d00:	d025      	beq.n	8004d4e <HAL_GPIO_Init+0x242>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a4e      	ldr	r2, [pc, #312]	; (8004e40 <HAL_GPIO_Init+0x334>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d01f      	beq.n	8004d4a <HAL_GPIO_Init+0x23e>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a4d      	ldr	r2, [pc, #308]	; (8004e44 <HAL_GPIO_Init+0x338>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d019      	beq.n	8004d46 <HAL_GPIO_Init+0x23a>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a4c      	ldr	r2, [pc, #304]	; (8004e48 <HAL_GPIO_Init+0x33c>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d013      	beq.n	8004d42 <HAL_GPIO_Init+0x236>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a4b      	ldr	r2, [pc, #300]	; (8004e4c <HAL_GPIO_Init+0x340>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d00d      	beq.n	8004d3e <HAL_GPIO_Init+0x232>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a4a      	ldr	r2, [pc, #296]	; (8004e50 <HAL_GPIO_Init+0x344>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d007      	beq.n	8004d3a <HAL_GPIO_Init+0x22e>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a49      	ldr	r2, [pc, #292]	; (8004e54 <HAL_GPIO_Init+0x348>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d101      	bne.n	8004d36 <HAL_GPIO_Init+0x22a>
 8004d32:	2306      	movs	r3, #6
 8004d34:	e00c      	b.n	8004d50 <HAL_GPIO_Init+0x244>
 8004d36:	2307      	movs	r3, #7
 8004d38:	e00a      	b.n	8004d50 <HAL_GPIO_Init+0x244>
 8004d3a:	2305      	movs	r3, #5
 8004d3c:	e008      	b.n	8004d50 <HAL_GPIO_Init+0x244>
 8004d3e:	2304      	movs	r3, #4
 8004d40:	e006      	b.n	8004d50 <HAL_GPIO_Init+0x244>
 8004d42:	2303      	movs	r3, #3
 8004d44:	e004      	b.n	8004d50 <HAL_GPIO_Init+0x244>
 8004d46:	2302      	movs	r3, #2
 8004d48:	e002      	b.n	8004d50 <HAL_GPIO_Init+0x244>
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e000      	b.n	8004d50 <HAL_GPIO_Init+0x244>
 8004d4e:	2300      	movs	r3, #0
 8004d50:	697a      	ldr	r2, [r7, #20]
 8004d52:	f002 0203 	and.w	r2, r2, #3
 8004d56:	0092      	lsls	r2, r2, #2
 8004d58:	4093      	lsls	r3, r2
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004d60:	4936      	ldr	r1, [pc, #216]	; (8004e3c <HAL_GPIO_Init+0x330>)
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	089b      	lsrs	r3, r3, #2
 8004d66:	3302      	adds	r3, #2
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004d6e:	4b3a      	ldr	r3, [pc, #232]	; (8004e58 <HAL_GPIO_Init+0x34c>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	43db      	mvns	r3, r3
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d003      	beq.n	8004d92 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d92:	4a31      	ldr	r2, [pc, #196]	; (8004e58 <HAL_GPIO_Init+0x34c>)
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004d98:	4b2f      	ldr	r3, [pc, #188]	; (8004e58 <HAL_GPIO_Init+0x34c>)
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	43db      	mvns	r3, r3
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4013      	ands	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004dbc:	4a26      	ldr	r2, [pc, #152]	; (8004e58 <HAL_GPIO_Init+0x34c>)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004dc2:	4b25      	ldr	r3, [pc, #148]	; (8004e58 <HAL_GPIO_Init+0x34c>)
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	43db      	mvns	r3, r3
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004de6:	4a1c      	ldr	r2, [pc, #112]	; (8004e58 <HAL_GPIO_Init+0x34c>)
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004dec:	4b1a      	ldr	r3, [pc, #104]	; (8004e58 <HAL_GPIO_Init+0x34c>)
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	43db      	mvns	r3, r3
 8004df6:	693a      	ldr	r2, [r7, #16]
 8004df8:	4013      	ands	r3, r2
 8004dfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d003      	beq.n	8004e10 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004e08:	693a      	ldr	r2, [r7, #16]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e10:	4a11      	ldr	r2, [pc, #68]	; (8004e58 <HAL_GPIO_Init+0x34c>)
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	3301      	adds	r3, #1
 8004e1a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	fa22 f303 	lsr.w	r3, r2, r3
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	f47f ae78 	bne.w	8004b1c <HAL_GPIO_Init+0x10>
  }
}
 8004e2c:	bf00      	nop
 8004e2e:	371c      	adds	r7, #28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	40010000 	.word	0x40010000
 8004e40:	48000400 	.word	0x48000400
 8004e44:	48000800 	.word	0x48000800
 8004e48:	48000c00 	.word	0x48000c00
 8004e4c:	48001000 	.word	0x48001000
 8004e50:	48001400 	.word	0x48001400
 8004e54:	48001800 	.word	0x48001800
 8004e58:	40010400 	.word	0x40010400

08004e5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b085      	sub	sp, #20
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	460b      	mov	r3, r1
 8004e66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	691a      	ldr	r2, [r3, #16]
 8004e6c:	887b      	ldrh	r3, [r7, #2]
 8004e6e:	4013      	ands	r3, r2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d002      	beq.n	8004e7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004e74:	2301      	movs	r3, #1
 8004e76:	73fb      	strb	r3, [r7, #15]
 8004e78:	e001      	b.n	8004e7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	460b      	mov	r3, r1
 8004e96:	807b      	strh	r3, [r7, #2]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004e9c:	787b      	ldrb	r3, [r7, #1]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d003      	beq.n	8004eaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ea2:	887a      	ldrh	r2, [r7, #2]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ea8:	e002      	b.n	8004eb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004eaa:	887a      	ldrh	r2, [r7, #2]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004eb0:	bf00      	nop
 8004eb2:	370c      	adds	r7, #12
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	695a      	ldr	r2, [r3, #20]
 8004ecc:	887b      	ldrh	r3, [r7, #2]
 8004ece:	4013      	ands	r3, r2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d003      	beq.n	8004edc <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004ed4:	887a      	ldrh	r2, [r7, #2]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004eda:	e002      	b.n	8004ee2 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004edc:	887a      	ldrh	r2, [r7, #2]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	619a      	str	r2, [r3, #24]
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b086      	sub	sp, #24
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f003 fce1 	bl	80088cc <USB_GetMode>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b01      	cmp	r3, #1
 8004f0e:	f040 80f1 	bne.w	80050f4 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4618      	mov	r0, r3
 8004f18:	f003 fcc5 	bl	80088a6 <USB_ReadInterrupts>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f000 80e7 	beq.w	80050f2 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f003 fcbc 	bl	80088a6 <USB_ReadInterrupts>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f38:	d104      	bne.n	8004f44 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004f42:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f003 fcac 	bl	80088a6 <USB_ReadInterrupts>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f58:	d104      	bne.n	8004f64 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004f62:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f003 fc9c 	bl	80088a6 <USB_ReadInterrupts>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f78:	d104      	bne.n	8004f84 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004f82:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f003 fc8c 	bl	80088a6 <USB_ReadInterrupts>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	f003 0302 	and.w	r3, r3, #2
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d103      	bne.n	8004fa0 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2202      	movs	r2, #2
 8004f9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f003 fc7e 	bl	80088a6 <USB_ReadInterrupts>
 8004faa:	4603      	mov	r3, r0
 8004fac:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004fb4:	d117      	bne.n	8004fe6 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68fa      	ldr	r2, [r7, #12]
 8004fc0:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004fc4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004fc8:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f003 ff66 	bl	8008e9c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2101      	movs	r1, #1
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f003 fc86 	bl	80088e8 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004fe4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4618      	mov	r0, r3
 8004fec:	f003 fc5b 	bl	80088a6 <USB_ReadInterrupts>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ff6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ffa:	d102      	bne.n	8005002 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	f001 f831 	bl	8006064 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4618      	mov	r0, r3
 8005008:	f003 fc4d 	bl	80088a6 <USB_ReadInterrupts>
 800500c:	4603      	mov	r3, r0
 800500e:	f003 0308 	and.w	r3, r3, #8
 8005012:	2b08      	cmp	r3, #8
 8005014:	d106      	bne.n	8005024 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f003 ff24 	bl	8008e64 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2208      	movs	r2, #8
 8005022:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4618      	mov	r0, r3
 800502a:	f003 fc3c 	bl	80088a6 <USB_ReadInterrupts>
 800502e:	4603      	mov	r3, r0
 8005030:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005034:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005038:	d138      	bne.n	80050ac <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4618      	mov	r0, r3
 8005040:	f003 fcc5 	bl	80089ce <USB_HC_ReadInterrupt>
 8005044:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005046:	2300      	movs	r3, #0
 8005048:	617b      	str	r3, [r7, #20]
 800504a:	e025      	b.n	8005098 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	f003 030f 	and.w	r3, r3, #15
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	fa22 f303 	lsr.w	r3, r2, r3
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	2b00      	cmp	r3, #0
 800505e:	d018      	beq.n	8005092 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	015a      	lsls	r2, r3, #5
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4413      	add	r3, r2
 8005068:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005072:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005076:	d106      	bne.n	8005086 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	b2db      	uxtb	r3, r3
 800507c:	4619      	mov	r1, r3
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 f87b 	bl	800517a <HCD_HC_IN_IRQHandler>
 8005084:	e005      	b.n	8005092 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	b2db      	uxtb	r3, r3
 800508a:	4619      	mov	r1, r3
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f000 fbe7 	bl	8005860 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	3301      	adds	r3, #1
 8005096:	617b      	str	r3, [r7, #20]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	697a      	ldr	r2, [r7, #20]
 800509e:	429a      	cmp	r2, r3
 80050a0:	d3d4      	bcc.n	800504c <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80050aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4618      	mov	r0, r3
 80050b2:	f003 fbf8 	bl	80088a6 <USB_ReadInterrupts>
 80050b6:	4603      	mov	r3, r0
 80050b8:	f003 0310 	and.w	r3, r3, #16
 80050bc:	2b10      	cmp	r3, #16
 80050be:	d101      	bne.n	80050c4 <HAL_HCD_IRQHandler+0x1d6>
 80050c0:	2301      	movs	r3, #1
 80050c2:	e000      	b.n	80050c6 <HAL_HCD_IRQHandler+0x1d8>
 80050c4:	2300      	movs	r3, #0
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d014      	beq.n	80050f4 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	699a      	ldr	r2, [r3, #24]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0210 	bic.w	r2, r2, #16
 80050d8:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 ff16 	bl	8005f0c <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f042 0210 	orr.w	r2, r2, #16
 80050ee:	619a      	str	r2, [r3, #24]
 80050f0:	e000      	b.n	80050f4 <HAL_HCD_IRQHandler+0x206>
      return;
 80050f2:	bf00      	nop
    }
  }
}
 80050f4:	3718      	adds	r7, #24
 80050f6:	46bd      	mov	sp, r7
 80050f8:	bd80      	pop	{r7, pc}

080050fa <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80050fa:	b580      	push	{r7, lr}
 80050fc:	b082      	sub	sp, #8
 80050fe:	af00      	add	r7, sp, #0
 8005100:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005108:	2b01      	cmp	r3, #1
 800510a:	d101      	bne.n	8005110 <HAL_HCD_Start+0x16>
 800510c:	2302      	movs	r3, #2
 800510e:	e013      	b.n	8005138 <HAL_HCD_Start+0x3e>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4618      	mov	r0, r3
 800511e:	f003 fb2e 	bl	800877e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	2101      	movs	r1, #1
 8005128:	4618      	mov	r0, r3
 800512a:	f003 fc17 	bl	800895c <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3708      	adds	r7, #8
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800514e:	2b01      	cmp	r3, #1
 8005150:	d101      	bne.n	8005156 <HAL_HCD_Stop+0x16>
 8005152:	2302      	movs	r3, #2
 8005154:	e00d      	b.n	8005172 <HAL_HCD_Stop+0x32>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2201      	movs	r2, #1
 800515a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4618      	mov	r0, r3
 8005164:	f003 fd43 	bl	8008bee <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8005170:	2300      	movs	r3, #0
}
 8005172:	4618      	mov	r0, r3
 8005174:	3708      	adds	r7, #8
 8005176:	46bd      	mov	sp, r7
 8005178:	bd80      	pop	{r7, pc}

0800517a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b086      	sub	sp, #24
 800517e:	af00      	add	r7, sp, #0
 8005180:	6078      	str	r0, [r7, #4]
 8005182:	460b      	mov	r3, r1
 8005184:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005190:	78fb      	ldrb	r3, [r7, #3]
 8005192:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	4413      	add	r3, r2
 800519c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051a0:	689b      	ldr	r3, [r3, #8]
 80051a2:	f003 0304 	and.w	r3, r3, #4
 80051a6:	2b04      	cmp	r3, #4
 80051a8:	d119      	bne.n	80051de <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	015a      	lsls	r2, r3, #5
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	4413      	add	r3, r2
 80051b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051b6:	461a      	mov	r2, r3
 80051b8:	2304      	movs	r3, #4
 80051ba:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	015a      	lsls	r2, r3, #5
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	4413      	add	r3, r2
 80051c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	0151      	lsls	r1, r2, #5
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	440a      	add	r2, r1
 80051d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80051d6:	f043 0302 	orr.w	r3, r3, #2
 80051da:	60d3      	str	r3, [r2, #12]
 80051dc:	e095      	b.n	800530a <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	015a      	lsls	r2, r3, #5
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	4413      	add	r3, r2
 80051e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f003 0320 	and.w	r3, r3, #32
 80051f0:	2b20      	cmp	r3, #32
 80051f2:	d109      	bne.n	8005208 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	015a      	lsls	r2, r3, #5
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	4413      	add	r3, r2
 80051fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005200:	461a      	mov	r2, r3
 8005202:	2320      	movs	r3, #32
 8005204:	6093      	str	r3, [r2, #8]
 8005206:	e080      	b.n	800530a <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	015a      	lsls	r2, r3, #5
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	4413      	add	r3, r2
 8005210:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f003 0308 	and.w	r3, r3, #8
 800521a:	2b08      	cmp	r3, #8
 800521c:	d134      	bne.n	8005288 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	015a      	lsls	r2, r3, #5
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	4413      	add	r3, r2
 8005226:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	68fa      	ldr	r2, [r7, #12]
 800522e:	0151      	lsls	r1, r2, #5
 8005230:	693a      	ldr	r2, [r7, #16]
 8005232:	440a      	add	r2, r1
 8005234:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005238:	f043 0302 	orr.w	r3, r3, #2
 800523c:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800523e:	6879      	ldr	r1, [r7, #4]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4613      	mov	r3, r2
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	4413      	add	r3, r2
 8005248:	00db      	lsls	r3, r3, #3
 800524a:	440b      	add	r3, r1
 800524c:	335d      	adds	r3, #93	; 0x5d
 800524e:	2205      	movs	r2, #5
 8005250:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	015a      	lsls	r2, r3, #5
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	4413      	add	r3, r2
 800525a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800525e:	461a      	mov	r2, r3
 8005260:	2310      	movs	r3, #16
 8005262:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	015a      	lsls	r2, r3, #5
 8005268:	693b      	ldr	r3, [r7, #16]
 800526a:	4413      	add	r3, r2
 800526c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005270:	461a      	mov	r2, r3
 8005272:	2308      	movs	r3, #8
 8005274:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	68fa      	ldr	r2, [r7, #12]
 800527c:	b2d2      	uxtb	r2, r2
 800527e:	4611      	mov	r1, r2
 8005280:	4618      	mov	r0, r3
 8005282:	f003 fbb5 	bl	80089f0 <USB_HC_Halt>
 8005286:	e040      	b.n	800530a <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	015a      	lsls	r2, r3, #5
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	4413      	add	r3, r2
 8005290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800529a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800529e:	d134      	bne.n	800530a <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	015a      	lsls	r2, r3, #5
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	4413      	add	r3, r2
 80052a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	68fa      	ldr	r2, [r7, #12]
 80052b0:	0151      	lsls	r1, r2, #5
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	440a      	add	r2, r1
 80052b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80052ba:	f043 0302 	orr.w	r3, r3, #2
 80052be:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	b2d2      	uxtb	r2, r2
 80052c8:	4611      	mov	r1, r2
 80052ca:	4618      	mov	r0, r3
 80052cc:	f003 fb90 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	015a      	lsls	r2, r3, #5
 80052d4:	693b      	ldr	r3, [r7, #16]
 80052d6:	4413      	add	r3, r2
 80052d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052dc:	461a      	mov	r2, r3
 80052de:	2310      	movs	r3, #16
 80052e0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80052e2:	6879      	ldr	r1, [r7, #4]
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	4613      	mov	r3, r2
 80052e8:	009b      	lsls	r3, r3, #2
 80052ea:	4413      	add	r3, r2
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	440b      	add	r3, r1
 80052f0:	335d      	adds	r3, #93	; 0x5d
 80052f2:	2208      	movs	r2, #8
 80052f4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	015a      	lsls	r2, r3, #5
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	4413      	add	r3, r2
 80052fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005302:	461a      	mov	r2, r3
 8005304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005308:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	015a      	lsls	r2, r3, #5
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	4413      	add	r3, r2
 8005312:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800531c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005320:	d122      	bne.n	8005368 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	015a      	lsls	r2, r3, #5
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	4413      	add	r3, r2
 800532a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800532e:	68db      	ldr	r3, [r3, #12]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	0151      	lsls	r1, r2, #5
 8005334:	693a      	ldr	r2, [r7, #16]
 8005336:	440a      	add	r2, r1
 8005338:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800533c:	f043 0302 	orr.w	r3, r3, #2
 8005340:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68fa      	ldr	r2, [r7, #12]
 8005348:	b2d2      	uxtb	r2, r2
 800534a:	4611      	mov	r1, r2
 800534c:	4618      	mov	r0, r3
 800534e:	f003 fb4f 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	015a      	lsls	r2, r3, #5
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	4413      	add	r3, r2
 800535a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800535e:	461a      	mov	r2, r3
 8005360:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005364:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005366:	e277      	b.n	8005858 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	015a      	lsls	r2, r3, #5
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	4413      	add	r3, r2
 8005370:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b01      	cmp	r3, #1
 800537c:	f040 80a1 	bne.w	80054c2 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005380:	6879      	ldr	r1, [r7, #4]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	4613      	mov	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	4413      	add	r3, r2
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	440b      	add	r3, r1
 800538e:	335d      	adds	r3, #93	; 0x5d
 8005390:	2201      	movs	r2, #1
 8005392:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005394:	6879      	ldr	r1, [r7, #4]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4613      	mov	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	4413      	add	r3, r2
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	440b      	add	r3, r1
 80053a2:	3358      	adds	r3, #88	; 0x58
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	015a      	lsls	r2, r3, #5
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	4413      	add	r3, r2
 80053b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053b4:	461a      	mov	r2, r3
 80053b6:	2301      	movs	r3, #1
 80053b8:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80053ba:	6879      	ldr	r1, [r7, #4]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	4613      	mov	r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4413      	add	r3, r2
 80053c4:	00db      	lsls	r3, r3, #3
 80053c6:	440b      	add	r3, r1
 80053c8:	333f      	adds	r3, #63	; 0x3f
 80053ca:	781b      	ldrb	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00a      	beq.n	80053e6 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80053d0:	6879      	ldr	r1, [r7, #4]
 80053d2:	68fa      	ldr	r2, [r7, #12]
 80053d4:	4613      	mov	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	4413      	add	r3, r2
 80053da:	00db      	lsls	r3, r3, #3
 80053dc:	440b      	add	r3, r1
 80053de:	333f      	adds	r3, #63	; 0x3f
 80053e0:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d121      	bne.n	800542a <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	015a      	lsls	r2, r3, #5
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	4413      	add	r3, r2
 80053ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	0151      	lsls	r1, r2, #5
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	440a      	add	r2, r1
 80053fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005400:	f043 0302 	orr.w	r3, r3, #2
 8005404:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68fa      	ldr	r2, [r7, #12]
 800540c:	b2d2      	uxtb	r2, r2
 800540e:	4611      	mov	r1, r2
 8005410:	4618      	mov	r0, r3
 8005412:	f003 faed 	bl	80089f0 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	015a      	lsls	r2, r3, #5
 800541a:	693b      	ldr	r3, [r7, #16]
 800541c:	4413      	add	r3, r2
 800541e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005422:	461a      	mov	r2, r3
 8005424:	2310      	movs	r3, #16
 8005426:	6093      	str	r3, [r2, #8]
 8005428:	e034      	b.n	8005494 <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800542a:	6879      	ldr	r1, [r7, #4]
 800542c:	68fa      	ldr	r2, [r7, #12]
 800542e:	4613      	mov	r3, r2
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	4413      	add	r3, r2
 8005434:	00db      	lsls	r3, r3, #3
 8005436:	440b      	add	r3, r1
 8005438:	333f      	adds	r3, #63	; 0x3f
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	2b03      	cmp	r3, #3
 800543e:	d129      	bne.n	8005494 <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	015a      	lsls	r2, r3, #5
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	4413      	add	r3, r2
 8005448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	0151      	lsls	r1, r2, #5
 8005452:	693a      	ldr	r2, [r7, #16]
 8005454:	440a      	add	r2, r1
 8005456:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800545a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800545e:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005460:	6879      	ldr	r1, [r7, #4]
 8005462:	68fa      	ldr	r2, [r7, #12]
 8005464:	4613      	mov	r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	4413      	add	r3, r2
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	440b      	add	r3, r1
 800546e:	335c      	adds	r3, #92	; 0x5c
 8005470:	2201      	movs	r2, #1
 8005472:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	b2d8      	uxtb	r0, r3
 8005478:	6879      	ldr	r1, [r7, #4]
 800547a:	68fa      	ldr	r2, [r7, #12]
 800547c:	4613      	mov	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	4413      	add	r3, r2
 8005482:	00db      	lsls	r3, r3, #3
 8005484:	440b      	add	r3, r1
 8005486:	335c      	adds	r3, #92	; 0x5c
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	461a      	mov	r2, r3
 800548c:	4601      	mov	r1, r0
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f003 fd12 	bl	8008eb8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005494:	6879      	ldr	r1, [r7, #4]
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	4613      	mov	r3, r2
 800549a:	009b      	lsls	r3, r3, #2
 800549c:	4413      	add	r3, r2
 800549e:	00db      	lsls	r3, r3, #3
 80054a0:	440b      	add	r3, r1
 80054a2:	3350      	adds	r3, #80	; 0x50
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	f083 0301 	eor.w	r3, r3, #1
 80054aa:	b2d8      	uxtb	r0, r3
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	4613      	mov	r3, r2
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4413      	add	r3, r2
 80054b6:	00db      	lsls	r3, r3, #3
 80054b8:	440b      	add	r3, r1
 80054ba:	3350      	adds	r3, #80	; 0x50
 80054bc:	4602      	mov	r2, r0
 80054be:	701a      	strb	r2, [r3, #0]
}
 80054c0:	e1ca      	b.n	8005858 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	015a      	lsls	r2, r3, #5
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	4413      	add	r3, r2
 80054ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f003 0302 	and.w	r3, r3, #2
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	f040 80f1 	bne.w	80056bc <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	015a      	lsls	r2, r3, #5
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	4413      	add	r3, r2
 80054e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	68fa      	ldr	r2, [r7, #12]
 80054ea:	0151      	lsls	r1, r2, #5
 80054ec:	693a      	ldr	r2, [r7, #16]
 80054ee:	440a      	add	r2, r1
 80054f0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054f4:	f023 0302 	bic.w	r3, r3, #2
 80054f8:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	68fa      	ldr	r2, [r7, #12]
 80054fe:	4613      	mov	r3, r2
 8005500:	009b      	lsls	r3, r3, #2
 8005502:	4413      	add	r3, r2
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	440b      	add	r3, r1
 8005508:	335d      	adds	r3, #93	; 0x5d
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d10a      	bne.n	8005526 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005510:	6879      	ldr	r1, [r7, #4]
 8005512:	68fa      	ldr	r2, [r7, #12]
 8005514:	4613      	mov	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4413      	add	r3, r2
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	440b      	add	r3, r1
 800551e:	335c      	adds	r3, #92	; 0x5c
 8005520:	2201      	movs	r2, #1
 8005522:	701a      	strb	r2, [r3, #0]
 8005524:	e0b0      	b.n	8005688 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4613      	mov	r3, r2
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	4413      	add	r3, r2
 8005530:	00db      	lsls	r3, r3, #3
 8005532:	440b      	add	r3, r1
 8005534:	335d      	adds	r3, #93	; 0x5d
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	2b05      	cmp	r3, #5
 800553a:	d10a      	bne.n	8005552 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	68fa      	ldr	r2, [r7, #12]
 8005540:	4613      	mov	r3, r2
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	4413      	add	r3, r2
 8005546:	00db      	lsls	r3, r3, #3
 8005548:	440b      	add	r3, r1
 800554a:	335c      	adds	r3, #92	; 0x5c
 800554c:	2205      	movs	r2, #5
 800554e:	701a      	strb	r2, [r3, #0]
 8005550:	e09a      	b.n	8005688 <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	00db      	lsls	r3, r3, #3
 800555e:	440b      	add	r3, r1
 8005560:	335d      	adds	r3, #93	; 0x5d
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	2b06      	cmp	r3, #6
 8005566:	d00a      	beq.n	800557e <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005568:	6879      	ldr	r1, [r7, #4]
 800556a:	68fa      	ldr	r2, [r7, #12]
 800556c:	4613      	mov	r3, r2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4413      	add	r3, r2
 8005572:	00db      	lsls	r3, r3, #3
 8005574:	440b      	add	r3, r1
 8005576:	335d      	adds	r3, #93	; 0x5d
 8005578:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800557a:	2b08      	cmp	r3, #8
 800557c:	d156      	bne.n	800562c <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 800557e:	6879      	ldr	r1, [r7, #4]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	4613      	mov	r3, r2
 8005584:	009b      	lsls	r3, r3, #2
 8005586:	4413      	add	r3, r2
 8005588:	00db      	lsls	r3, r3, #3
 800558a:	440b      	add	r3, r1
 800558c:	3358      	adds	r3, #88	; 0x58
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	1c59      	adds	r1, r3, #1
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	4613      	mov	r3, r2
 8005598:	009b      	lsls	r3, r3, #2
 800559a:	4413      	add	r3, r2
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	4403      	add	r3, r0
 80055a0:	3358      	adds	r3, #88	; 0x58
 80055a2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80055a4:	6879      	ldr	r1, [r7, #4]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	4613      	mov	r3, r2
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	4413      	add	r3, r2
 80055ae:	00db      	lsls	r3, r3, #3
 80055b0:	440b      	add	r3, r1
 80055b2:	3358      	adds	r3, #88	; 0x58
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2b03      	cmp	r3, #3
 80055b8:	d914      	bls.n	80055e4 <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80055ba:	6879      	ldr	r1, [r7, #4]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4613      	mov	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	4413      	add	r3, r2
 80055c4:	00db      	lsls	r3, r3, #3
 80055c6:	440b      	add	r3, r1
 80055c8:	3358      	adds	r3, #88	; 0x58
 80055ca:	2200      	movs	r2, #0
 80055cc:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80055ce:	6879      	ldr	r1, [r7, #4]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	4613      	mov	r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	00db      	lsls	r3, r3, #3
 80055da:	440b      	add	r3, r1
 80055dc:	335c      	adds	r3, #92	; 0x5c
 80055de:	2204      	movs	r2, #4
 80055e0:	701a      	strb	r2, [r3, #0]
 80055e2:	e009      	b.n	80055f8 <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80055e4:	6879      	ldr	r1, [r7, #4]
 80055e6:	68fa      	ldr	r2, [r7, #12]
 80055e8:	4613      	mov	r3, r2
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	4413      	add	r3, r2
 80055ee:	00db      	lsls	r3, r3, #3
 80055f0:	440b      	add	r3, r1
 80055f2:	335c      	adds	r3, #92	; 0x5c
 80055f4:	2202      	movs	r2, #2
 80055f6:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	015a      	lsls	r2, r3, #5
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	4413      	add	r3, r2
 8005600:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800560e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005616:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	015a      	lsls	r2, r3, #5
 800561c:	693b      	ldr	r3, [r7, #16]
 800561e:	4413      	add	r3, r2
 8005620:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005624:	461a      	mov	r2, r3
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	6013      	str	r3, [r2, #0]
 800562a:	e02d      	b.n	8005688 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800562c:	6879      	ldr	r1, [r7, #4]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	4613      	mov	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4413      	add	r3, r2
 8005636:	00db      	lsls	r3, r3, #3
 8005638:	440b      	add	r3, r1
 800563a:	335d      	adds	r3, #93	; 0x5d
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	2b03      	cmp	r3, #3
 8005640:	d122      	bne.n	8005688 <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005642:	6879      	ldr	r1, [r7, #4]
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	4613      	mov	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	4413      	add	r3, r2
 800564c:	00db      	lsls	r3, r3, #3
 800564e:	440b      	add	r3, r1
 8005650:	335c      	adds	r3, #92	; 0x5c
 8005652:	2202      	movs	r2, #2
 8005654:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	015a      	lsls	r2, r3, #5
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	4413      	add	r3, r2
 800565e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800566c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005674:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	015a      	lsls	r2, r3, #5
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	4413      	add	r3, r2
 800567e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005682:	461a      	mov	r2, r3
 8005684:	68bb      	ldr	r3, [r7, #8]
 8005686:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	015a      	lsls	r2, r3, #5
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	4413      	add	r3, r2
 8005690:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005694:	461a      	mov	r2, r3
 8005696:	2302      	movs	r3, #2
 8005698:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	b2d8      	uxtb	r0, r3
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	68fa      	ldr	r2, [r7, #12]
 80056a2:	4613      	mov	r3, r2
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	4413      	add	r3, r2
 80056a8:	00db      	lsls	r3, r3, #3
 80056aa:	440b      	add	r3, r1
 80056ac:	335c      	adds	r3, #92	; 0x5c
 80056ae:	781b      	ldrb	r3, [r3, #0]
 80056b0:	461a      	mov	r2, r3
 80056b2:	4601      	mov	r1, r0
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f003 fbff 	bl	8008eb8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80056ba:	e0cd      	b.n	8005858 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	015a      	lsls	r2, r3, #5
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056ce:	2b80      	cmp	r3, #128	; 0x80
 80056d0:	d13e      	bne.n	8005750 <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	015a      	lsls	r2, r3, #5
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	4413      	add	r3, r2
 80056da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	68fa      	ldr	r2, [r7, #12]
 80056e2:	0151      	lsls	r1, r2, #5
 80056e4:	693a      	ldr	r2, [r7, #16]
 80056e6:	440a      	add	r2, r1
 80056e8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056ec:	f043 0302 	orr.w	r3, r3, #2
 80056f0:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	4613      	mov	r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	4413      	add	r3, r2
 80056fc:	00db      	lsls	r3, r3, #3
 80056fe:	440b      	add	r3, r1
 8005700:	3358      	adds	r3, #88	; 0x58
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	1c59      	adds	r1, r3, #1
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	68fa      	ldr	r2, [r7, #12]
 800570a:	4613      	mov	r3, r2
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	4413      	add	r3, r2
 8005710:	00db      	lsls	r3, r3, #3
 8005712:	4403      	add	r3, r0
 8005714:	3358      	adds	r3, #88	; 0x58
 8005716:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005718:	6879      	ldr	r1, [r7, #4]
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	4613      	mov	r3, r2
 800571e:	009b      	lsls	r3, r3, #2
 8005720:	4413      	add	r3, r2
 8005722:	00db      	lsls	r3, r3, #3
 8005724:	440b      	add	r3, r1
 8005726:	335d      	adds	r3, #93	; 0x5d
 8005728:	2206      	movs	r2, #6
 800572a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	b2d2      	uxtb	r2, r2
 8005734:	4611      	mov	r1, r2
 8005736:	4618      	mov	r0, r3
 8005738:	f003 f95a 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	015a      	lsls	r2, r3, #5
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	4413      	add	r3, r2
 8005744:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005748:	461a      	mov	r2, r3
 800574a:	2380      	movs	r3, #128	; 0x80
 800574c:	6093      	str	r3, [r2, #8]
}
 800574e:	e083      	b.n	8005858 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	015a      	lsls	r2, r3, #5
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	4413      	add	r3, r2
 8005758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	f003 0310 	and.w	r3, r3, #16
 8005762:	2b10      	cmp	r3, #16
 8005764:	d178      	bne.n	8005858 <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005766:	6879      	ldr	r1, [r7, #4]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	4613      	mov	r3, r2
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	4413      	add	r3, r2
 8005770:	00db      	lsls	r3, r3, #3
 8005772:	440b      	add	r3, r1
 8005774:	333f      	adds	r3, #63	; 0x3f
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	2b03      	cmp	r3, #3
 800577a:	d122      	bne.n	80057c2 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800577c:	6879      	ldr	r1, [r7, #4]
 800577e:	68fa      	ldr	r2, [r7, #12]
 8005780:	4613      	mov	r3, r2
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	4413      	add	r3, r2
 8005786:	00db      	lsls	r3, r3, #3
 8005788:	440b      	add	r3, r1
 800578a:	3358      	adds	r3, #88	; 0x58
 800578c:	2200      	movs	r2, #0
 800578e:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	015a      	lsls	r2, r3, #5
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	4413      	add	r3, r2
 8005798:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	68fa      	ldr	r2, [r7, #12]
 80057a0:	0151      	lsls	r1, r2, #5
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	440a      	add	r2, r1
 80057a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057aa:	f043 0302 	orr.w	r3, r3, #2
 80057ae:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	b2d2      	uxtb	r2, r2
 80057b8:	4611      	mov	r1, r2
 80057ba:	4618      	mov	r0, r3
 80057bc:	f003 f918 	bl	80089f0 <USB_HC_Halt>
 80057c0:	e041      	b.n	8005846 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4613      	mov	r3, r2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4413      	add	r3, r2
 80057cc:	00db      	lsls	r3, r3, #3
 80057ce:	440b      	add	r3, r1
 80057d0:	333f      	adds	r3, #63	; 0x3f
 80057d2:	781b      	ldrb	r3, [r3, #0]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d00a      	beq.n	80057ee <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80057d8:	6879      	ldr	r1, [r7, #4]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	4613      	mov	r3, r2
 80057de:	009b      	lsls	r3, r3, #2
 80057e0:	4413      	add	r3, r2
 80057e2:	00db      	lsls	r3, r3, #3
 80057e4:	440b      	add	r3, r1
 80057e6:	333f      	adds	r3, #63	; 0x3f
 80057e8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d12b      	bne.n	8005846 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80057ee:	6879      	ldr	r1, [r7, #4]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	4613      	mov	r3, r2
 80057f4:	009b      	lsls	r3, r3, #2
 80057f6:	4413      	add	r3, r2
 80057f8:	00db      	lsls	r3, r3, #3
 80057fa:	440b      	add	r3, r1
 80057fc:	3358      	adds	r3, #88	; 0x58
 80057fe:	2200      	movs	r2, #0
 8005800:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 8005802:	6879      	ldr	r1, [r7, #4]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	4613      	mov	r3, r2
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	4413      	add	r3, r2
 800580c:	00db      	lsls	r3, r3, #3
 800580e:	440b      	add	r3, r1
 8005810:	335d      	adds	r3, #93	; 0x5d
 8005812:	2203      	movs	r2, #3
 8005814:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	015a      	lsls	r2, r3, #5
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	4413      	add	r3, r2
 800581e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	0151      	lsls	r1, r2, #5
 8005828:	693a      	ldr	r2, [r7, #16]
 800582a:	440a      	add	r2, r1
 800582c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005830:	f043 0302 	orr.w	r3, r3, #2
 8005834:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	4611      	mov	r1, r2
 8005840:	4618      	mov	r0, r3
 8005842:	f003 f8d5 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	015a      	lsls	r2, r3, #5
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	4413      	add	r3, r2
 800584e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005852:	461a      	mov	r2, r3
 8005854:	2310      	movs	r3, #16
 8005856:	6093      	str	r3, [r2, #8]
}
 8005858:	bf00      	nop
 800585a:	3718      	adds	r7, #24
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}

08005860 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b086      	sub	sp, #24
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	460b      	mov	r3, r1
 800586a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005872:	697b      	ldr	r3, [r7, #20]
 8005874:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005876:	78fb      	ldrb	r3, [r7, #3]
 8005878:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	015a      	lsls	r2, r3, #5
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	4413      	add	r3, r2
 8005882:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	f003 0304 	and.w	r3, r3, #4
 800588c:	2b04      	cmp	r3, #4
 800588e:	d119      	bne.n	80058c4 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	015a      	lsls	r2, r3, #5
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	4413      	add	r3, r2
 8005898:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800589c:	461a      	mov	r2, r3
 800589e:	2304      	movs	r3, #4
 80058a0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	015a      	lsls	r2, r3, #5
 80058a6:	693b      	ldr	r3, [r7, #16]
 80058a8:	4413      	add	r3, r2
 80058aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ae:	68db      	ldr	r3, [r3, #12]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	0151      	lsls	r1, r2, #5
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	440a      	add	r2, r1
 80058b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058bc:	f043 0302 	orr.w	r3, r3, #2
 80058c0:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80058c2:	e31e      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	015a      	lsls	r2, r3, #5
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	4413      	add	r3, r2
 80058cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	f003 0320 	and.w	r3, r3, #32
 80058d6:	2b20      	cmp	r3, #32
 80058d8:	d141      	bne.n	800595e <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	015a      	lsls	r2, r3, #5
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	4413      	add	r3, r2
 80058e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058e6:	461a      	mov	r2, r3
 80058e8:	2320      	movs	r3, #32
 80058ea:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80058ec:	6879      	ldr	r1, [r7, #4]
 80058ee:	68fa      	ldr	r2, [r7, #12]
 80058f0:	4613      	mov	r3, r2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4413      	add	r3, r2
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	440b      	add	r3, r1
 80058fa:	333d      	adds	r3, #61	; 0x3d
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	f040 82ff 	bne.w	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 8005904:	6879      	ldr	r1, [r7, #4]
 8005906:	68fa      	ldr	r2, [r7, #12]
 8005908:	4613      	mov	r3, r2
 800590a:	009b      	lsls	r3, r3, #2
 800590c:	4413      	add	r3, r2
 800590e:	00db      	lsls	r3, r3, #3
 8005910:	440b      	add	r3, r1
 8005912:	333d      	adds	r3, #61	; 0x3d
 8005914:	2200      	movs	r2, #0
 8005916:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005918:	6879      	ldr	r1, [r7, #4]
 800591a:	68fa      	ldr	r2, [r7, #12]
 800591c:	4613      	mov	r3, r2
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	4413      	add	r3, r2
 8005922:	00db      	lsls	r3, r3, #3
 8005924:	440b      	add	r3, r1
 8005926:	335c      	adds	r3, #92	; 0x5c
 8005928:	2202      	movs	r2, #2
 800592a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	015a      	lsls	r2, r3, #5
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	4413      	add	r3, r2
 8005934:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	68fa      	ldr	r2, [r7, #12]
 800593c:	0151      	lsls	r1, r2, #5
 800593e:	693a      	ldr	r2, [r7, #16]
 8005940:	440a      	add	r2, r1
 8005942:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005946:	f043 0302 	orr.w	r3, r3, #2
 800594a:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	b2d2      	uxtb	r2, r2
 8005954:	4611      	mov	r1, r2
 8005956:	4618      	mov	r0, r3
 8005958:	f003 f84a 	bl	80089f0 <USB_HC_Halt>
}
 800595c:	e2d1      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	015a      	lsls	r2, r3, #5
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	4413      	add	r3, r2
 8005966:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800596a:	689b      	ldr	r3, [r3, #8]
 800596c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005970:	2b40      	cmp	r3, #64	; 0x40
 8005972:	d13f      	bne.n	80059f4 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8005974:	6879      	ldr	r1, [r7, #4]
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	4613      	mov	r3, r2
 800597a:	009b      	lsls	r3, r3, #2
 800597c:	4413      	add	r3, r2
 800597e:	00db      	lsls	r3, r3, #3
 8005980:	440b      	add	r3, r1
 8005982:	335d      	adds	r3, #93	; 0x5d
 8005984:	2204      	movs	r2, #4
 8005986:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	4613      	mov	r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	4413      	add	r3, r2
 8005992:	00db      	lsls	r3, r3, #3
 8005994:	440b      	add	r3, r1
 8005996:	333d      	adds	r3, #61	; 0x3d
 8005998:	2201      	movs	r2, #1
 800599a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	68fa      	ldr	r2, [r7, #12]
 80059a0:	4613      	mov	r3, r2
 80059a2:	009b      	lsls	r3, r3, #2
 80059a4:	4413      	add	r3, r2
 80059a6:	00db      	lsls	r3, r3, #3
 80059a8:	440b      	add	r3, r1
 80059aa:	3358      	adds	r3, #88	; 0x58
 80059ac:	2200      	movs	r2, #0
 80059ae:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	015a      	lsls	r2, r3, #5
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	4413      	add	r3, r2
 80059b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	68fa      	ldr	r2, [r7, #12]
 80059c0:	0151      	lsls	r1, r2, #5
 80059c2:	693a      	ldr	r2, [r7, #16]
 80059c4:	440a      	add	r2, r1
 80059c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059ca:	f043 0302 	orr.w	r3, r3, #2
 80059ce:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	68fa      	ldr	r2, [r7, #12]
 80059d6:	b2d2      	uxtb	r2, r2
 80059d8:	4611      	mov	r1, r2
 80059da:	4618      	mov	r0, r3
 80059dc:	f003 f808 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	015a      	lsls	r2, r3, #5
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	4413      	add	r3, r2
 80059e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059ec:	461a      	mov	r2, r3
 80059ee:	2340      	movs	r3, #64	; 0x40
 80059f0:	6093      	str	r3, [r2, #8]
}
 80059f2:	e286      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	015a      	lsls	r2, r3, #5
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	4413      	add	r3, r2
 80059fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a0a:	d122      	bne.n	8005a52 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	0151      	lsls	r1, r2, #5
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	440a      	add	r2, r1
 8005a22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a26:	f043 0302 	orr.w	r3, r3, #2
 8005a2a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	b2d2      	uxtb	r2, r2
 8005a34:	4611      	mov	r1, r2
 8005a36:	4618      	mov	r0, r3
 8005a38:	f002 ffda 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a48:	461a      	mov	r2, r3
 8005a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a4e:	6093      	str	r3, [r2, #8]
}
 8005a50:	e257      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	015a      	lsls	r2, r3, #5
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	4413      	add	r3, r2
 8005a5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	f003 0301 	and.w	r3, r3, #1
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d135      	bne.n	8005ad4 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005a68:	6879      	ldr	r1, [r7, #4]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	009b      	lsls	r3, r3, #2
 8005a70:	4413      	add	r3, r2
 8005a72:	00db      	lsls	r3, r3, #3
 8005a74:	440b      	add	r3, r1
 8005a76:	3358      	adds	r3, #88	; 0x58
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	015a      	lsls	r2, r3, #5
 8005a80:	693b      	ldr	r3, [r7, #16]
 8005a82:	4413      	add	r3, r2
 8005a84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	0151      	lsls	r1, r2, #5
 8005a8e:	693a      	ldr	r2, [r7, #16]
 8005a90:	440a      	add	r2, r1
 8005a92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a96:	f043 0302 	orr.w	r3, r3, #2
 8005a9a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68fa      	ldr	r2, [r7, #12]
 8005aa2:	b2d2      	uxtb	r2, r2
 8005aa4:	4611      	mov	r1, r2
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f002 ffa2 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	015a      	lsls	r2, r3, #5
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	4413      	add	r3, r2
 8005ab4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab8:	461a      	mov	r2, r3
 8005aba:	2301      	movs	r3, #1
 8005abc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005abe:	6879      	ldr	r1, [r7, #4]
 8005ac0:	68fa      	ldr	r2, [r7, #12]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	00db      	lsls	r3, r3, #3
 8005aca:	440b      	add	r3, r1
 8005acc:	335d      	adds	r3, #93	; 0x5d
 8005ace:	2201      	movs	r2, #1
 8005ad0:	701a      	strb	r2, [r3, #0]
}
 8005ad2:	e216      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	015a      	lsls	r2, r3, #5
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	4413      	add	r3, r2
 8005adc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f003 0308 	and.w	r3, r3, #8
 8005ae6:	2b08      	cmp	r3, #8
 8005ae8:	d12b      	bne.n	8005b42 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	015a      	lsls	r2, r3, #5
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	4413      	add	r3, r2
 8005af2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005af6:	461a      	mov	r2, r3
 8005af8:	2308      	movs	r3, #8
 8005afa:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	015a      	lsls	r2, r3, #5
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	4413      	add	r3, r2
 8005b04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	0151      	lsls	r1, r2, #5
 8005b0e:	693a      	ldr	r2, [r7, #16]
 8005b10:	440a      	add	r2, r1
 8005b12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b16:	f043 0302 	orr.w	r3, r3, #2
 8005b1a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	b2d2      	uxtb	r2, r2
 8005b24:	4611      	mov	r1, r2
 8005b26:	4618      	mov	r0, r3
 8005b28:	f002 ff62 	bl	80089f0 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8005b2c:	6879      	ldr	r1, [r7, #4]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	4613      	mov	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	4413      	add	r3, r2
 8005b36:	00db      	lsls	r3, r3, #3
 8005b38:	440b      	add	r3, r1
 8005b3a:	335d      	adds	r3, #93	; 0x5d
 8005b3c:	2205      	movs	r2, #5
 8005b3e:	701a      	strb	r2, [r3, #0]
}
 8005b40:	e1df      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	015a      	lsls	r2, r3, #5
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	4413      	add	r3, r2
 8005b4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b4e:	689b      	ldr	r3, [r3, #8]
 8005b50:	f003 0310 	and.w	r3, r3, #16
 8005b54:	2b10      	cmp	r3, #16
 8005b56:	d135      	bne.n	8005bc4 <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005b58:	6879      	ldr	r1, [r7, #4]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	009b      	lsls	r3, r3, #2
 8005b60:	4413      	add	r3, r2
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	440b      	add	r3, r1
 8005b66:	3358      	adds	r3, #88	; 0x58
 8005b68:	2200      	movs	r2, #0
 8005b6a:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005b6c:	6879      	ldr	r1, [r7, #4]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	4613      	mov	r3, r2
 8005b72:	009b      	lsls	r3, r3, #2
 8005b74:	4413      	add	r3, r2
 8005b76:	00db      	lsls	r3, r3, #3
 8005b78:	440b      	add	r3, r1
 8005b7a:	335d      	adds	r3, #93	; 0x5d
 8005b7c:	2203      	movs	r2, #3
 8005b7e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	015a      	lsls	r2, r3, #5
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	0151      	lsls	r1, r2, #5
 8005b92:	693a      	ldr	r2, [r7, #16]
 8005b94:	440a      	add	r2, r1
 8005b96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b9a:	f043 0302 	orr.w	r3, r3, #2
 8005b9e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	b2d2      	uxtb	r2, r2
 8005ba8:	4611      	mov	r1, r2
 8005baa:	4618      	mov	r0, r3
 8005bac:	f002 ff20 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	015a      	lsls	r2, r3, #5
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	2310      	movs	r3, #16
 8005bc0:	6093      	str	r3, [r2, #8]
}
 8005bc2:	e19e      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	015a      	lsls	r2, r3, #5
 8005bc8:	693b      	ldr	r3, [r7, #16]
 8005bca:	4413      	add	r3, r2
 8005bcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bd6:	2b80      	cmp	r3, #128	; 0x80
 8005bd8:	d12b      	bne.n	8005c32 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	015a      	lsls	r2, r3, #5
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	4413      	add	r3, r2
 8005be2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	0151      	lsls	r1, r2, #5
 8005bec:	693a      	ldr	r2, [r7, #16]
 8005bee:	440a      	add	r2, r1
 8005bf0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bf4:	f043 0302 	orr.w	r3, r3, #2
 8005bf8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	b2d2      	uxtb	r2, r2
 8005c02:	4611      	mov	r1, r2
 8005c04:	4618      	mov	r0, r3
 8005c06:	f002 fef3 	bl	80089f0 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005c0a:	6879      	ldr	r1, [r7, #4]
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	00db      	lsls	r3, r3, #3
 8005c16:	440b      	add	r3, r1
 8005c18:	335d      	adds	r3, #93	; 0x5d
 8005c1a:	2206      	movs	r2, #6
 8005c1c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	015a      	lsls	r2, r3, #5
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	4413      	add	r3, r2
 8005c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	2380      	movs	r3, #128	; 0x80
 8005c2e:	6093      	str	r3, [r2, #8]
}
 8005c30:	e167      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	015a      	lsls	r2, r3, #5
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	4413      	add	r3, r2
 8005c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c48:	d135      	bne.n	8005cb6 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	015a      	lsls	r2, r3, #5
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	4413      	add	r3, r2
 8005c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	68fa      	ldr	r2, [r7, #12]
 8005c5a:	0151      	lsls	r1, r2, #5
 8005c5c:	693a      	ldr	r2, [r7, #16]
 8005c5e:	440a      	add	r2, r1
 8005c60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c64:	f043 0302 	orr.w	r3, r3, #2
 8005c68:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68fa      	ldr	r2, [r7, #12]
 8005c70:	b2d2      	uxtb	r2, r2
 8005c72:	4611      	mov	r1, r2
 8005c74:	4618      	mov	r0, r3
 8005c76:	f002 febb 	bl	80089f0 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	015a      	lsls	r2, r3, #5
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	4413      	add	r3, r2
 8005c82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c86:	461a      	mov	r2, r3
 8005c88:	2310      	movs	r3, #16
 8005c8a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	015a      	lsls	r2, r3, #5
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	4413      	add	r3, r2
 8005c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c98:	461a      	mov	r2, r3
 8005c9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005ca0:	6879      	ldr	r1, [r7, #4]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4613      	mov	r3, r2
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	4413      	add	r3, r2
 8005caa:	00db      	lsls	r3, r3, #3
 8005cac:	440b      	add	r3, r1
 8005cae:	335d      	adds	r3, #93	; 0x5d
 8005cb0:	2208      	movs	r2, #8
 8005cb2:	701a      	strb	r2, [r3, #0]
}
 8005cb4:	e125      	b.n	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	015a      	lsls	r2, r3, #5
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	f003 0302 	and.w	r3, r3, #2
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	f040 811a 	bne.w	8005f02 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	015a      	lsls	r2, r3, #5
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	4413      	add	r3, r2
 8005cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	0151      	lsls	r1, r2, #5
 8005ce0:	693a      	ldr	r2, [r7, #16]
 8005ce2:	440a      	add	r2, r1
 8005ce4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ce8:	f023 0302 	bic.w	r3, r3, #2
 8005cec:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005cee:	6879      	ldr	r1, [r7, #4]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	4413      	add	r3, r2
 8005cf8:	00db      	lsls	r3, r3, #3
 8005cfa:	440b      	add	r3, r1
 8005cfc:	335d      	adds	r3, #93	; 0x5d
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d137      	bne.n	8005d74 <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005d04:	6879      	ldr	r1, [r7, #4]
 8005d06:	68fa      	ldr	r2, [r7, #12]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	00db      	lsls	r3, r3, #3
 8005d10:	440b      	add	r3, r1
 8005d12:	335c      	adds	r3, #92	; 0x5c
 8005d14:	2201      	movs	r2, #1
 8005d16:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005d18:	6879      	ldr	r1, [r7, #4]
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	440b      	add	r3, r1
 8005d26:	333f      	adds	r3, #63	; 0x3f
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	2b02      	cmp	r3, #2
 8005d2c:	d00b      	beq.n	8005d46 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005d2e:	6879      	ldr	r1, [r7, #4]
 8005d30:	68fa      	ldr	r2, [r7, #12]
 8005d32:	4613      	mov	r3, r2
 8005d34:	009b      	lsls	r3, r3, #2
 8005d36:	4413      	add	r3, r2
 8005d38:	00db      	lsls	r3, r3, #3
 8005d3a:	440b      	add	r3, r1
 8005d3c:	333f      	adds	r3, #63	; 0x3f
 8005d3e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005d40:	2b03      	cmp	r3, #3
 8005d42:	f040 80c5 	bne.w	8005ed0 <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8005d46:	6879      	ldr	r1, [r7, #4]
 8005d48:	68fa      	ldr	r2, [r7, #12]
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4413      	add	r3, r2
 8005d50:	00db      	lsls	r3, r3, #3
 8005d52:	440b      	add	r3, r1
 8005d54:	3351      	adds	r3, #81	; 0x51
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	f083 0301 	eor.w	r3, r3, #1
 8005d5c:	b2d8      	uxtb	r0, r3
 8005d5e:	6879      	ldr	r1, [r7, #4]
 8005d60:	68fa      	ldr	r2, [r7, #12]
 8005d62:	4613      	mov	r3, r2
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	4413      	add	r3, r2
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	440b      	add	r3, r1
 8005d6c:	3351      	adds	r3, #81	; 0x51
 8005d6e:	4602      	mov	r2, r0
 8005d70:	701a      	strb	r2, [r3, #0]
 8005d72:	e0ad      	b.n	8005ed0 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005d74:	6879      	ldr	r1, [r7, #4]
 8005d76:	68fa      	ldr	r2, [r7, #12]
 8005d78:	4613      	mov	r3, r2
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	4413      	add	r3, r2
 8005d7e:	00db      	lsls	r3, r3, #3
 8005d80:	440b      	add	r3, r1
 8005d82:	335d      	adds	r3, #93	; 0x5d
 8005d84:	781b      	ldrb	r3, [r3, #0]
 8005d86:	2b03      	cmp	r3, #3
 8005d88:	d10a      	bne.n	8005da0 <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005d8a:	6879      	ldr	r1, [r7, #4]
 8005d8c:	68fa      	ldr	r2, [r7, #12]
 8005d8e:	4613      	mov	r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	4413      	add	r3, r2
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	440b      	add	r3, r1
 8005d98:	335c      	adds	r3, #92	; 0x5c
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	701a      	strb	r2, [r3, #0]
 8005d9e:	e097      	b.n	8005ed0 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005da0:	6879      	ldr	r1, [r7, #4]
 8005da2:	68fa      	ldr	r2, [r7, #12]
 8005da4:	4613      	mov	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	4413      	add	r3, r2
 8005daa:	00db      	lsls	r3, r3, #3
 8005dac:	440b      	add	r3, r1
 8005dae:	335d      	adds	r3, #93	; 0x5d
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d10a      	bne.n	8005dcc <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005db6:	6879      	ldr	r1, [r7, #4]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4613      	mov	r3, r2
 8005dbc:	009b      	lsls	r3, r3, #2
 8005dbe:	4413      	add	r3, r2
 8005dc0:	00db      	lsls	r3, r3, #3
 8005dc2:	440b      	add	r3, r1
 8005dc4:	335c      	adds	r3, #92	; 0x5c
 8005dc6:	2202      	movs	r2, #2
 8005dc8:	701a      	strb	r2, [r3, #0]
 8005dca:	e081      	b.n	8005ed0 <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005dcc:	6879      	ldr	r1, [r7, #4]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	009b      	lsls	r3, r3, #2
 8005dd4:	4413      	add	r3, r2
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	440b      	add	r3, r1
 8005dda:	335d      	adds	r3, #93	; 0x5d
 8005ddc:	781b      	ldrb	r3, [r3, #0]
 8005dde:	2b05      	cmp	r3, #5
 8005de0:	d10a      	bne.n	8005df8 <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005de2:	6879      	ldr	r1, [r7, #4]
 8005de4:	68fa      	ldr	r2, [r7, #12]
 8005de6:	4613      	mov	r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	4413      	add	r3, r2
 8005dec:	00db      	lsls	r3, r3, #3
 8005dee:	440b      	add	r3, r1
 8005df0:	335c      	adds	r3, #92	; 0x5c
 8005df2:	2205      	movs	r2, #5
 8005df4:	701a      	strb	r2, [r3, #0]
 8005df6:	e06b      	b.n	8005ed0 <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005df8:	6879      	ldr	r1, [r7, #4]
 8005dfa:	68fa      	ldr	r2, [r7, #12]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	4413      	add	r3, r2
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	440b      	add	r3, r1
 8005e06:	335d      	adds	r3, #93	; 0x5d
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	2b06      	cmp	r3, #6
 8005e0c:	d00a      	beq.n	8005e24 <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005e0e:	6879      	ldr	r1, [r7, #4]
 8005e10:	68fa      	ldr	r2, [r7, #12]
 8005e12:	4613      	mov	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4413      	add	r3, r2
 8005e18:	00db      	lsls	r3, r3, #3
 8005e1a:	440b      	add	r3, r1
 8005e1c:	335d      	adds	r3, #93	; 0x5d
 8005e1e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d155      	bne.n	8005ed0 <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8005e24:	6879      	ldr	r1, [r7, #4]
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	4613      	mov	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	4413      	add	r3, r2
 8005e2e:	00db      	lsls	r3, r3, #3
 8005e30:	440b      	add	r3, r1
 8005e32:	3358      	adds	r3, #88	; 0x58
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	1c59      	adds	r1, r3, #1
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	4413      	add	r3, r2
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	4403      	add	r3, r0
 8005e46:	3358      	adds	r3, #88	; 0x58
 8005e48:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005e4a:	6879      	ldr	r1, [r7, #4]
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	4613      	mov	r3, r2
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4413      	add	r3, r2
 8005e54:	00db      	lsls	r3, r3, #3
 8005e56:	440b      	add	r3, r1
 8005e58:	3358      	adds	r3, #88	; 0x58
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2b03      	cmp	r3, #3
 8005e5e:	d914      	bls.n	8005e8a <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005e60:	6879      	ldr	r1, [r7, #4]
 8005e62:	68fa      	ldr	r2, [r7, #12]
 8005e64:	4613      	mov	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	00db      	lsls	r3, r3, #3
 8005e6c:	440b      	add	r3, r1
 8005e6e:	3358      	adds	r3, #88	; 0x58
 8005e70:	2200      	movs	r2, #0
 8005e72:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005e74:	6879      	ldr	r1, [r7, #4]
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	009b      	lsls	r3, r3, #2
 8005e7c:	4413      	add	r3, r2
 8005e7e:	00db      	lsls	r3, r3, #3
 8005e80:	440b      	add	r3, r1
 8005e82:	335c      	adds	r3, #92	; 0x5c
 8005e84:	2204      	movs	r2, #4
 8005e86:	701a      	strb	r2, [r3, #0]
 8005e88:	e009      	b.n	8005e9e <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005e8a:	6879      	ldr	r1, [r7, #4]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4613      	mov	r3, r2
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4413      	add	r3, r2
 8005e94:	00db      	lsls	r3, r3, #3
 8005e96:	440b      	add	r3, r1
 8005e98:	335c      	adds	r3, #92	; 0x5c
 8005e9a:	2202      	movs	r2, #2
 8005e9c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	015a      	lsls	r2, r3, #5
 8005ea2:	693b      	ldr	r3, [r7, #16]
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005eb4:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ebc:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	015a      	lsls	r2, r3, #5
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eca:	461a      	mov	r2, r3
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	015a      	lsls	r2, r3, #5
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005edc:	461a      	mov	r2, r3
 8005ede:	2302      	movs	r3, #2
 8005ee0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	b2d8      	uxtb	r0, r3
 8005ee6:	6879      	ldr	r1, [r7, #4]
 8005ee8:	68fa      	ldr	r2, [r7, #12]
 8005eea:	4613      	mov	r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	4413      	add	r3, r2
 8005ef0:	00db      	lsls	r3, r3, #3
 8005ef2:	440b      	add	r3, r1
 8005ef4:	335c      	adds	r3, #92	; 0x5c
 8005ef6:	781b      	ldrb	r3, [r3, #0]
 8005ef8:	461a      	mov	r2, r3
 8005efa:	4601      	mov	r1, r0
 8005efc:	6878      	ldr	r0, [r7, #4]
 8005efe:	f002 ffdb 	bl	8008eb8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005f02:	bf00      	nop
 8005f04:	3718      	adds	r7, #24
 8005f06:	46bd      	mov	sp, r7
 8005f08:	bd80      	pop	{r7, pc}
	...

08005f0c <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b08a      	sub	sp, #40	; 0x28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1c:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	6a1b      	ldr	r3, [r3, #32]
 8005f24:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	f003 030f 	and.w	r3, r3, #15
 8005f2c:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	0c5b      	lsrs	r3, r3, #17
 8005f32:	f003 030f 	and.w	r3, r3, #15
 8005f36:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	091b      	lsrs	r3, r3, #4
 8005f3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f40:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d003      	beq.n	8005f50 <HCD_RXQLVL_IRQHandler+0x44>
 8005f48:	2b05      	cmp	r3, #5
 8005f4a:	f000 8082 	beq.w	8006052 <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005f4e:	e083      	b.n	8006058 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d07f      	beq.n	8006056 <HCD_RXQLVL_IRQHandler+0x14a>
 8005f56:	6879      	ldr	r1, [r7, #4]
 8005f58:	69ba      	ldr	r2, [r7, #24]
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	00db      	lsls	r3, r3, #3
 8005f62:	440b      	add	r3, r1
 8005f64:	3344      	adds	r3, #68	; 0x44
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d074      	beq.n	8006056 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6818      	ldr	r0, [r3, #0]
 8005f70:	6879      	ldr	r1, [r7, #4]
 8005f72:	69ba      	ldr	r2, [r7, #24]
 8005f74:	4613      	mov	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	4413      	add	r3, r2
 8005f7a:	00db      	lsls	r3, r3, #3
 8005f7c:	440b      	add	r3, r1
 8005f7e:	3344      	adds	r3, #68	; 0x44
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	693a      	ldr	r2, [r7, #16]
 8005f84:	b292      	uxth	r2, r2
 8005f86:	4619      	mov	r1, r3
 8005f88:	f002 fc64 	bl	8008854 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005f8c:	6879      	ldr	r1, [r7, #4]
 8005f8e:	69ba      	ldr	r2, [r7, #24]
 8005f90:	4613      	mov	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	4413      	add	r3, r2
 8005f96:	00db      	lsls	r3, r3, #3
 8005f98:	440b      	add	r3, r1
 8005f9a:	3344      	adds	r3, #68	; 0x44
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	18d1      	adds	r1, r2, r3
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	69ba      	ldr	r2, [r7, #24]
 8005fa6:	4613      	mov	r3, r2
 8005fa8:	009b      	lsls	r3, r3, #2
 8005faa:	4413      	add	r3, r2
 8005fac:	00db      	lsls	r3, r3, #3
 8005fae:	4403      	add	r3, r0
 8005fb0:	3344      	adds	r3, #68	; 0x44
 8005fb2:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 8005fb4:	6879      	ldr	r1, [r7, #4]
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	4613      	mov	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	4413      	add	r3, r2
 8005fbe:	00db      	lsls	r3, r3, #3
 8005fc0:	440b      	add	r3, r1
 8005fc2:	334c      	adds	r3, #76	; 0x4c
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	693b      	ldr	r3, [r7, #16]
 8005fc8:	18d1      	adds	r1, r2, r3
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	69ba      	ldr	r2, [r7, #24]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	4413      	add	r3, r2
 8005fd4:	00db      	lsls	r3, r3, #3
 8005fd6:	4403      	add	r3, r0
 8005fd8:	334c      	adds	r3, #76	; 0x4c
 8005fda:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	015a      	lsls	r2, r3, #5
 8005fe0:	6a3b      	ldr	r3, [r7, #32]
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fe8:	691a      	ldr	r2, [r3, #16]
 8005fea:	4b1d      	ldr	r3, [pc, #116]	; (8006060 <HCD_RXQLVL_IRQHandler+0x154>)
 8005fec:	4013      	ands	r3, r2
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d031      	beq.n	8006056 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	015a      	lsls	r2, r3, #5
 8005ff6:	6a3b      	ldr	r3, [r7, #32]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006008:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006010:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	015a      	lsls	r2, r3, #5
 8006016:	6a3b      	ldr	r3, [r7, #32]
 8006018:	4413      	add	r3, r2
 800601a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800601e:	461a      	mov	r2, r3
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8006024:	6879      	ldr	r1, [r7, #4]
 8006026:	69ba      	ldr	r2, [r7, #24]
 8006028:	4613      	mov	r3, r2
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	4413      	add	r3, r2
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	440b      	add	r3, r1
 8006032:	3350      	adds	r3, #80	; 0x50
 8006034:	781b      	ldrb	r3, [r3, #0]
 8006036:	f083 0301 	eor.w	r3, r3, #1
 800603a:	b2d8      	uxtb	r0, r3
 800603c:	6879      	ldr	r1, [r7, #4]
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	00db      	lsls	r3, r3, #3
 8006048:	440b      	add	r3, r1
 800604a:	3350      	adds	r3, #80	; 0x50
 800604c:	4602      	mov	r2, r0
 800604e:	701a      	strb	r2, [r3, #0]
      break;
 8006050:	e001      	b.n	8006056 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 8006052:	bf00      	nop
 8006054:	e000      	b.n	8006058 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8006056:	bf00      	nop
  }
}
 8006058:	bf00      	nop
 800605a:	3728      	adds	r7, #40	; 0x28
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	1ff80000 	.word	0x1ff80000

08006064 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b086      	sub	sp, #24
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006090:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f003 0302 	and.w	r3, r3, #2
 8006098:	2b02      	cmp	r3, #2
 800609a:	d113      	bne.n	80060c4 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b01      	cmp	r3, #1
 80060a4:	d10a      	bne.n	80060bc <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	699a      	ldr	r2, [r3, #24]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80060b4:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f002 fee2 	bl	8008e80 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	f043 0302 	orr.w	r3, r3, #2
 80060c2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	f003 0308 	and.w	r3, r3, #8
 80060ca:	2b08      	cmp	r3, #8
 80060cc:	d147      	bne.n	800615e <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	f043 0308 	orr.w	r3, r3, #8
 80060d4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f003 0304 	and.w	r3, r3, #4
 80060dc:	2b04      	cmp	r3, #4
 80060de:	d129      	bne.n	8006134 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	699b      	ldr	r3, [r3, #24]
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	d113      	bne.n	8006110 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80060ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80060f2:	d106      	bne.n	8006102 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2102      	movs	r1, #2
 80060fa:	4618      	mov	r0, r3
 80060fc:	f002 fbf4 	bl	80088e8 <USB_InitFSLSPClkSel>
 8006100:	e011      	b.n	8006126 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	2101      	movs	r1, #1
 8006108:	4618      	mov	r0, r3
 800610a:	f002 fbed 	bl	80088e8 <USB_InitFSLSPClkSel>
 800610e:	e00a      	b.n	8006126 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	2b01      	cmp	r3, #1
 8006116:	d106      	bne.n	8006126 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800611e:	461a      	mov	r2, r3
 8006120:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006124:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f002 fed4 	bl	8008ed4 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f002 fea7 	bl	8008e80 <HAL_HCD_Connect_Callback>
 8006132:	e014      	b.n	800615e <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f002 fedb 	bl	8008ef0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	693a      	ldr	r2, [r7, #16]
 8006144:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006148:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800614c:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	699a      	ldr	r2, [r3, #24]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800615c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	f003 0320 	and.w	r3, r3, #32
 8006164:	2b20      	cmp	r3, #32
 8006166:	d103      	bne.n	8006170 <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	f043 0320 	orr.w	r3, r3, #32
 800616e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006176:	461a      	mov	r2, r3
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	6013      	str	r3, [r2, #0]
}
 800617c:	bf00      	nop
 800617e:	3718      	adds	r7, #24
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d101      	bne.n	8006196 <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e0af      	b.n	80062f6 <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800619c:	b2db      	uxtb	r3, r3
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d106      	bne.n	80061b0 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2200      	movs	r2, #0
 80061a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	f7fb fe2c 	bl	8001e08 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2202      	movs	r2, #2
 80061b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 0201 	bic.w	r2, r2, #1
 80061c6:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80061c8:	2300      	movs	r3, #0
 80061ca:	617b      	str	r3, [r7, #20]
 80061cc:	e00a      	b.n	80061e4 <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	3304      	adds	r3, #4
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	4413      	add	r3, r2
 80061da:	2200      	movs	r2, #0
 80061dc:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	3301      	adds	r3, #1
 80061e2:	617b      	str	r3, [r7, #20]
 80061e4:	697b      	ldr	r3, [r7, #20]
 80061e6:	2b0f      	cmp	r3, #15
 80061e8:	d9f1      	bls.n	80061ce <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	689a      	ldr	r2, [r3, #8]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f042 0204 	orr.w	r2, r2, #4
 80061f8:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	4b3f      	ldr	r3, [pc, #252]	; (8006300 <HAL_LCD_Init+0x17c>)
 8006202:	4013      	ands	r3, r2
 8006204:	687a      	ldr	r2, [r7, #4]
 8006206:	6851      	ldr	r1, [r2, #4]
 8006208:	687a      	ldr	r2, [r7, #4]
 800620a:	6892      	ldr	r2, [r2, #8]
 800620c:	4311      	orrs	r1, r2
 800620e:	687a      	ldr	r2, [r7, #4]
 8006210:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006212:	4311      	orrs	r1, r2
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006218:	4311      	orrs	r1, r2
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	69d2      	ldr	r2, [r2, #28]
 800621e:	4311      	orrs	r1, r2
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	6a12      	ldr	r2, [r2, #32]
 8006224:	4311      	orrs	r1, r2
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	6992      	ldr	r2, [r2, #24]
 800622a:	4311      	orrs	r1, r2
 800622c:	687a      	ldr	r2, [r7, #4]
 800622e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006230:	4311      	orrs	r1, r2
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	6812      	ldr	r2, [r2, #0]
 8006236:	430b      	orrs	r3, r1
 8006238:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 800623a:	6878      	ldr	r0, [r7, #4]
 800623c:	f000 f94c 	bl	80064d8 <LCD_WaitForSynchro>
 8006240:	4603      	mov	r3, r0
 8006242:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006244:	7cfb      	ldrb	r3, [r7, #19]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d001      	beq.n	800624e <HAL_LCD_Init+0xca>
  {
    return status;
 800624a:	7cfb      	ldrb	r3, [r7, #19]
 800624c:	e053      	b.n	80062f6 <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	68da      	ldr	r2, [r3, #12]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	691b      	ldr	r3, [r3, #16]
 8006260:	431a      	orrs	r2, r3
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	695b      	ldr	r3, [r3, #20]
 8006266:	431a      	orrs	r2, r3
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800626c:	431a      	orrs	r2, r3
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	430a      	orrs	r2, r1
 8006274:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f042 0201 	orr.w	r2, r2, #1
 8006284:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006286:	f7fc fda3 	bl	8002dd0 <HAL_GetTick>
 800628a:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 800628c:	e00c      	b.n	80062a8 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800628e:	f7fc fd9f 	bl	8002dd0 <HAL_GetTick>
 8006292:	4602      	mov	r2, r0
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	1ad3      	subs	r3, r2, r3
 8006298:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800629c:	d904      	bls.n	80062a8 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2208      	movs	r2, #8
 80062a2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e026      	b.n	80062f6 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	f003 0301 	and.w	r3, r3, #1
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d1eb      	bne.n	800628e <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80062b6:	f7fc fd8b 	bl	8002dd0 <HAL_GetTick>
 80062ba:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80062bc:	e00c      	b.n	80062d8 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80062be:	f7fc fd87 	bl	8002dd0 <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062cc:	d904      	bls.n	80062d8 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2210      	movs	r2, #16
 80062d2:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e00e      	b.n	80062f6 <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f003 0310 	and.w	r3, r3, #16
 80062e2:	2b10      	cmp	r3, #16
 80062e4:	d1eb      	bne.n	80062be <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80062f4:	7cfb      	ldrb	r3, [r7, #19]
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3718      	adds	r7, #24
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
 80062fe:	bf00      	nop
 8006300:	fc00000e 	.word	0xfc00000e

08006304 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	607a      	str	r2, [r7, #4]
 8006310:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006318:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 800631a:	7dfb      	ldrb	r3, [r7, #23]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d002      	beq.n	8006326 <HAL_LCD_Write+0x22>
 8006320:	7dfb      	ldrb	r3, [r7, #23]
 8006322:	2b02      	cmp	r3, #2
 8006324:	d144      	bne.n	80063b0 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b01      	cmp	r3, #1
 8006330:	d12a      	bne.n	8006388 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006338:	2b01      	cmp	r3, #1
 800633a:	d101      	bne.n	8006340 <HAL_LCD_Write+0x3c>
 800633c:	2302      	movs	r3, #2
 800633e:	e038      	b.n	80063b2 <HAL_LCD_Write+0xae>
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2202      	movs	r2, #2
 800634c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006350:	f7fc fd3e 	bl	8002dd0 <HAL_GetTick>
 8006354:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006356:	e010      	b.n	800637a <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006358:	f7fc fd3a 	bl	8002dd0 <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006366:	d908      	bls.n	800637a <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2202      	movs	r2, #2
 800636c:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e01b      	b.n	80063b2 <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	f003 0304 	and.w	r3, r3, #4
 8006384:	2b04      	cmp	r3, #4
 8006386:	d0e7      	beq.n	8006358 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681a      	ldr	r2, [r3, #0]
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	3304      	adds	r3, #4
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	4413      	add	r3, r2
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	401a      	ands	r2, r3
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6819      	ldr	r1, [r3, #0]
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	431a      	orrs	r2, r3
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	3304      	adds	r3, #4
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	440b      	add	r3, r1
 80063aa:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80063ac:	2300      	movs	r3, #0
 80063ae:	e000      	b.n	80063b2 <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
  }
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3718      	adds	r7, #24
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b086      	sub	sp, #24
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063cc:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 80063ce:	7cbb      	ldrb	r3, [r7, #18]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d002      	beq.n	80063da <HAL_LCD_Clear+0x20>
 80063d4:	7cbb      	ldrb	r3, [r7, #18]
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d140      	bne.n	800645c <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80063e0:	2b01      	cmp	r3, #1
 80063e2:	d101      	bne.n	80063e8 <HAL_LCD_Clear+0x2e>
 80063e4:	2302      	movs	r3, #2
 80063e6:	e03a      	b.n	800645e <HAL_LCD_Clear+0xa4>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 80063f8:	f7fc fcea 	bl	8002dd0 <HAL_GetTick>
 80063fc:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 80063fe:	e010      	b.n	8006422 <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006400:	f7fc fce6 	bl	8002dd0 <HAL_GetTick>
 8006404:	4602      	mov	r2, r0
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	1ad3      	subs	r3, r2, r3
 800640a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800640e:	d908      	bls.n	8006422 <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2202      	movs	r2, #2
 8006414:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800641e:	2303      	movs	r3, #3
 8006420:	e01d      	b.n	800645e <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	f003 0304 	and.w	r3, r3, #4
 800642c:	2b04      	cmp	r3, #4
 800642e:	d0e7      	beq.n	8006400 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006430:	2300      	movs	r3, #0
 8006432:	617b      	str	r3, [r7, #20]
 8006434:	e00a      	b.n	800644c <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	3304      	adds	r3, #4
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4413      	add	r3, r2
 8006442:	2200      	movs	r2, #0
 8006444:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	3301      	adds	r3, #1
 800644a:	617b      	str	r3, [r7, #20]
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	2b0f      	cmp	r3, #15
 8006450:	d9f1      	bls.n	8006436 <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f000 f807 	bl	8006466 <HAL_LCD_UpdateDisplayRequest>
 8006458:	4603      	mov	r3, r0
 800645a:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 800645c:	7cfb      	ldrb	r3, [r7, #19]
}
 800645e:	4618      	mov	r0, r3
 8006460:	3718      	adds	r7, #24
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b084      	sub	sp, #16
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	2208      	movs	r2, #8
 8006474:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	689a      	ldr	r2, [r3, #8]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f042 0204 	orr.w	r2, r2, #4
 8006484:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006486:	f7fc fca3 	bl	8002dd0 <HAL_GetTick>
 800648a:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 800648c:	e010      	b.n	80064b0 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 800648e:	f7fc fc9f 	bl	8002dd0 <HAL_GetTick>
 8006492:	4602      	mov	r2, r0
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	1ad3      	subs	r3, r2, r3
 8006498:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800649c:	d908      	bls.n	80064b0 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2204      	movs	r2, #4
 80064a2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e00f      	b.n	80064d0 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	f003 0308 	and.w	r3, r3, #8
 80064ba:	2b08      	cmp	r3, #8
 80064bc:	d1e7      	bne.n	800648e <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3710      	adds	r7, #16
 80064d4:	46bd      	mov	sp, r7
 80064d6:	bd80      	pop	{r7, pc}

080064d8 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b084      	sub	sp, #16
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80064e0:	f7fc fc76 	bl	8002dd0 <HAL_GetTick>
 80064e4:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 80064e6:	e00c      	b.n	8006502 <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80064e8:	f7fc fc72 	bl	8002dd0 <HAL_GetTick>
 80064ec:	4602      	mov	r2, r0
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	1ad3      	subs	r3, r2, r3
 80064f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064f6:	d904      	bls.n	8006502 <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2201      	movs	r2, #1
 80064fc:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80064fe:	2303      	movs	r3, #3
 8006500:	e007      	b.n	8006512 <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	689b      	ldr	r3, [r3, #8]
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	2b20      	cmp	r3, #32
 800650e:	d1eb      	bne.n	80064e8 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
	...

0800651c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006520:	4b05      	ldr	r3, [pc, #20]	; (8006538 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a04      	ldr	r2, [pc, #16]	; (8006538 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006526:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800652a:	6013      	str	r3, [r2, #0]
}
 800652c:	bf00      	nop
 800652e:	46bd      	mov	sp, r7
 8006530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006534:	4770      	bx	lr
 8006536:	bf00      	nop
 8006538:	40007000 	.word	0x40007000

0800653c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800653c:	b480      	push	{r7}
 800653e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006540:	4b04      	ldr	r3, [pc, #16]	; (8006554 <HAL_PWREx_GetVoltageRange+0x18>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006548:	4618      	mov	r0, r3
 800654a:	46bd      	mov	sp, r7
 800654c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	40007000 	.word	0x40007000

08006558 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006558:	b480      	push	{r7}
 800655a:	b085      	sub	sp, #20
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006566:	d130      	bne.n	80065ca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006568:	4b23      	ldr	r3, [pc, #140]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006570:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006574:	d038      	beq.n	80065e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006576:	4b20      	ldr	r3, [pc, #128]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800657e:	4a1e      	ldr	r2, [pc, #120]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006580:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006584:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006586:	4b1d      	ldr	r3, [pc, #116]	; (80065fc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2232      	movs	r2, #50	; 0x32
 800658c:	fb02 f303 	mul.w	r3, r2, r3
 8006590:	4a1b      	ldr	r2, [pc, #108]	; (8006600 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006592:	fba2 2303 	umull	r2, r3, r2, r3
 8006596:	0c9b      	lsrs	r3, r3, #18
 8006598:	3301      	adds	r3, #1
 800659a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800659c:	e002      	b.n	80065a4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	3b01      	subs	r3, #1
 80065a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065a4:	4b14      	ldr	r3, [pc, #80]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065a6:	695b      	ldr	r3, [r3, #20]
 80065a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065b0:	d102      	bne.n	80065b8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1f2      	bne.n	800659e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80065b8:	4b0f      	ldr	r3, [pc, #60]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ba:	695b      	ldr	r3, [r3, #20]
 80065bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065c4:	d110      	bne.n	80065e8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80065c6:	2303      	movs	r3, #3
 80065c8:	e00f      	b.n	80065ea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80065ca:	4b0b      	ldr	r3, [pc, #44]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80065d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065d6:	d007      	beq.n	80065e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80065d8:	4b07      	ldr	r3, [pc, #28]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80065e0:	4a05      	ldr	r2, [pc, #20]	; (80065f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065e6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3714      	adds	r7, #20
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	40007000 	.word	0x40007000
 80065fc:	20000008 	.word	0x20000008
 8006600:	431bde83 	.word	0x431bde83

08006604 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b088      	sub	sp, #32
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e39d      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006616:	4ba4      	ldr	r3, [pc, #656]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	f003 030c 	and.w	r3, r3, #12
 800661e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006620:	4ba1      	ldr	r3, [pc, #644]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	f003 0303 	and.w	r3, r3, #3
 8006628:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0310 	and.w	r3, r3, #16
 8006632:	2b00      	cmp	r3, #0
 8006634:	f000 80e1 	beq.w	80067fa <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d007      	beq.n	800664e <HAL_RCC_OscConfig+0x4a>
 800663e:	69bb      	ldr	r3, [r7, #24]
 8006640:	2b0c      	cmp	r3, #12
 8006642:	f040 8088 	bne.w	8006756 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	2b01      	cmp	r3, #1
 800664a:	f040 8084 	bne.w	8006756 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800664e:	4b96      	ldr	r3, [pc, #600]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f003 0302 	and.w	r3, r3, #2
 8006656:	2b00      	cmp	r3, #0
 8006658:	d005      	beq.n	8006666 <HAL_RCC_OscConfig+0x62>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d101      	bne.n	8006666 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006662:	2301      	movs	r3, #1
 8006664:	e375      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a1a      	ldr	r2, [r3, #32]
 800666a:	4b8f      	ldr	r3, [pc, #572]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0308 	and.w	r3, r3, #8
 8006672:	2b00      	cmp	r3, #0
 8006674:	d004      	beq.n	8006680 <HAL_RCC_OscConfig+0x7c>
 8006676:	4b8c      	ldr	r3, [pc, #560]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800667e:	e005      	b.n	800668c <HAL_RCC_OscConfig+0x88>
 8006680:	4b89      	ldr	r3, [pc, #548]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006686:	091b      	lsrs	r3, r3, #4
 8006688:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800668c:	4293      	cmp	r3, r2
 800668e:	d223      	bcs.n	80066d8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	4618      	mov	r0, r3
 8006696:	f000 fd09 	bl	80070ac <RCC_SetFlashLatencyFromMSIRange>
 800669a:	4603      	mov	r3, r0
 800669c:	2b00      	cmp	r3, #0
 800669e:	d001      	beq.n	80066a4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80066a0:	2301      	movs	r3, #1
 80066a2:	e356      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066a4:	4b80      	ldr	r3, [pc, #512]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a7f      	ldr	r2, [pc, #508]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066aa:	f043 0308 	orr.w	r3, r3, #8
 80066ae:	6013      	str	r3, [r2, #0]
 80066b0:	4b7d      	ldr	r3, [pc, #500]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6a1b      	ldr	r3, [r3, #32]
 80066bc:	497a      	ldr	r1, [pc, #488]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066be:	4313      	orrs	r3, r2
 80066c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066c2:	4b79      	ldr	r3, [pc, #484]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	021b      	lsls	r3, r3, #8
 80066d0:	4975      	ldr	r1, [pc, #468]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	604b      	str	r3, [r1, #4]
 80066d6:	e022      	b.n	800671e <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80066d8:	4b73      	ldr	r3, [pc, #460]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a72      	ldr	r2, [pc, #456]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066de:	f043 0308 	orr.w	r3, r3, #8
 80066e2:	6013      	str	r3, [r2, #0]
 80066e4:	4b70      	ldr	r3, [pc, #448]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a1b      	ldr	r3, [r3, #32]
 80066f0:	496d      	ldr	r1, [pc, #436]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066f2:	4313      	orrs	r3, r2
 80066f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80066f6:	4b6c      	ldr	r3, [pc, #432]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	69db      	ldr	r3, [r3, #28]
 8006702:	021b      	lsls	r3, r3, #8
 8006704:	4968      	ldr	r1, [pc, #416]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006706:	4313      	orrs	r3, r2
 8006708:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a1b      	ldr	r3, [r3, #32]
 800670e:	4618      	mov	r0, r3
 8006710:	f000 fccc 	bl	80070ac <RCC_SetFlashLatencyFromMSIRange>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d001      	beq.n	800671e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e319      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800671e:	f000 fc03 	bl	8006f28 <HAL_RCC_GetSysClockFreq>
 8006722:	4601      	mov	r1, r0
 8006724:	4b60      	ldr	r3, [pc, #384]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	091b      	lsrs	r3, r3, #4
 800672a:	f003 030f 	and.w	r3, r3, #15
 800672e:	4a5f      	ldr	r2, [pc, #380]	; (80068ac <HAL_RCC_OscConfig+0x2a8>)
 8006730:	5cd3      	ldrb	r3, [r2, r3]
 8006732:	f003 031f 	and.w	r3, r3, #31
 8006736:	fa21 f303 	lsr.w	r3, r1, r3
 800673a:	4a5d      	ldr	r2, [pc, #372]	; (80068b0 <HAL_RCC_OscConfig+0x2ac>)
 800673c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800673e:	4b5d      	ldr	r3, [pc, #372]	; (80068b4 <HAL_RCC_OscConfig+0x2b0>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4618      	mov	r0, r3
 8006744:	f7fc faf8 	bl	8002d38 <HAL_InitTick>
 8006748:	4603      	mov	r3, r0
 800674a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800674c:	7bfb      	ldrb	r3, [r7, #15]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d052      	beq.n	80067f8 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8006752:	7bfb      	ldrb	r3, [r7, #15]
 8006754:	e2fd      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d032      	beq.n	80067c4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800675e:	4b52      	ldr	r3, [pc, #328]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a51      	ldr	r2, [pc, #324]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006764:	f043 0301 	orr.w	r3, r3, #1
 8006768:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800676a:	f7fc fb31 	bl	8002dd0 <HAL_GetTick>
 800676e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006770:	e008      	b.n	8006784 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006772:	f7fc fb2d 	bl	8002dd0 <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	2b02      	cmp	r3, #2
 800677e:	d901      	bls.n	8006784 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8006780:	2303      	movs	r3, #3
 8006782:	e2e6      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006784:	4b48      	ldr	r3, [pc, #288]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0302 	and.w	r3, r3, #2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d0f0      	beq.n	8006772 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006790:	4b45      	ldr	r3, [pc, #276]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a44      	ldr	r2, [pc, #272]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006796:	f043 0308 	orr.w	r3, r3, #8
 800679a:	6013      	str	r3, [r2, #0]
 800679c:	4b42      	ldr	r3, [pc, #264]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6a1b      	ldr	r3, [r3, #32]
 80067a8:	493f      	ldr	r1, [pc, #252]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80067aa:	4313      	orrs	r3, r2
 80067ac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80067ae:	4b3e      	ldr	r3, [pc, #248]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80067b0:	685b      	ldr	r3, [r3, #4]
 80067b2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	69db      	ldr	r3, [r3, #28]
 80067ba:	021b      	lsls	r3, r3, #8
 80067bc:	493a      	ldr	r1, [pc, #232]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	604b      	str	r3, [r1, #4]
 80067c2:	e01a      	b.n	80067fa <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80067c4:	4b38      	ldr	r3, [pc, #224]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a37      	ldr	r2, [pc, #220]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80067ca:	f023 0301 	bic.w	r3, r3, #1
 80067ce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80067d0:	f7fc fafe 	bl	8002dd0 <HAL_GetTick>
 80067d4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80067d6:	e008      	b.n	80067ea <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80067d8:	f7fc fafa 	bl	8002dd0 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d901      	bls.n	80067ea <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e2b3      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80067ea:	4b2f      	ldr	r3, [pc, #188]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0302 	and.w	r3, r3, #2
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1f0      	bne.n	80067d8 <HAL_RCC_OscConfig+0x1d4>
 80067f6:	e000      	b.n	80067fa <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80067f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0301 	and.w	r3, r3, #1
 8006802:	2b00      	cmp	r3, #0
 8006804:	d074      	beq.n	80068f0 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006806:	69bb      	ldr	r3, [r7, #24]
 8006808:	2b08      	cmp	r3, #8
 800680a:	d005      	beq.n	8006818 <HAL_RCC_OscConfig+0x214>
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	2b0c      	cmp	r3, #12
 8006810:	d10e      	bne.n	8006830 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	2b03      	cmp	r3, #3
 8006816:	d10b      	bne.n	8006830 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006818:	4b23      	ldr	r3, [pc, #140]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006820:	2b00      	cmp	r3, #0
 8006822:	d064      	beq.n	80068ee <HAL_RCC_OscConfig+0x2ea>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d160      	bne.n	80068ee <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 800682c:	2301      	movs	r3, #1
 800682e:	e290      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	685b      	ldr	r3, [r3, #4]
 8006834:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006838:	d106      	bne.n	8006848 <HAL_RCC_OscConfig+0x244>
 800683a:	4b1b      	ldr	r3, [pc, #108]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a1a      	ldr	r2, [pc, #104]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006840:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006844:	6013      	str	r3, [r2, #0]
 8006846:	e01d      	b.n	8006884 <HAL_RCC_OscConfig+0x280>
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006850:	d10c      	bne.n	800686c <HAL_RCC_OscConfig+0x268>
 8006852:	4b15      	ldr	r3, [pc, #84]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a14      	ldr	r2, [pc, #80]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	4b12      	ldr	r3, [pc, #72]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a11      	ldr	r2, [pc, #68]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006868:	6013      	str	r3, [r2, #0]
 800686a:	e00b      	b.n	8006884 <HAL_RCC_OscConfig+0x280>
 800686c:	4b0e      	ldr	r3, [pc, #56]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a0d      	ldr	r2, [pc, #52]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 8006872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006876:	6013      	str	r3, [r2, #0]
 8006878:	4b0b      	ldr	r3, [pc, #44]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a0a      	ldr	r2, [pc, #40]	; (80068a8 <HAL_RCC_OscConfig+0x2a4>)
 800687e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006882:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d01c      	beq.n	80068c6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800688c:	f7fc faa0 	bl	8002dd0 <HAL_GetTick>
 8006890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006892:	e011      	b.n	80068b8 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006894:	f7fc fa9c 	bl	8002dd0 <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	2b64      	cmp	r3, #100	; 0x64
 80068a0:	d90a      	bls.n	80068b8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e255      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
 80068a6:	bf00      	nop
 80068a8:	40021000 	.word	0x40021000
 80068ac:	0800b718 	.word	0x0800b718
 80068b0:	20000008 	.word	0x20000008
 80068b4:	20000020 	.word	0x20000020
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068b8:	4bae      	ldr	r3, [pc, #696]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d0e7      	beq.n	8006894 <HAL_RCC_OscConfig+0x290>
 80068c4:	e014      	b.n	80068f0 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068c6:	f7fc fa83 	bl	8002dd0 <HAL_GetTick>
 80068ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068cc:	e008      	b.n	80068e0 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068ce:	f7fc fa7f 	bl	8002dd0 <HAL_GetTick>
 80068d2:	4602      	mov	r2, r0
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	2b64      	cmp	r3, #100	; 0x64
 80068da:	d901      	bls.n	80068e0 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80068dc:	2303      	movs	r3, #3
 80068de:	e238      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068e0:	4ba4      	ldr	r3, [pc, #656]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1f0      	bne.n	80068ce <HAL_RCC_OscConfig+0x2ca>
 80068ec:	e000      	b.n	80068f0 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068ee:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f003 0302 	and.w	r3, r3, #2
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d060      	beq.n	80069be <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	2b04      	cmp	r3, #4
 8006900:	d005      	beq.n	800690e <HAL_RCC_OscConfig+0x30a>
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	2b0c      	cmp	r3, #12
 8006906:	d119      	bne.n	800693c <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	2b02      	cmp	r3, #2
 800690c:	d116      	bne.n	800693c <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800690e:	4b99      	ldr	r3, [pc, #612]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006916:	2b00      	cmp	r3, #0
 8006918:	d005      	beq.n	8006926 <HAL_RCC_OscConfig+0x322>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d101      	bne.n	8006926 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e215      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006926:	4b93      	ldr	r3, [pc, #588]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	061b      	lsls	r3, r3, #24
 8006934:	498f      	ldr	r1, [pc, #572]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006936:	4313      	orrs	r3, r2
 8006938:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800693a:	e040      	b.n	80069be <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d023      	beq.n	800698c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006944:	4b8b      	ldr	r3, [pc, #556]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a8a      	ldr	r2, [pc, #552]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 800694a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800694e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006950:	f7fc fa3e 	bl	8002dd0 <HAL_GetTick>
 8006954:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006956:	e008      	b.n	800696a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006958:	f7fc fa3a 	bl	8002dd0 <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	2b02      	cmp	r3, #2
 8006964:	d901      	bls.n	800696a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e1f3      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800696a:	4b82      	ldr	r3, [pc, #520]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006972:	2b00      	cmp	r3, #0
 8006974:	d0f0      	beq.n	8006958 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006976:	4b7f      	ldr	r3, [pc, #508]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	691b      	ldr	r3, [r3, #16]
 8006982:	061b      	lsls	r3, r3, #24
 8006984:	497b      	ldr	r1, [pc, #492]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006986:	4313      	orrs	r3, r2
 8006988:	604b      	str	r3, [r1, #4]
 800698a:	e018      	b.n	80069be <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800698c:	4b79      	ldr	r3, [pc, #484]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a78      	ldr	r2, [pc, #480]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006992:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006996:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006998:	f7fc fa1a 	bl	8002dd0 <HAL_GetTick>
 800699c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800699e:	e008      	b.n	80069b2 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069a0:	f7fc fa16 	bl	8002dd0 <HAL_GetTick>
 80069a4:	4602      	mov	r2, r0
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	1ad3      	subs	r3, r2, r3
 80069aa:	2b02      	cmp	r3, #2
 80069ac:	d901      	bls.n	80069b2 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e1cf      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069b2:	4b70      	ldr	r3, [pc, #448]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1f0      	bne.n	80069a0 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f003 0308 	and.w	r3, r3, #8
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d03c      	beq.n	8006a44 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d01c      	beq.n	8006a0c <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069d2:	4b68      	ldr	r3, [pc, #416]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 80069d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80069d8:	4a66      	ldr	r2, [pc, #408]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 80069da:	f043 0301 	orr.w	r3, r3, #1
 80069de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069e2:	f7fc f9f5 	bl	8002dd0 <HAL_GetTick>
 80069e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80069e8:	e008      	b.n	80069fc <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80069ea:	f7fc f9f1 	bl	8002dd0 <HAL_GetTick>
 80069ee:	4602      	mov	r2, r0
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	1ad3      	subs	r3, r2, r3
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d901      	bls.n	80069fc <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e1aa      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80069fc:	4b5d      	ldr	r3, [pc, #372]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 80069fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d0ef      	beq.n	80069ea <HAL_RCC_OscConfig+0x3e6>
 8006a0a:	e01b      	b.n	8006a44 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a0c:	4b59      	ldr	r3, [pc, #356]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006a0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a12:	4a58      	ldr	r2, [pc, #352]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006a14:	f023 0301 	bic.w	r3, r3, #1
 8006a18:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a1c:	f7fc f9d8 	bl	8002dd0 <HAL_GetTick>
 8006a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a22:	e008      	b.n	8006a36 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a24:	f7fc f9d4 	bl	8002dd0 <HAL_GetTick>
 8006a28:	4602      	mov	r2, r0
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	1ad3      	subs	r3, r2, r3
 8006a2e:	2b02      	cmp	r3, #2
 8006a30:	d901      	bls.n	8006a36 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006a32:	2303      	movs	r3, #3
 8006a34:	e18d      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a36:	4b4f      	ldr	r3, [pc, #316]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006a38:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a3c:	f003 0302 	and.w	r3, r3, #2
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1ef      	bne.n	8006a24 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0304 	and.w	r3, r3, #4
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	f000 80a5 	beq.w	8006b9c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a52:	2300      	movs	r3, #0
 8006a54:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006a56:	4b47      	ldr	r3, [pc, #284]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d10d      	bne.n	8006a7e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a62:	4b44      	ldr	r3, [pc, #272]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a66:	4a43      	ldr	r2, [pc, #268]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a6c:	6593      	str	r3, [r2, #88]	; 0x58
 8006a6e:	4b41      	ldr	r3, [pc, #260]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a76:	60bb      	str	r3, [r7, #8]
 8006a78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a7e:	4b3e      	ldr	r3, [pc, #248]	; (8006b78 <HAL_RCC_OscConfig+0x574>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d118      	bne.n	8006abc <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006a8a:	4b3b      	ldr	r3, [pc, #236]	; (8006b78 <HAL_RCC_OscConfig+0x574>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a3a      	ldr	r2, [pc, #232]	; (8006b78 <HAL_RCC_OscConfig+0x574>)
 8006a90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006a94:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a96:	f7fc f99b 	bl	8002dd0 <HAL_GetTick>
 8006a9a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006a9c:	e008      	b.n	8006ab0 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a9e:	f7fc f997 	bl	8002dd0 <HAL_GetTick>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	2b02      	cmp	r3, #2
 8006aaa:	d901      	bls.n	8006ab0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8006aac:	2303      	movs	r3, #3
 8006aae:	e150      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ab0:	4b31      	ldr	r3, [pc, #196]	; (8006b78 <HAL_RCC_OscConfig+0x574>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d0f0      	beq.n	8006a9e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d108      	bne.n	8006ad6 <HAL_RCC_OscConfig+0x4d2>
 8006ac4:	4b2b      	ldr	r3, [pc, #172]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006aca:	4a2a      	ldr	r2, [pc, #168]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006acc:	f043 0301 	orr.w	r3, r3, #1
 8006ad0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006ad4:	e024      	b.n	8006b20 <HAL_RCC_OscConfig+0x51c>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	689b      	ldr	r3, [r3, #8]
 8006ada:	2b05      	cmp	r3, #5
 8006adc:	d110      	bne.n	8006b00 <HAL_RCC_OscConfig+0x4fc>
 8006ade:	4b25      	ldr	r3, [pc, #148]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ae4:	4a23      	ldr	r2, [pc, #140]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006ae6:	f043 0304 	orr.w	r3, r3, #4
 8006aea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006aee:	4b21      	ldr	r3, [pc, #132]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006af4:	4a1f      	ldr	r2, [pc, #124]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006af6:	f043 0301 	orr.w	r3, r3, #1
 8006afa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006afe:	e00f      	b.n	8006b20 <HAL_RCC_OscConfig+0x51c>
 8006b00:	4b1c      	ldr	r3, [pc, #112]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b06:	4a1b      	ldr	r2, [pc, #108]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006b08:	f023 0301 	bic.w	r3, r3, #1
 8006b0c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b10:	4b18      	ldr	r3, [pc, #96]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b16:	4a17      	ldr	r2, [pc, #92]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006b18:	f023 0304 	bic.w	r3, r3, #4
 8006b1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d016      	beq.n	8006b56 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b28:	f7fc f952 	bl	8002dd0 <HAL_GetTick>
 8006b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b2e:	e00a      	b.n	8006b46 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b30:	f7fc f94e 	bl	8002dd0 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d901      	bls.n	8006b46 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8006b42:	2303      	movs	r3, #3
 8006b44:	e105      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b46:	4b0b      	ldr	r3, [pc, #44]	; (8006b74 <HAL_RCC_OscConfig+0x570>)
 8006b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b4c:	f003 0302 	and.w	r3, r3, #2
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d0ed      	beq.n	8006b30 <HAL_RCC_OscConfig+0x52c>
 8006b54:	e019      	b.n	8006b8a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b56:	f7fc f93b 	bl	8002dd0 <HAL_GetTick>
 8006b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b5c:	e00e      	b.n	8006b7c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b5e:	f7fc f937 	bl	8002dd0 <HAL_GetTick>
 8006b62:	4602      	mov	r2, r0
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	1ad3      	subs	r3, r2, r3
 8006b68:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d905      	bls.n	8006b7c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006b70:	2303      	movs	r3, #3
 8006b72:	e0ee      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
 8006b74:	40021000 	.word	0x40021000
 8006b78:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006b7c:	4b77      	ldr	r3, [pc, #476]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006b7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1e9      	bne.n	8006b5e <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006b8a:	7ffb      	ldrb	r3, [r7, #31]
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d105      	bne.n	8006b9c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b90:	4b72      	ldr	r3, [pc, #456]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b94:	4a71      	ldr	r2, [pc, #452]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006b96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006b9a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f000 80d5 	beq.w	8006d50 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006ba6:	69bb      	ldr	r3, [r7, #24]
 8006ba8:	2b0c      	cmp	r3, #12
 8006baa:	f000 808e 	beq.w	8006cca <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d15b      	bne.n	8006c6e <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bb6:	4b69      	ldr	r3, [pc, #420]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a68      	ldr	r2, [pc, #416]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006bbc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006bc0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bc2:	f7fc f905 	bl	8002dd0 <HAL_GetTick>
 8006bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bc8:	e008      	b.n	8006bdc <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bca:	f7fc f901 	bl	8002dd0 <HAL_GetTick>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	2b02      	cmp	r3, #2
 8006bd6:	d901      	bls.n	8006bdc <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8006bd8:	2303      	movs	r3, #3
 8006bda:	e0ba      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006bdc:	4b5f      	ldr	r3, [pc, #380]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1f0      	bne.n	8006bca <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006be8:	4b5c      	ldr	r3, [pc, #368]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006bea:	68da      	ldr	r2, [r3, #12]
 8006bec:	4b5c      	ldr	r3, [pc, #368]	; (8006d60 <HAL_RCC_OscConfig+0x75c>)
 8006bee:	4013      	ands	r3, r2
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006bf8:	3a01      	subs	r2, #1
 8006bfa:	0112      	lsls	r2, r2, #4
 8006bfc:	4311      	orrs	r1, r2
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006c02:	0212      	lsls	r2, r2, #8
 8006c04:	4311      	orrs	r1, r2
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006c0a:	0852      	lsrs	r2, r2, #1
 8006c0c:	3a01      	subs	r2, #1
 8006c0e:	0552      	lsls	r2, r2, #21
 8006c10:	4311      	orrs	r1, r2
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006c16:	0852      	lsrs	r2, r2, #1
 8006c18:	3a01      	subs	r2, #1
 8006c1a:	0652      	lsls	r2, r2, #25
 8006c1c:	4311      	orrs	r1, r2
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006c22:	0912      	lsrs	r2, r2, #4
 8006c24:	0452      	lsls	r2, r2, #17
 8006c26:	430a      	orrs	r2, r1
 8006c28:	494c      	ldr	r1, [pc, #304]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c2a:	4313      	orrs	r3, r2
 8006c2c:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c2e:	4b4b      	ldr	r3, [pc, #300]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a4a      	ldr	r2, [pc, #296]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c38:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006c3a:	4b48      	ldr	r3, [pc, #288]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	4a47      	ldr	r2, [pc, #284]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c40:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006c44:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c46:	f7fc f8c3 	bl	8002dd0 <HAL_GetTick>
 8006c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c4c:	e008      	b.n	8006c60 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c4e:	f7fc f8bf 	bl	8002dd0 <HAL_GetTick>
 8006c52:	4602      	mov	r2, r0
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	1ad3      	subs	r3, r2, r3
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d901      	bls.n	8006c60 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	e078      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006c60:	4b3e      	ldr	r3, [pc, #248]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d0f0      	beq.n	8006c4e <HAL_RCC_OscConfig+0x64a>
 8006c6c:	e070      	b.n	8006d50 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c6e:	4b3b      	ldr	r3, [pc, #236]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a3a      	ldr	r2, [pc, #232]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c78:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8006c7a:	4b38      	ldr	r3, [pc, #224]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d105      	bne.n	8006c92 <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006c86:	4b35      	ldr	r3, [pc, #212]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	4a34      	ldr	r2, [pc, #208]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c8c:	f023 0303 	bic.w	r3, r3, #3
 8006c90:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006c92:	4b32      	ldr	r3, [pc, #200]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	4a31      	ldr	r2, [pc, #196]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006c98:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006c9c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ca0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ca2:	f7fc f895 	bl	8002dd0 <HAL_GetTick>
 8006ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ca8:	e008      	b.n	8006cbc <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006caa:	f7fc f891 	bl	8002dd0 <HAL_GetTick>
 8006cae:	4602      	mov	r2, r0
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	2b02      	cmp	r3, #2
 8006cb6:	d901      	bls.n	8006cbc <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	e04a      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006cbc:	4b27      	ldr	r3, [pc, #156]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1f0      	bne.n	8006caa <HAL_RCC_OscConfig+0x6a6>
 8006cc8:	e042      	b.n	8006d50 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d101      	bne.n	8006cd6 <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e03d      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8006cd6:	4b21      	ldr	r3, [pc, #132]	; (8006d5c <HAL_RCC_OscConfig+0x758>)
 8006cd8:	68db      	ldr	r3, [r3, #12]
 8006cda:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	f003 0203 	and.w	r2, r3, #3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d130      	bne.n	8006d4c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cf4:	3b01      	subs	r3, #1
 8006cf6:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d127      	bne.n	8006d4c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d06:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006d08:	429a      	cmp	r2, r3
 8006d0a:	d11f      	bne.n	8006d4c <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006d16:	2a07      	cmp	r2, #7
 8006d18:	bf14      	ite	ne
 8006d1a:	2201      	movne	r2, #1
 8006d1c:	2200      	moveq	r2, #0
 8006d1e:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d113      	bne.n	8006d4c <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d24:	697b      	ldr	r3, [r7, #20]
 8006d26:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d2e:	085b      	lsrs	r3, r3, #1
 8006d30:	3b01      	subs	r3, #1
 8006d32:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8006d34:	429a      	cmp	r2, r3
 8006d36:	d109      	bne.n	8006d4c <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d42:	085b      	lsrs	r3, r3, #1
 8006d44:	3b01      	subs	r3, #1
 8006d46:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d001      	beq.n	8006d50 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e000      	b.n	8006d52 <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8006d50:	2300      	movs	r3, #0
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	3720      	adds	r7, #32
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	40021000 	.word	0x40021000
 8006d60:	f99d808c 	.word	0xf99d808c

08006d64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b084      	sub	sp, #16
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d74:	2301      	movs	r3, #1
 8006d76:	e0c8      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d78:	4b66      	ldr	r3, [pc, #408]	; (8006f14 <HAL_RCC_ClockConfig+0x1b0>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f003 0307 	and.w	r3, r3, #7
 8006d80:	683a      	ldr	r2, [r7, #0]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d910      	bls.n	8006da8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d86:	4b63      	ldr	r3, [pc, #396]	; (8006f14 <HAL_RCC_ClockConfig+0x1b0>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f023 0207 	bic.w	r2, r3, #7
 8006d8e:	4961      	ldr	r1, [pc, #388]	; (8006f14 <HAL_RCC_ClockConfig+0x1b0>)
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d96:	4b5f      	ldr	r3, [pc, #380]	; (8006f14 <HAL_RCC_ClockConfig+0x1b0>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0307 	and.w	r3, r3, #7
 8006d9e:	683a      	ldr	r2, [r7, #0]
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d001      	beq.n	8006da8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e0b0      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0301 	and.w	r3, r3, #1
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d04c      	beq.n	8006e4e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	2b03      	cmp	r3, #3
 8006dba:	d107      	bne.n	8006dcc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dbc:	4b56      	ldr	r3, [pc, #344]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d121      	bne.n	8006e0c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	e09e      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d107      	bne.n	8006de4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006dd4:	4b50      	ldr	r3, [pc, #320]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d115      	bne.n	8006e0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006de0:	2301      	movs	r3, #1
 8006de2:	e092      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d107      	bne.n	8006dfc <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006dec:	4b4a      	ldr	r3, [pc, #296]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d109      	bne.n	8006e0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	e086      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006dfc:	4b46      	ldr	r3, [pc, #280]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d101      	bne.n	8006e0c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006e08:	2301      	movs	r3, #1
 8006e0a:	e07e      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006e0c:	4b42      	ldr	r3, [pc, #264]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	f023 0203 	bic.w	r2, r3, #3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	493f      	ldr	r1, [pc, #252]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e1e:	f7fb ffd7 	bl	8002dd0 <HAL_GetTick>
 8006e22:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e24:	e00a      	b.n	8006e3c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e26:	f7fb ffd3 	bl	8002dd0 <HAL_GetTick>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	1ad3      	subs	r3, r2, r3
 8006e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d901      	bls.n	8006e3c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006e38:	2303      	movs	r3, #3
 8006e3a:	e066      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e3c:	4b36      	ldr	r3, [pc, #216]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006e3e:	689b      	ldr	r3, [r3, #8]
 8006e40:	f003 020c 	and.w	r2, r3, #12
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d1eb      	bne.n	8006e26 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 0302 	and.w	r3, r3, #2
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d008      	beq.n	8006e6c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e5a:	4b2f      	ldr	r3, [pc, #188]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	492c      	ldr	r1, [pc, #176]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e6c:	4b29      	ldr	r3, [pc, #164]	; (8006f14 <HAL_RCC_ClockConfig+0x1b0>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0307 	and.w	r3, r3, #7
 8006e74:	683a      	ldr	r2, [r7, #0]
 8006e76:	429a      	cmp	r2, r3
 8006e78:	d210      	bcs.n	8006e9c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e7a:	4b26      	ldr	r3, [pc, #152]	; (8006f14 <HAL_RCC_ClockConfig+0x1b0>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f023 0207 	bic.w	r2, r3, #7
 8006e82:	4924      	ldr	r1, [pc, #144]	; (8006f14 <HAL_RCC_ClockConfig+0x1b0>)
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e8a:	4b22      	ldr	r3, [pc, #136]	; (8006f14 <HAL_RCC_ClockConfig+0x1b0>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f003 0307 	and.w	r3, r3, #7
 8006e92:	683a      	ldr	r2, [r7, #0]
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d001      	beq.n	8006e9c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e036      	b.n	8006f0a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 0304 	and.w	r3, r3, #4
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d008      	beq.n	8006eba <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ea8:	4b1b      	ldr	r3, [pc, #108]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	4918      	ldr	r1, [pc, #96]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f003 0308 	and.w	r3, r3, #8
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d009      	beq.n	8006eda <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006ec6:	4b14      	ldr	r3, [pc, #80]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006ec8:	689b      	ldr	r3, [r3, #8]
 8006eca:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	691b      	ldr	r3, [r3, #16]
 8006ed2:	00db      	lsls	r3, r3, #3
 8006ed4:	4910      	ldr	r1, [pc, #64]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006eda:	f000 f825 	bl	8006f28 <HAL_RCC_GetSysClockFreq>
 8006ede:	4601      	mov	r1, r0
 8006ee0:	4b0d      	ldr	r3, [pc, #52]	; (8006f18 <HAL_RCC_ClockConfig+0x1b4>)
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	091b      	lsrs	r3, r3, #4
 8006ee6:	f003 030f 	and.w	r3, r3, #15
 8006eea:	4a0c      	ldr	r2, [pc, #48]	; (8006f1c <HAL_RCC_ClockConfig+0x1b8>)
 8006eec:	5cd3      	ldrb	r3, [r2, r3]
 8006eee:	f003 031f 	and.w	r3, r3, #31
 8006ef2:	fa21 f303 	lsr.w	r3, r1, r3
 8006ef6:	4a0a      	ldr	r2, [pc, #40]	; (8006f20 <HAL_RCC_ClockConfig+0x1bc>)
 8006ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006efa:	4b0a      	ldr	r3, [pc, #40]	; (8006f24 <HAL_RCC_ClockConfig+0x1c0>)
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4618      	mov	r0, r3
 8006f00:	f7fb ff1a 	bl	8002d38 <HAL_InitTick>
 8006f04:	4603      	mov	r3, r0
 8006f06:	72fb      	strb	r3, [r7, #11]

  return status;
 8006f08:	7afb      	ldrb	r3, [r7, #11]
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	3710      	adds	r7, #16
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}
 8006f12:	bf00      	nop
 8006f14:	40022000 	.word	0x40022000
 8006f18:	40021000 	.word	0x40021000
 8006f1c:	0800b718 	.word	0x0800b718
 8006f20:	20000008 	.word	0x20000008
 8006f24:	20000020 	.word	0x20000020

08006f28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b089      	sub	sp, #36	; 0x24
 8006f2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	61fb      	str	r3, [r7, #28]
 8006f32:	2300      	movs	r3, #0
 8006f34:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f36:	4b3d      	ldr	r3, [pc, #244]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8006f38:	689b      	ldr	r3, [r3, #8]
 8006f3a:	f003 030c 	and.w	r3, r3, #12
 8006f3e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006f40:	4b3a      	ldr	r3, [pc, #232]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	f003 0303 	and.w	r3, r3, #3
 8006f48:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d005      	beq.n	8006f5c <HAL_RCC_GetSysClockFreq+0x34>
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	2b0c      	cmp	r3, #12
 8006f54:	d121      	bne.n	8006f9a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d11e      	bne.n	8006f9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006f5c:	4b33      	ldr	r3, [pc, #204]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0308 	and.w	r3, r3, #8
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d107      	bne.n	8006f78 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006f68:	4b30      	ldr	r3, [pc, #192]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8006f6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f6e:	0a1b      	lsrs	r3, r3, #8
 8006f70:	f003 030f 	and.w	r3, r3, #15
 8006f74:	61fb      	str	r3, [r7, #28]
 8006f76:	e005      	b.n	8006f84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006f78:	4b2c      	ldr	r3, [pc, #176]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	091b      	lsrs	r3, r3, #4
 8006f7e:	f003 030f 	and.w	r3, r3, #15
 8006f82:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006f84:	4a2a      	ldr	r2, [pc, #168]	; (8007030 <HAL_RCC_GetSysClockFreq+0x108>)
 8006f86:	69fb      	ldr	r3, [r7, #28]
 8006f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f8c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d10d      	bne.n	8006fb0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006f98:	e00a      	b.n	8006fb0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	2b04      	cmp	r3, #4
 8006f9e:	d102      	bne.n	8006fa6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006fa0:	4b24      	ldr	r3, [pc, #144]	; (8007034 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006fa2:	61bb      	str	r3, [r7, #24]
 8006fa4:	e004      	b.n	8006fb0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	2b08      	cmp	r3, #8
 8006faa:	d101      	bne.n	8006fb0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006fac:	4b22      	ldr	r3, [pc, #136]	; (8007038 <HAL_RCC_GetSysClockFreq+0x110>)
 8006fae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	2b0c      	cmp	r3, #12
 8006fb4:	d133      	bne.n	800701e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006fb6:	4b1d      	ldr	r3, [pc, #116]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	f003 0303 	and.w	r3, r3, #3
 8006fbe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	2b02      	cmp	r3, #2
 8006fc4:	d002      	beq.n	8006fcc <HAL_RCC_GetSysClockFreq+0xa4>
 8006fc6:	2b03      	cmp	r3, #3
 8006fc8:	d003      	beq.n	8006fd2 <HAL_RCC_GetSysClockFreq+0xaa>
 8006fca:	e005      	b.n	8006fd8 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006fcc:	4b19      	ldr	r3, [pc, #100]	; (8007034 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006fce:	617b      	str	r3, [r7, #20]
      break;
 8006fd0:	e005      	b.n	8006fde <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006fd2:	4b19      	ldr	r3, [pc, #100]	; (8007038 <HAL_RCC_GetSysClockFreq+0x110>)
 8006fd4:	617b      	str	r3, [r7, #20]
      break;
 8006fd6:	e002      	b.n	8006fde <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	617b      	str	r3, [r7, #20]
      break;
 8006fdc:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006fde:	4b13      	ldr	r3, [pc, #76]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8006fe0:	68db      	ldr	r3, [r3, #12]
 8006fe2:	091b      	lsrs	r3, r3, #4
 8006fe4:	f003 0307 	and.w	r3, r3, #7
 8006fe8:	3301      	adds	r3, #1
 8006fea:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006fec:	4b0f      	ldr	r3, [pc, #60]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	0a1b      	lsrs	r3, r3, #8
 8006ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006ff6:	697a      	ldr	r2, [r7, #20]
 8006ff8:	fb02 f203 	mul.w	r2, r2, r3
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007002:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007004:	4b09      	ldr	r3, [pc, #36]	; (800702c <HAL_RCC_GetSysClockFreq+0x104>)
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	0e5b      	lsrs	r3, r3, #25
 800700a:	f003 0303 	and.w	r3, r3, #3
 800700e:	3301      	adds	r3, #1
 8007010:	005b      	lsls	r3, r3, #1
 8007012:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007014:	697a      	ldr	r2, [r7, #20]
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	fbb2 f3f3 	udiv	r3, r2, r3
 800701c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800701e:	69bb      	ldr	r3, [r7, #24]
}
 8007020:	4618      	mov	r0, r3
 8007022:	3724      	adds	r7, #36	; 0x24
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr
 800702c:	40021000 	.word	0x40021000
 8007030:	0800b730 	.word	0x0800b730
 8007034:	00f42400 	.word	0x00f42400
 8007038:	007a1200 	.word	0x007a1200

0800703c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800703c:	b480      	push	{r7}
 800703e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007040:	4b03      	ldr	r3, [pc, #12]	; (8007050 <HAL_RCC_GetHCLKFreq+0x14>)
 8007042:	681b      	ldr	r3, [r3, #0]
}
 8007044:	4618      	mov	r0, r3
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	20000008 	.word	0x20000008

08007054 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007058:	f7ff fff0 	bl	800703c <HAL_RCC_GetHCLKFreq>
 800705c:	4601      	mov	r1, r0
 800705e:	4b06      	ldr	r3, [pc, #24]	; (8007078 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	0a1b      	lsrs	r3, r3, #8
 8007064:	f003 0307 	and.w	r3, r3, #7
 8007068:	4a04      	ldr	r2, [pc, #16]	; (800707c <HAL_RCC_GetPCLK1Freq+0x28>)
 800706a:	5cd3      	ldrb	r3, [r2, r3]
 800706c:	f003 031f 	and.w	r3, r3, #31
 8007070:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007074:	4618      	mov	r0, r3
 8007076:	bd80      	pop	{r7, pc}
 8007078:	40021000 	.word	0x40021000
 800707c:	0800b728 	.word	0x0800b728

08007080 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007084:	f7ff ffda 	bl	800703c <HAL_RCC_GetHCLKFreq>
 8007088:	4601      	mov	r1, r0
 800708a:	4b06      	ldr	r3, [pc, #24]	; (80070a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	0adb      	lsrs	r3, r3, #11
 8007090:	f003 0307 	and.w	r3, r3, #7
 8007094:	4a04      	ldr	r2, [pc, #16]	; (80070a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007096:	5cd3      	ldrb	r3, [r2, r3]
 8007098:	f003 031f 	and.w	r3, r3, #31
 800709c:	fa21 f303 	lsr.w	r3, r1, r3
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	40021000 	.word	0x40021000
 80070a8:	0800b728 	.word	0x0800b728

080070ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80070b4:	2300      	movs	r3, #0
 80070b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80070b8:	4b2a      	ldr	r3, [pc, #168]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d003      	beq.n	80070cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80070c4:	f7ff fa3a 	bl	800653c <HAL_PWREx_GetVoltageRange>
 80070c8:	6178      	str	r0, [r7, #20]
 80070ca:	e014      	b.n	80070f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80070cc:	4b25      	ldr	r3, [pc, #148]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070d0:	4a24      	ldr	r2, [pc, #144]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070d6:	6593      	str	r3, [r2, #88]	; 0x58
 80070d8:	4b22      	ldr	r3, [pc, #136]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070e0:	60fb      	str	r3, [r7, #12]
 80070e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80070e4:	f7ff fa2a 	bl	800653c <HAL_PWREx_GetVoltageRange>
 80070e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80070ea:	4b1e      	ldr	r3, [pc, #120]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070ee:	4a1d      	ldr	r2, [pc, #116]	; (8007164 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80070f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80070f4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070fc:	d10b      	bne.n	8007116 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2b80      	cmp	r3, #128	; 0x80
 8007102:	d919      	bls.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2ba0      	cmp	r3, #160	; 0xa0
 8007108:	d902      	bls.n	8007110 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800710a:	2302      	movs	r3, #2
 800710c:	613b      	str	r3, [r7, #16]
 800710e:	e013      	b.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007110:	2301      	movs	r3, #1
 8007112:	613b      	str	r3, [r7, #16]
 8007114:	e010      	b.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2b80      	cmp	r3, #128	; 0x80
 800711a:	d902      	bls.n	8007122 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800711c:	2303      	movs	r3, #3
 800711e:	613b      	str	r3, [r7, #16]
 8007120:	e00a      	b.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2b80      	cmp	r3, #128	; 0x80
 8007126:	d102      	bne.n	800712e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007128:	2302      	movs	r3, #2
 800712a:	613b      	str	r3, [r7, #16]
 800712c:	e004      	b.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2b70      	cmp	r3, #112	; 0x70
 8007132:	d101      	bne.n	8007138 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007134:	2301      	movs	r3, #1
 8007136:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007138:	4b0b      	ldr	r3, [pc, #44]	; (8007168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f023 0207 	bic.w	r2, r3, #7
 8007140:	4909      	ldr	r1, [pc, #36]	; (8007168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	4313      	orrs	r3, r2
 8007146:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007148:	4b07      	ldr	r3, [pc, #28]	; (8007168 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 0307 	and.w	r3, r3, #7
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	429a      	cmp	r2, r3
 8007154:	d001      	beq.n	800715a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007156:	2301      	movs	r3, #1
 8007158:	e000      	b.n	800715c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3718      	adds	r7, #24
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}
 8007164:	40021000 	.word	0x40021000
 8007168:	40022000 	.word	0x40022000

0800716c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b086      	sub	sp, #24
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007174:	2300      	movs	r3, #0
 8007176:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007178:	2300      	movs	r3, #0
 800717a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007184:	2b00      	cmp	r3, #0
 8007186:	d03f      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800718c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007190:	d01c      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007192:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007196:	d802      	bhi.n	800719e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00e      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800719c:	e01f      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x72>
 800719e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80071a2:	d003      	beq.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x40>
 80071a4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80071a8:	d01c      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80071aa:	e018      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80071ac:	4b85      	ldr	r3, [pc, #532]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	4a84      	ldr	r2, [pc, #528]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80071b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071b6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071b8:	e015      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	3304      	adds	r3, #4
 80071be:	2100      	movs	r1, #0
 80071c0:	4618      	mov	r0, r3
 80071c2:	f000 fac9 	bl	8007758 <RCCEx_PLLSAI1_Config>
 80071c6:	4603      	mov	r3, r0
 80071c8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071ca:	e00c      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	3320      	adds	r3, #32
 80071d0:	2100      	movs	r1, #0
 80071d2:	4618      	mov	r0, r3
 80071d4:	f000 fbb0 	bl	8007938 <RCCEx_PLLSAI2_Config>
 80071d8:	4603      	mov	r3, r0
 80071da:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80071dc:	e003      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	74fb      	strb	r3, [r7, #19]
      break;
 80071e2:	e000      	b.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80071e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80071e6:	7cfb      	ldrb	r3, [r7, #19]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d10b      	bne.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071ec:	4b75      	ldr	r3, [pc, #468]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80071ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80071fa:	4972      	ldr	r1, [pc, #456]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80071fc:	4313      	orrs	r3, r2
 80071fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007202:	e001      	b.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007204:	7cfb      	ldrb	r3, [r7, #19]
 8007206:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d03f      	beq.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007218:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800721c:	d01c      	beq.n	8007258 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800721e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007222:	d802      	bhi.n	800722a <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8007224:	2b00      	cmp	r3, #0
 8007226:	d00e      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8007228:	e01f      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800722a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800722e:	d003      	beq.n	8007238 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8007230:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007234:	d01c      	beq.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8007236:	e018      	b.n	800726a <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007238:	4b62      	ldr	r3, [pc, #392]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800723a:	68db      	ldr	r3, [r3, #12]
 800723c:	4a61      	ldr	r2, [pc, #388]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800723e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007242:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007244:	e015      	b.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	3304      	adds	r3, #4
 800724a:	2100      	movs	r1, #0
 800724c:	4618      	mov	r0, r3
 800724e:	f000 fa83 	bl	8007758 <RCCEx_PLLSAI1_Config>
 8007252:	4603      	mov	r3, r0
 8007254:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007256:	e00c      	b.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	3320      	adds	r3, #32
 800725c:	2100      	movs	r1, #0
 800725e:	4618      	mov	r0, r3
 8007260:	f000 fb6a 	bl	8007938 <RCCEx_PLLSAI2_Config>
 8007264:	4603      	mov	r3, r0
 8007266:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007268:	e003      	b.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	74fb      	strb	r3, [r7, #19]
      break;
 800726e:	e000      	b.n	8007272 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007270:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007272:	7cfb      	ldrb	r3, [r7, #19]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10b      	bne.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007278:	4b52      	ldr	r3, [pc, #328]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800727a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800727e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007286:	494f      	ldr	r1, [pc, #316]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007288:	4313      	orrs	r3, r2
 800728a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800728e:	e001      	b.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007290:	7cfb      	ldrb	r3, [r7, #19]
 8007292:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 80a0 	beq.w	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072a2:	2300      	movs	r3, #0
 80072a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80072a6:	4b47      	ldr	r3, [pc, #284]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80072a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d101      	bne.n	80072b6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80072b2:	2301      	movs	r3, #1
 80072b4:	e000      	b.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80072b6:	2300      	movs	r3, #0
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00d      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072bc:	4b41      	ldr	r3, [pc, #260]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80072be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072c0:	4a40      	ldr	r2, [pc, #256]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80072c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80072c6:	6593      	str	r3, [r2, #88]	; 0x58
 80072c8:	4b3e      	ldr	r3, [pc, #248]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80072ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072d0:	60bb      	str	r3, [r7, #8]
 80072d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072d4:	2301      	movs	r3, #1
 80072d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80072d8:	4b3b      	ldr	r3, [pc, #236]	; (80073c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a3a      	ldr	r2, [pc, #232]	; (80073c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80072de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80072e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072e4:	f7fb fd74 	bl	8002dd0 <HAL_GetTick>
 80072e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80072ea:	e009      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072ec:	f7fb fd70 	bl	8002dd0 <HAL_GetTick>
 80072f0:	4602      	mov	r2, r0
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	2b02      	cmp	r3, #2
 80072f8:	d902      	bls.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	74fb      	strb	r3, [r7, #19]
        break;
 80072fe:	e005      	b.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007300:	4b31      	ldr	r3, [pc, #196]	; (80073c8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007308:	2b00      	cmp	r3, #0
 800730a:	d0ef      	beq.n	80072ec <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 800730c:	7cfb      	ldrb	r3, [r7, #19]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d15c      	bne.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007312:	4b2c      	ldr	r3, [pc, #176]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007314:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800731c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d01f      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800732a:	697a      	ldr	r2, [r7, #20]
 800732c:	429a      	cmp	r2, r3
 800732e:	d019      	beq.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007330:	4b24      	ldr	r3, [pc, #144]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007332:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800733a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800733c:	4b21      	ldr	r3, [pc, #132]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800733e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007342:	4a20      	ldr	r2, [pc, #128]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007348:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800734c:	4b1d      	ldr	r3, [pc, #116]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800734e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007352:	4a1c      	ldr	r2, [pc, #112]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007354:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007358:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800735c:	4a19      	ldr	r2, [pc, #100]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	f003 0301 	and.w	r3, r3, #1
 800736a:	2b00      	cmp	r3, #0
 800736c:	d016      	beq.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800736e:	f7fb fd2f 	bl	8002dd0 <HAL_GetTick>
 8007372:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007374:	e00b      	b.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007376:	f7fb fd2b 	bl	8002dd0 <HAL_GetTick>
 800737a:	4602      	mov	r2, r0
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	1ad3      	subs	r3, r2, r3
 8007380:	f241 3288 	movw	r2, #5000	; 0x1388
 8007384:	4293      	cmp	r3, r2
 8007386:	d902      	bls.n	800738e <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	74fb      	strb	r3, [r7, #19]
            break;
 800738c:	e006      	b.n	800739c <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800738e:	4b0d      	ldr	r3, [pc, #52]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007394:	f003 0302 	and.w	r3, r3, #2
 8007398:	2b00      	cmp	r3, #0
 800739a:	d0ec      	beq.n	8007376 <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 800739c:	7cfb      	ldrb	r3, [r7, #19]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d10c      	bne.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073a2:	4b08      	ldr	r3, [pc, #32]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80073b2:	4904      	ldr	r1, [pc, #16]	; (80073c4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80073b4:	4313      	orrs	r3, r2
 80073b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80073ba:	e009      	b.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80073bc:	7cfb      	ldrb	r3, [r7, #19]
 80073be:	74bb      	strb	r3, [r7, #18]
 80073c0:	e006      	b.n	80073d0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80073c2:	bf00      	nop
 80073c4:	40021000 	.word	0x40021000
 80073c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073cc:	7cfb      	ldrb	r3, [r7, #19]
 80073ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80073d0:	7c7b      	ldrb	r3, [r7, #17]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d105      	bne.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073d6:	4b9e      	ldr	r3, [pc, #632]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80073d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073da:	4a9d      	ldr	r2, [pc, #628]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80073dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80073e0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0301 	and.w	r3, r3, #1
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00a      	beq.n	8007404 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073ee:	4b98      	ldr	r3, [pc, #608]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80073f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073f4:	f023 0203 	bic.w	r2, r3, #3
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073fc:	4994      	ldr	r1, [pc, #592]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80073fe:	4313      	orrs	r3, r2
 8007400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f003 0302 	and.w	r3, r3, #2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d00a      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007410:	4b8f      	ldr	r3, [pc, #572]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007416:	f023 020c 	bic.w	r2, r3, #12
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800741e:	498c      	ldr	r1, [pc, #560]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007420:	4313      	orrs	r3, r2
 8007422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0304 	and.w	r3, r3, #4
 800742e:	2b00      	cmp	r3, #0
 8007430:	d00a      	beq.n	8007448 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007432:	4b87      	ldr	r3, [pc, #540]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007438:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007440:	4983      	ldr	r1, [pc, #524]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007442:	4313      	orrs	r3, r2
 8007444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f003 0308 	and.w	r3, r3, #8
 8007450:	2b00      	cmp	r3, #0
 8007452:	d00a      	beq.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007454:	4b7e      	ldr	r3, [pc, #504]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800745a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007462:	497b      	ldr	r1, [pc, #492]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007464:	4313      	orrs	r3, r2
 8007466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0310 	and.w	r3, r3, #16
 8007472:	2b00      	cmp	r3, #0
 8007474:	d00a      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007476:	4b76      	ldr	r3, [pc, #472]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800747c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007484:	4972      	ldr	r1, [pc, #456]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007486:	4313      	orrs	r3, r2
 8007488:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0320 	and.w	r3, r3, #32
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00a      	beq.n	80074ae <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007498:	4b6d      	ldr	r3, [pc, #436]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800749a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800749e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074a6:	496a      	ldr	r1, [pc, #424]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80074a8:	4313      	orrs	r3, r2
 80074aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d00a      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80074ba:	4b65      	ldr	r3, [pc, #404]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80074bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074c0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074c8:	4961      	ldr	r1, [pc, #388]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00a      	beq.n	80074f2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80074dc:	4b5c      	ldr	r3, [pc, #368]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80074de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074e2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074ea:	4959      	ldr	r1, [pc, #356]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80074ec:	4313      	orrs	r3, r2
 80074ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d00a      	beq.n	8007514 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80074fe:	4b54      	ldr	r3, [pc, #336]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007500:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007504:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800750c:	4950      	ldr	r1, [pc, #320]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800750e:	4313      	orrs	r3, r2
 8007510:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00a      	beq.n	8007536 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007520:	4b4b      	ldr	r3, [pc, #300]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007526:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800752e:	4948      	ldr	r1, [pc, #288]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007530:	4313      	orrs	r3, r2
 8007532:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800753e:	2b00      	cmp	r3, #0
 8007540:	d00a      	beq.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007542:	4b43      	ldr	r3, [pc, #268]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007548:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007550:	493f      	ldr	r1, [pc, #252]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007552:	4313      	orrs	r3, r2
 8007554:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007560:	2b00      	cmp	r3, #0
 8007562:	d028      	beq.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007564:	4b3a      	ldr	r3, [pc, #232]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007566:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800756a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007572:	4937      	ldr	r1, [pc, #220]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007574:	4313      	orrs	r3, r2
 8007576:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800757e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007582:	d106      	bne.n	8007592 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007584:	4b32      	ldr	r3, [pc, #200]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007586:	68db      	ldr	r3, [r3, #12]
 8007588:	4a31      	ldr	r2, [pc, #196]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800758a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800758e:	60d3      	str	r3, [r2, #12]
 8007590:	e011      	b.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007596:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800759a:	d10c      	bne.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	3304      	adds	r3, #4
 80075a0:	2101      	movs	r1, #1
 80075a2:	4618      	mov	r0, r3
 80075a4:	f000 f8d8 	bl	8007758 <RCCEx_PLLSAI1_Config>
 80075a8:	4603      	mov	r3, r0
 80075aa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80075ac:	7cfb      	ldrb	r3, [r7, #19]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d001      	beq.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80075b2:	7cfb      	ldrb	r3, [r7, #19]
 80075b4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d028      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80075c2:	4b23      	ldr	r3, [pc, #140]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075c8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075d0:	491f      	ldr	r1, [pc, #124]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075d2:	4313      	orrs	r3, r2
 80075d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80075e0:	d106      	bne.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075e2:	4b1b      	ldr	r3, [pc, #108]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075e4:	68db      	ldr	r3, [r3, #12]
 80075e6:	4a1a      	ldr	r2, [pc, #104]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80075e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80075ec:	60d3      	str	r3, [r2, #12]
 80075ee:	e011      	b.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80075f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80075f8:	d10c      	bne.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	3304      	adds	r3, #4
 80075fe:	2101      	movs	r1, #1
 8007600:	4618      	mov	r0, r3
 8007602:	f000 f8a9 	bl	8007758 <RCCEx_PLLSAI1_Config>
 8007606:	4603      	mov	r3, r0
 8007608:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800760a:	7cfb      	ldrb	r3, [r7, #19]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d001      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8007610:	7cfb      	ldrb	r3, [r7, #19]
 8007612:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800761c:	2b00      	cmp	r3, #0
 800761e:	d02b      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007620:	4b0b      	ldr	r3, [pc, #44]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007626:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800762e:	4908      	ldr	r1, [pc, #32]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007630:	4313      	orrs	r3, r2
 8007632:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800763a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800763e:	d109      	bne.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007640:	4b03      	ldr	r3, [pc, #12]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	4a02      	ldr	r2, [pc, #8]	; (8007650 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8007646:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800764a:	60d3      	str	r3, [r2, #12]
 800764c:	e014      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800764e:	bf00      	nop
 8007650:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007658:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800765c:	d10c      	bne.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	3304      	adds	r3, #4
 8007662:	2101      	movs	r1, #1
 8007664:	4618      	mov	r0, r3
 8007666:	f000 f877 	bl	8007758 <RCCEx_PLLSAI1_Config>
 800766a:	4603      	mov	r3, r0
 800766c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800766e:	7cfb      	ldrb	r3, [r7, #19]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d001      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8007674:	7cfb      	ldrb	r3, [r7, #19]
 8007676:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007680:	2b00      	cmp	r3, #0
 8007682:	d02f      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007684:	4b2b      	ldr	r3, [pc, #172]	; (8007734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800768a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007692:	4928      	ldr	r1, [pc, #160]	; (8007734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007694:	4313      	orrs	r3, r2
 8007696:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800769e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80076a2:	d10d      	bne.n	80076c0 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	3304      	adds	r3, #4
 80076a8:	2102      	movs	r1, #2
 80076aa:	4618      	mov	r0, r3
 80076ac:	f000 f854 	bl	8007758 <RCCEx_PLLSAI1_Config>
 80076b0:	4603      	mov	r3, r0
 80076b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80076b4:	7cfb      	ldrb	r3, [r7, #19]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d014      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80076ba:	7cfb      	ldrb	r3, [r7, #19]
 80076bc:	74bb      	strb	r3, [r7, #18]
 80076be:	e011      	b.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80076c8:	d10c      	bne.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	3320      	adds	r3, #32
 80076ce:	2102      	movs	r1, #2
 80076d0:	4618      	mov	r0, r3
 80076d2:	f000 f931 	bl	8007938 <RCCEx_PLLSAI2_Config>
 80076d6:	4603      	mov	r3, r0
 80076d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80076da:	7cfb      	ldrb	r3, [r7, #19]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d001      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80076e0:	7cfb      	ldrb	r3, [r7, #19]
 80076e2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00a      	beq.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80076f0:	4b10      	ldr	r3, [pc, #64]	; (8007734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076f6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076fe:	490d      	ldr	r1, [pc, #52]	; (8007734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007700:	4313      	orrs	r3, r2
 8007702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00b      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007712:	4b08      	ldr	r3, [pc, #32]	; (8007734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007718:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007722:	4904      	ldr	r1, [pc, #16]	; (8007734 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007724:	4313      	orrs	r3, r2
 8007726:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800772a:	7cbb      	ldrb	r3, [r7, #18]
}
 800772c:	4618      	mov	r0, r3
 800772e:	3718      	adds	r7, #24
 8007730:	46bd      	mov	sp, r7
 8007732:	bd80      	pop	{r7, pc}
 8007734:	40021000 	.word	0x40021000

08007738 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007738:	b480      	push	{r7}
 800773a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800773c:	4b05      	ldr	r3, [pc, #20]	; (8007754 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a04      	ldr	r2, [pc, #16]	; (8007754 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007742:	f043 0304 	orr.w	r3, r3, #4
 8007746:	6013      	str	r3, [r2, #0]
}
 8007748:	bf00      	nop
 800774a:	46bd      	mov	sp, r7
 800774c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007750:	4770      	bx	lr
 8007752:	bf00      	nop
 8007754:	40021000 	.word	0x40021000

08007758 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
 8007760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007762:	2300      	movs	r3, #0
 8007764:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007766:	4b73      	ldr	r3, [pc, #460]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007768:	68db      	ldr	r3, [r3, #12]
 800776a:	f003 0303 	and.w	r3, r3, #3
 800776e:	2b00      	cmp	r3, #0
 8007770:	d018      	beq.n	80077a4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007772:	4b70      	ldr	r3, [pc, #448]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007774:	68db      	ldr	r3, [r3, #12]
 8007776:	f003 0203 	and.w	r2, r3, #3
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	429a      	cmp	r2, r3
 8007780:	d10d      	bne.n	800779e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
       ||
 8007786:	2b00      	cmp	r3, #0
 8007788:	d009      	beq.n	800779e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800778a:	4b6a      	ldr	r3, [pc, #424]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	091b      	lsrs	r3, r3, #4
 8007790:	f003 0307 	and.w	r3, r3, #7
 8007794:	1c5a      	adds	r2, r3, #1
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	685b      	ldr	r3, [r3, #4]
       ||
 800779a:	429a      	cmp	r2, r3
 800779c:	d044      	beq.n	8007828 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	73fb      	strb	r3, [r7, #15]
 80077a2:	e041      	b.n	8007828 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	2b02      	cmp	r3, #2
 80077aa:	d00c      	beq.n	80077c6 <RCCEx_PLLSAI1_Config+0x6e>
 80077ac:	2b03      	cmp	r3, #3
 80077ae:	d013      	beq.n	80077d8 <RCCEx_PLLSAI1_Config+0x80>
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d120      	bne.n	80077f6 <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80077b4:	4b5f      	ldr	r3, [pc, #380]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0302 	and.w	r3, r3, #2
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d11d      	bne.n	80077fc <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077c4:	e01a      	b.n	80077fc <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80077c6:	4b5b      	ldr	r3, [pc, #364]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d116      	bne.n	8007800 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80077d6:	e013      	b.n	8007800 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80077d8:	4b56      	ldr	r3, [pc, #344]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d10f      	bne.n	8007804 <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80077e4:	4b53      	ldr	r3, [pc, #332]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d109      	bne.n	8007804 <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80077f4:	e006      	b.n	8007804 <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	73fb      	strb	r3, [r7, #15]
      break;
 80077fa:	e004      	b.n	8007806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 80077fc:	bf00      	nop
 80077fe:	e002      	b.n	8007806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007800:	bf00      	nop
 8007802:	e000      	b.n	8007806 <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007804:	bf00      	nop
    }

    if(status == HAL_OK)
 8007806:	7bfb      	ldrb	r3, [r7, #15]
 8007808:	2b00      	cmp	r3, #0
 800780a:	d10d      	bne.n	8007828 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800780c:	4b49      	ldr	r3, [pc, #292]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6819      	ldr	r1, [r3, #0]
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	685b      	ldr	r3, [r3, #4]
 800781c:	3b01      	subs	r3, #1
 800781e:	011b      	lsls	r3, r3, #4
 8007820:	430b      	orrs	r3, r1
 8007822:	4944      	ldr	r1, [pc, #272]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007824:	4313      	orrs	r3, r2
 8007826:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007828:	7bfb      	ldrb	r3, [r7, #15]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d17d      	bne.n	800792a <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800782e:	4b41      	ldr	r3, [pc, #260]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a40      	ldr	r2, [pc, #256]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007834:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007838:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800783a:	f7fb fac9 	bl	8002dd0 <HAL_GetTick>
 800783e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007840:	e009      	b.n	8007856 <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007842:	f7fb fac5 	bl	8002dd0 <HAL_GetTick>
 8007846:	4602      	mov	r2, r0
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	1ad3      	subs	r3, r2, r3
 800784c:	2b02      	cmp	r3, #2
 800784e:	d902      	bls.n	8007856 <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	73fb      	strb	r3, [r7, #15]
        break;
 8007854:	e005      	b.n	8007862 <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007856:	4b37      	ldr	r3, [pc, #220]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d1ef      	bne.n	8007842 <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8007862:	7bfb      	ldrb	r3, [r7, #15]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d160      	bne.n	800792a <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d111      	bne.n	8007892 <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800786e:	4b31      	ldr	r3, [pc, #196]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	6892      	ldr	r2, [r2, #8]
 800787e:	0211      	lsls	r1, r2, #8
 8007880:	687a      	ldr	r2, [r7, #4]
 8007882:	68d2      	ldr	r2, [r2, #12]
 8007884:	0912      	lsrs	r2, r2, #4
 8007886:	0452      	lsls	r2, r2, #17
 8007888:	430a      	orrs	r2, r1
 800788a:	492a      	ldr	r1, [pc, #168]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800788c:	4313      	orrs	r3, r2
 800788e:	610b      	str	r3, [r1, #16]
 8007890:	e027      	b.n	80078e2 <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d112      	bne.n	80078be <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007898:	4b26      	ldr	r3, [pc, #152]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800789a:	691b      	ldr	r3, [r3, #16]
 800789c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80078a0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80078a4:	687a      	ldr	r2, [r7, #4]
 80078a6:	6892      	ldr	r2, [r2, #8]
 80078a8:	0211      	lsls	r1, r2, #8
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	6912      	ldr	r2, [r2, #16]
 80078ae:	0852      	lsrs	r2, r2, #1
 80078b0:	3a01      	subs	r2, #1
 80078b2:	0552      	lsls	r2, r2, #21
 80078b4:	430a      	orrs	r2, r1
 80078b6:	491f      	ldr	r1, [pc, #124]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80078b8:	4313      	orrs	r3, r2
 80078ba:	610b      	str	r3, [r1, #16]
 80078bc:	e011      	b.n	80078e2 <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80078be:	4b1d      	ldr	r3, [pc, #116]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80078c6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	6892      	ldr	r2, [r2, #8]
 80078ce:	0211      	lsls	r1, r2, #8
 80078d0:	687a      	ldr	r2, [r7, #4]
 80078d2:	6952      	ldr	r2, [r2, #20]
 80078d4:	0852      	lsrs	r2, r2, #1
 80078d6:	3a01      	subs	r2, #1
 80078d8:	0652      	lsls	r2, r2, #25
 80078da:	430a      	orrs	r2, r1
 80078dc:	4915      	ldr	r1, [pc, #84]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80078de:	4313      	orrs	r3, r2
 80078e0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80078e2:	4b14      	ldr	r3, [pc, #80]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a13      	ldr	r2, [pc, #76]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 80078e8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80078ec:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80078ee:	f7fb fa6f 	bl	8002dd0 <HAL_GetTick>
 80078f2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80078f4:	e009      	b.n	800790a <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80078f6:	f7fb fa6b 	bl	8002dd0 <HAL_GetTick>
 80078fa:	4602      	mov	r2, r0
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	1ad3      	subs	r3, r2, r3
 8007900:	2b02      	cmp	r3, #2
 8007902:	d902      	bls.n	800790a <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8007904:	2303      	movs	r3, #3
 8007906:	73fb      	strb	r3, [r7, #15]
          break;
 8007908:	e005      	b.n	8007916 <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800790a:	4b0a      	ldr	r3, [pc, #40]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007912:	2b00      	cmp	r3, #0
 8007914:	d0ef      	beq.n	80078f6 <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8007916:	7bfb      	ldrb	r3, [r7, #15]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d106      	bne.n	800792a <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800791c:	4b05      	ldr	r3, [pc, #20]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800791e:	691a      	ldr	r2, [r3, #16]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	4903      	ldr	r1, [pc, #12]	; (8007934 <RCCEx_PLLSAI1_Config+0x1dc>)
 8007926:	4313      	orrs	r3, r2
 8007928:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800792a:	7bfb      	ldrb	r3, [r7, #15]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	40021000 	.word	0x40021000

08007938 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007942:	2300      	movs	r3, #0
 8007944:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007946:	4b68      	ldr	r3, [pc, #416]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	f003 0303 	and.w	r3, r3, #3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d018      	beq.n	8007984 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007952:	4b65      	ldr	r3, [pc, #404]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	f003 0203 	and.w	r2, r3, #3
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	429a      	cmp	r2, r3
 8007960:	d10d      	bne.n	800797e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
       ||
 8007966:	2b00      	cmp	r3, #0
 8007968:	d009      	beq.n	800797e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800796a:	4b5f      	ldr	r3, [pc, #380]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	091b      	lsrs	r3, r3, #4
 8007970:	f003 0307 	and.w	r3, r3, #7
 8007974:	1c5a      	adds	r2, r3, #1
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	685b      	ldr	r3, [r3, #4]
       ||
 800797a:	429a      	cmp	r2, r3
 800797c:	d044      	beq.n	8007a08 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	73fb      	strb	r3, [r7, #15]
 8007982:	e041      	b.n	8007a08 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2b02      	cmp	r3, #2
 800798a:	d00c      	beq.n	80079a6 <RCCEx_PLLSAI2_Config+0x6e>
 800798c:	2b03      	cmp	r3, #3
 800798e:	d013      	beq.n	80079b8 <RCCEx_PLLSAI2_Config+0x80>
 8007990:	2b01      	cmp	r3, #1
 8007992:	d120      	bne.n	80079d6 <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007994:	4b54      	ldr	r3, [pc, #336]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f003 0302 	and.w	r3, r3, #2
 800799c:	2b00      	cmp	r3, #0
 800799e:	d11d      	bne.n	80079dc <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80079a4:	e01a      	b.n	80079dc <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80079a6:	4b50      	ldr	r3, [pc, #320]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d116      	bne.n	80079e0 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 80079b2:	2301      	movs	r3, #1
 80079b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80079b6:	e013      	b.n	80079e0 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80079b8:	4b4b      	ldr	r3, [pc, #300]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d10f      	bne.n	80079e4 <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80079c4:	4b48      	ldr	r3, [pc, #288]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d109      	bne.n	80079e4 <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 80079d0:	2301      	movs	r3, #1
 80079d2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80079d4:	e006      	b.n	80079e4 <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	73fb      	strb	r3, [r7, #15]
      break;
 80079da:	e004      	b.n	80079e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80079dc:	bf00      	nop
 80079de:	e002      	b.n	80079e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80079e0:	bf00      	nop
 80079e2:	e000      	b.n	80079e6 <RCCEx_PLLSAI2_Config+0xae>
      break;
 80079e4:	bf00      	nop
    }

    if(status == HAL_OK)
 80079e6:	7bfb      	ldrb	r3, [r7, #15]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d10d      	bne.n	8007a08 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80079ec:	4b3e      	ldr	r3, [pc, #248]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6819      	ldr	r1, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	3b01      	subs	r3, #1
 80079fe:	011b      	lsls	r3, r3, #4
 8007a00:	430b      	orrs	r3, r1
 8007a02:	4939      	ldr	r1, [pc, #228]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a04:	4313      	orrs	r3, r2
 8007a06:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007a08:	7bfb      	ldrb	r3, [r7, #15]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d167      	bne.n	8007ade <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007a0e:	4b36      	ldr	r3, [pc, #216]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a35      	ldr	r2, [pc, #212]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a18:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a1a:	f7fb f9d9 	bl	8002dd0 <HAL_GetTick>
 8007a1e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007a20:	e009      	b.n	8007a36 <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007a22:	f7fb f9d5 	bl	8002dd0 <HAL_GetTick>
 8007a26:	4602      	mov	r2, r0
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	1ad3      	subs	r3, r2, r3
 8007a2c:	2b02      	cmp	r3, #2
 8007a2e:	d902      	bls.n	8007a36 <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8007a30:	2303      	movs	r3, #3
 8007a32:	73fb      	strb	r3, [r7, #15]
        break;
 8007a34:	e005      	b.n	8007a42 <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007a36:	4b2c      	ldr	r3, [pc, #176]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d1ef      	bne.n	8007a22 <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d14a      	bne.n	8007ade <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d111      	bne.n	8007a72 <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a4e:	4b26      	ldr	r3, [pc, #152]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a50:	695b      	ldr	r3, [r3, #20]
 8007a52:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007a56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	6892      	ldr	r2, [r2, #8]
 8007a5e:	0211      	lsls	r1, r2, #8
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	68d2      	ldr	r2, [r2, #12]
 8007a64:	0912      	lsrs	r2, r2, #4
 8007a66:	0452      	lsls	r2, r2, #17
 8007a68:	430a      	orrs	r2, r1
 8007a6a:	491f      	ldr	r1, [pc, #124]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	614b      	str	r3, [r1, #20]
 8007a70:	e011      	b.n	8007a96 <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007a72:	4b1d      	ldr	r3, [pc, #116]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a74:	695b      	ldr	r3, [r3, #20]
 8007a76:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007a7a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	6892      	ldr	r2, [r2, #8]
 8007a82:	0211      	lsls	r1, r2, #8
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	6912      	ldr	r2, [r2, #16]
 8007a88:	0852      	lsrs	r2, r2, #1
 8007a8a:	3a01      	subs	r2, #1
 8007a8c:	0652      	lsls	r2, r2, #25
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	4915      	ldr	r1, [pc, #84]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a92:	4313      	orrs	r3, r2
 8007a94:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007a96:	4b14      	ldr	r3, [pc, #80]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a13      	ldr	r2, [pc, #76]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007a9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007aa0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007aa2:	f7fb f995 	bl	8002dd0 <HAL_GetTick>
 8007aa6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007aa8:	e009      	b.n	8007abe <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007aaa:	f7fb f991 	bl	8002dd0 <HAL_GetTick>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	1ad3      	subs	r3, r2, r3
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	d902      	bls.n	8007abe <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8007ab8:	2303      	movs	r3, #3
 8007aba:	73fb      	strb	r3, [r7, #15]
          break;
 8007abc:	e005      	b.n	8007aca <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007abe:	4b0a      	ldr	r3, [pc, #40]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d0ef      	beq.n	8007aaa <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8007aca:	7bfb      	ldrb	r3, [r7, #15]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d106      	bne.n	8007ade <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007ad0:	4b05      	ldr	r3, [pc, #20]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007ad2:	695a      	ldr	r2, [r3, #20]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	695b      	ldr	r3, [r3, #20]
 8007ad8:	4903      	ldr	r1, [pc, #12]	; (8007ae8 <RCCEx_PLLSAI2_Config+0x1b0>)
 8007ada:	4313      	orrs	r3, r2
 8007adc:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007ade:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3710      	adds	r7, #16
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}
 8007ae8:	40021000 	.word	0x40021000

08007aec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b082      	sub	sp, #8
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d101      	bne.n	8007afe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e01d      	b.n	8007b3a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d106      	bne.n	8007b18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7fa fa1a 	bl	8001f4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2202      	movs	r2, #2
 8007b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681a      	ldr	r2, [r3, #0]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	3304      	adds	r3, #4
 8007b28:	4619      	mov	r1, r3
 8007b2a:	4610      	mov	r0, r2
 8007b2c:	f000 f834 	bl	8007b98 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3708      	adds	r7, #8
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
	...

08007b44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68da      	ldr	r2, [r3, #12]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0201 	orr.w	r2, r2, #1
 8007b5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	689a      	ldr	r2, [r3, #8]
 8007b62:	4b0c      	ldr	r3, [pc, #48]	; (8007b94 <HAL_TIM_Base_Start_IT+0x50>)
 8007b64:	4013      	ands	r3, r2
 8007b66:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2b06      	cmp	r3, #6
 8007b6c:	d00b      	beq.n	8007b86 <HAL_TIM_Base_Start_IT+0x42>
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007b74:	d007      	beq.n	8007b86 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	681a      	ldr	r2, [r3, #0]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f042 0201 	orr.w	r2, r2, #1
 8007b84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b86:	2300      	movs	r3, #0
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b92:	4770      	bx	lr
 8007b94:	00010007 	.word	0x00010007

08007b98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b085      	sub	sp, #20
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
 8007ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	4a40      	ldr	r2, [pc, #256]	; (8007cac <TIM_Base_SetConfig+0x114>)
 8007bac:	4293      	cmp	r3, r2
 8007bae:	d013      	beq.n	8007bd8 <TIM_Base_SetConfig+0x40>
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bb6:	d00f      	beq.n	8007bd8 <TIM_Base_SetConfig+0x40>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	4a3d      	ldr	r2, [pc, #244]	; (8007cb0 <TIM_Base_SetConfig+0x118>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d00b      	beq.n	8007bd8 <TIM_Base_SetConfig+0x40>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	4a3c      	ldr	r2, [pc, #240]	; (8007cb4 <TIM_Base_SetConfig+0x11c>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d007      	beq.n	8007bd8 <TIM_Base_SetConfig+0x40>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	4a3b      	ldr	r2, [pc, #236]	; (8007cb8 <TIM_Base_SetConfig+0x120>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d003      	beq.n	8007bd8 <TIM_Base_SetConfig+0x40>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	4a3a      	ldr	r2, [pc, #232]	; (8007cbc <TIM_Base_SetConfig+0x124>)
 8007bd4:	4293      	cmp	r3, r2
 8007bd6:	d108      	bne.n	8007bea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a2f      	ldr	r2, [pc, #188]	; (8007cac <TIM_Base_SetConfig+0x114>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d01f      	beq.n	8007c32 <TIM_Base_SetConfig+0x9a>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bf8:	d01b      	beq.n	8007c32 <TIM_Base_SetConfig+0x9a>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a2c      	ldr	r2, [pc, #176]	; (8007cb0 <TIM_Base_SetConfig+0x118>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d017      	beq.n	8007c32 <TIM_Base_SetConfig+0x9a>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a2b      	ldr	r2, [pc, #172]	; (8007cb4 <TIM_Base_SetConfig+0x11c>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d013      	beq.n	8007c32 <TIM_Base_SetConfig+0x9a>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a2a      	ldr	r2, [pc, #168]	; (8007cb8 <TIM_Base_SetConfig+0x120>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d00f      	beq.n	8007c32 <TIM_Base_SetConfig+0x9a>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a29      	ldr	r2, [pc, #164]	; (8007cbc <TIM_Base_SetConfig+0x124>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d00b      	beq.n	8007c32 <TIM_Base_SetConfig+0x9a>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	4a28      	ldr	r2, [pc, #160]	; (8007cc0 <TIM_Base_SetConfig+0x128>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d007      	beq.n	8007c32 <TIM_Base_SetConfig+0x9a>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	4a27      	ldr	r2, [pc, #156]	; (8007cc4 <TIM_Base_SetConfig+0x12c>)
 8007c26:	4293      	cmp	r3, r2
 8007c28:	d003      	beq.n	8007c32 <TIM_Base_SetConfig+0x9a>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a26      	ldr	r2, [pc, #152]	; (8007cc8 <TIM_Base_SetConfig+0x130>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d108      	bne.n	8007c44 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c38:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	68db      	ldr	r3, [r3, #12]
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	4313      	orrs	r3, r2
 8007c50:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	68fa      	ldr	r2, [r7, #12]
 8007c56:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	689a      	ldr	r2, [r3, #8]
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	4a10      	ldr	r2, [pc, #64]	; (8007cac <TIM_Base_SetConfig+0x114>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d00f      	beq.n	8007c90 <TIM_Base_SetConfig+0xf8>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	4a12      	ldr	r2, [pc, #72]	; (8007cbc <TIM_Base_SetConfig+0x124>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d00b      	beq.n	8007c90 <TIM_Base_SetConfig+0xf8>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	4a11      	ldr	r2, [pc, #68]	; (8007cc0 <TIM_Base_SetConfig+0x128>)
 8007c7c:	4293      	cmp	r3, r2
 8007c7e:	d007      	beq.n	8007c90 <TIM_Base_SetConfig+0xf8>
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	4a10      	ldr	r2, [pc, #64]	; (8007cc4 <TIM_Base_SetConfig+0x12c>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d003      	beq.n	8007c90 <TIM_Base_SetConfig+0xf8>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	4a0f      	ldr	r2, [pc, #60]	; (8007cc8 <TIM_Base_SetConfig+0x130>)
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d103      	bne.n	8007c98 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	691a      	ldr	r2, [r3, #16]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	615a      	str	r2, [r3, #20]
}
 8007c9e:	bf00      	nop
 8007ca0:	3714      	adds	r7, #20
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
 8007caa:	bf00      	nop
 8007cac:	40012c00 	.word	0x40012c00
 8007cb0:	40000400 	.word	0x40000400
 8007cb4:	40000800 	.word	0x40000800
 8007cb8:	40000c00 	.word	0x40000c00
 8007cbc:	40013400 	.word	0x40013400
 8007cc0:	40014000 	.word	0x40014000
 8007cc4:	40014400 	.word	0x40014400
 8007cc8:	40014800 	.word	0x40014800

08007ccc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b082      	sub	sp, #8
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d101      	bne.n	8007cde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cda:	2301      	movs	r3, #1
 8007cdc:	e040      	b.n	8007d60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d106      	bne.n	8007cf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f7fa f952 	bl	8001f98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2224      	movs	r2, #36	; 0x24
 8007cf8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	681a      	ldr	r2, [r3, #0]
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f022 0201 	bic.w	r2, r2, #1
 8007d08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 f8c0 	bl	8007e90 <UART_SetConfig>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b01      	cmp	r3, #1
 8007d14:	d101      	bne.n	8007d1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007d16:	2301      	movs	r3, #1
 8007d18:	e022      	b.n	8007d60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d002      	beq.n	8007d28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f000 fbfc 	bl	8008520 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	685a      	ldr	r2, [r3, #4]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	689a      	ldr	r2, [r3, #8]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	681a      	ldr	r2, [r3, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f042 0201 	orr.w	r2, r2, #1
 8007d56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d58:	6878      	ldr	r0, [r7, #4]
 8007d5a:	f000 fc83 	bl	8008664 <UART_CheckIdleState>
 8007d5e:	4603      	mov	r3, r0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3708      	adds	r7, #8
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b08a      	sub	sp, #40	; 0x28
 8007d6c:	af02      	add	r7, sp, #8
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	603b      	str	r3, [r7, #0]
 8007d74:	4613      	mov	r3, r2
 8007d76:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d7c:	2b20      	cmp	r3, #32
 8007d7e:	f040 8081 	bne.w	8007e84 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d002      	beq.n	8007d8e <HAL_UART_Transmit+0x26>
 8007d88:	88fb      	ldrh	r3, [r7, #6]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d101      	bne.n	8007d92 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e079      	b.n	8007e86 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007d98:	2b01      	cmp	r3, #1
 8007d9a:	d101      	bne.n	8007da0 <HAL_UART_Transmit+0x38>
 8007d9c:	2302      	movs	r3, #2
 8007d9e:	e072      	b.n	8007e86 <HAL_UART_Transmit+0x11e>
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2201      	movs	r2, #1
 8007da4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2221      	movs	r2, #33	; 0x21
 8007db2:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007db4:	f7fb f80c 	bl	8002dd0 <HAL_GetTick>
 8007db8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	88fa      	ldrh	r2, [r7, #6]
 8007dbe:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	88fa      	ldrh	r2, [r7, #6]
 8007dc6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd2:	d108      	bne.n	8007de6 <HAL_UART_Transmit+0x7e>
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	691b      	ldr	r3, [r3, #16]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d104      	bne.n	8007de6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	61bb      	str	r3, [r7, #24]
 8007de4:	e003      	b.n	8007dee <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007de6:	68bb      	ldr	r3, [r7, #8]
 8007de8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007dea:	2300      	movs	r3, #0
 8007dec:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007dee:	e02d      	b.n	8007e4c <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	2200      	movs	r2, #0
 8007df8:	2180      	movs	r1, #128	; 0x80
 8007dfa:	68f8      	ldr	r0, [r7, #12]
 8007dfc:	f000 fc77 	bl	80086ee <UART_WaitOnFlagUntilTimeout>
 8007e00:	4603      	mov	r3, r0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d001      	beq.n	8007e0a <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8007e06:	2303      	movs	r3, #3
 8007e08:	e03d      	b.n	8007e86 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007e0a:	69fb      	ldr	r3, [r7, #28]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d10b      	bne.n	8007e28 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	881a      	ldrh	r2, [r3, #0]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e1c:	b292      	uxth	r2, r2
 8007e1e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007e20:	69bb      	ldr	r3, [r7, #24]
 8007e22:	3302      	adds	r3, #2
 8007e24:	61bb      	str	r3, [r7, #24]
 8007e26:	e008      	b.n	8007e3a <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	781a      	ldrb	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	b292      	uxth	r2, r2
 8007e32:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	3301      	adds	r3, #1
 8007e38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e40:	b29b      	uxth	r3, r3
 8007e42:	3b01      	subs	r3, #1
 8007e44:	b29a      	uxth	r2, r3
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007e52:	b29b      	uxth	r3, r3
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d1cb      	bne.n	8007df0 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	2200      	movs	r2, #0
 8007e60:	2140      	movs	r1, #64	; 0x40
 8007e62:	68f8      	ldr	r0, [r7, #12]
 8007e64:	f000 fc43 	bl	80086ee <UART_WaitOnFlagUntilTimeout>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d001      	beq.n	8007e72 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8007e6e:	2303      	movs	r3, #3
 8007e70:	e009      	b.n	8007e86 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	2220      	movs	r2, #32
 8007e76:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	e000      	b.n	8007e86 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007e84:	2302      	movs	r3, #2
  }
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	3720      	adds	r7, #32
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}
	...

08007e90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e90:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007e94:	b088      	sub	sp, #32
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	689a      	ldr	r2, [r3, #8]
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	691b      	ldr	r3, [r3, #16]
 8007eae:	431a      	orrs	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	695b      	ldr	r3, [r3, #20]
 8007eb4:	431a      	orrs	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	69db      	ldr	r3, [r3, #28]
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	681a      	ldr	r2, [r3, #0]
 8007ec4:	4bac      	ldr	r3, [pc, #688]	; (8008178 <UART_SetConfig+0x2e8>)
 8007ec6:	4013      	ands	r3, r2
 8007ec8:	687a      	ldr	r2, [r7, #4]
 8007eca:	6812      	ldr	r2, [r2, #0]
 8007ecc:	69f9      	ldr	r1, [r7, #28]
 8007ece:	430b      	orrs	r3, r1
 8007ed0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	68da      	ldr	r2, [r3, #12]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	430a      	orrs	r2, r1
 8007ee6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	699b      	ldr	r3, [r3, #24]
 8007eec:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4aa2      	ldr	r2, [pc, #648]	; (800817c <UART_SetConfig+0x2ec>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d004      	beq.n	8007f02 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6a1b      	ldr	r3, [r3, #32]
 8007efc:	69fa      	ldr	r2, [r7, #28]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	69fa      	ldr	r2, [r7, #28]
 8007f12:	430a      	orrs	r2, r1
 8007f14:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a99      	ldr	r2, [pc, #612]	; (8008180 <UART_SetConfig+0x2f0>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d121      	bne.n	8007f64 <UART_SetConfig+0xd4>
 8007f20:	4b98      	ldr	r3, [pc, #608]	; (8008184 <UART_SetConfig+0x2f4>)
 8007f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f26:	f003 0303 	and.w	r3, r3, #3
 8007f2a:	2b03      	cmp	r3, #3
 8007f2c:	d816      	bhi.n	8007f5c <UART_SetConfig+0xcc>
 8007f2e:	a201      	add	r2, pc, #4	; (adr r2, 8007f34 <UART_SetConfig+0xa4>)
 8007f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f34:	08007f45 	.word	0x08007f45
 8007f38:	08007f51 	.word	0x08007f51
 8007f3c:	08007f4b 	.word	0x08007f4b
 8007f40:	08007f57 	.word	0x08007f57
 8007f44:	2301      	movs	r3, #1
 8007f46:	76fb      	strb	r3, [r7, #27]
 8007f48:	e0e8      	b.n	800811c <UART_SetConfig+0x28c>
 8007f4a:	2302      	movs	r3, #2
 8007f4c:	76fb      	strb	r3, [r7, #27]
 8007f4e:	e0e5      	b.n	800811c <UART_SetConfig+0x28c>
 8007f50:	2304      	movs	r3, #4
 8007f52:	76fb      	strb	r3, [r7, #27]
 8007f54:	e0e2      	b.n	800811c <UART_SetConfig+0x28c>
 8007f56:	2308      	movs	r3, #8
 8007f58:	76fb      	strb	r3, [r7, #27]
 8007f5a:	e0df      	b.n	800811c <UART_SetConfig+0x28c>
 8007f5c:	2310      	movs	r3, #16
 8007f5e:	76fb      	strb	r3, [r7, #27]
 8007f60:	bf00      	nop
 8007f62:	e0db      	b.n	800811c <UART_SetConfig+0x28c>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a87      	ldr	r2, [pc, #540]	; (8008188 <UART_SetConfig+0x2f8>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d134      	bne.n	8007fd8 <UART_SetConfig+0x148>
 8007f6e:	4b85      	ldr	r3, [pc, #532]	; (8008184 <UART_SetConfig+0x2f4>)
 8007f70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f74:	f003 030c 	and.w	r3, r3, #12
 8007f78:	2b0c      	cmp	r3, #12
 8007f7a:	d829      	bhi.n	8007fd0 <UART_SetConfig+0x140>
 8007f7c:	a201      	add	r2, pc, #4	; (adr r2, 8007f84 <UART_SetConfig+0xf4>)
 8007f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f82:	bf00      	nop
 8007f84:	08007fb9 	.word	0x08007fb9
 8007f88:	08007fd1 	.word	0x08007fd1
 8007f8c:	08007fd1 	.word	0x08007fd1
 8007f90:	08007fd1 	.word	0x08007fd1
 8007f94:	08007fc5 	.word	0x08007fc5
 8007f98:	08007fd1 	.word	0x08007fd1
 8007f9c:	08007fd1 	.word	0x08007fd1
 8007fa0:	08007fd1 	.word	0x08007fd1
 8007fa4:	08007fbf 	.word	0x08007fbf
 8007fa8:	08007fd1 	.word	0x08007fd1
 8007fac:	08007fd1 	.word	0x08007fd1
 8007fb0:	08007fd1 	.word	0x08007fd1
 8007fb4:	08007fcb 	.word	0x08007fcb
 8007fb8:	2300      	movs	r3, #0
 8007fba:	76fb      	strb	r3, [r7, #27]
 8007fbc:	e0ae      	b.n	800811c <UART_SetConfig+0x28c>
 8007fbe:	2302      	movs	r3, #2
 8007fc0:	76fb      	strb	r3, [r7, #27]
 8007fc2:	e0ab      	b.n	800811c <UART_SetConfig+0x28c>
 8007fc4:	2304      	movs	r3, #4
 8007fc6:	76fb      	strb	r3, [r7, #27]
 8007fc8:	e0a8      	b.n	800811c <UART_SetConfig+0x28c>
 8007fca:	2308      	movs	r3, #8
 8007fcc:	76fb      	strb	r3, [r7, #27]
 8007fce:	e0a5      	b.n	800811c <UART_SetConfig+0x28c>
 8007fd0:	2310      	movs	r3, #16
 8007fd2:	76fb      	strb	r3, [r7, #27]
 8007fd4:	bf00      	nop
 8007fd6:	e0a1      	b.n	800811c <UART_SetConfig+0x28c>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a6b      	ldr	r2, [pc, #428]	; (800818c <UART_SetConfig+0x2fc>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d120      	bne.n	8008024 <UART_SetConfig+0x194>
 8007fe2:	4b68      	ldr	r3, [pc, #416]	; (8008184 <UART_SetConfig+0x2f4>)
 8007fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fe8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007fec:	2b10      	cmp	r3, #16
 8007fee:	d00f      	beq.n	8008010 <UART_SetConfig+0x180>
 8007ff0:	2b10      	cmp	r3, #16
 8007ff2:	d802      	bhi.n	8007ffa <UART_SetConfig+0x16a>
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d005      	beq.n	8008004 <UART_SetConfig+0x174>
 8007ff8:	e010      	b.n	800801c <UART_SetConfig+0x18c>
 8007ffa:	2b20      	cmp	r3, #32
 8007ffc:	d005      	beq.n	800800a <UART_SetConfig+0x17a>
 8007ffe:	2b30      	cmp	r3, #48	; 0x30
 8008000:	d009      	beq.n	8008016 <UART_SetConfig+0x186>
 8008002:	e00b      	b.n	800801c <UART_SetConfig+0x18c>
 8008004:	2300      	movs	r3, #0
 8008006:	76fb      	strb	r3, [r7, #27]
 8008008:	e088      	b.n	800811c <UART_SetConfig+0x28c>
 800800a:	2302      	movs	r3, #2
 800800c:	76fb      	strb	r3, [r7, #27]
 800800e:	e085      	b.n	800811c <UART_SetConfig+0x28c>
 8008010:	2304      	movs	r3, #4
 8008012:	76fb      	strb	r3, [r7, #27]
 8008014:	e082      	b.n	800811c <UART_SetConfig+0x28c>
 8008016:	2308      	movs	r3, #8
 8008018:	76fb      	strb	r3, [r7, #27]
 800801a:	e07f      	b.n	800811c <UART_SetConfig+0x28c>
 800801c:	2310      	movs	r3, #16
 800801e:	76fb      	strb	r3, [r7, #27]
 8008020:	bf00      	nop
 8008022:	e07b      	b.n	800811c <UART_SetConfig+0x28c>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a59      	ldr	r2, [pc, #356]	; (8008190 <UART_SetConfig+0x300>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d120      	bne.n	8008070 <UART_SetConfig+0x1e0>
 800802e:	4b55      	ldr	r3, [pc, #340]	; (8008184 <UART_SetConfig+0x2f4>)
 8008030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008034:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008038:	2b40      	cmp	r3, #64	; 0x40
 800803a:	d00f      	beq.n	800805c <UART_SetConfig+0x1cc>
 800803c:	2b40      	cmp	r3, #64	; 0x40
 800803e:	d802      	bhi.n	8008046 <UART_SetConfig+0x1b6>
 8008040:	2b00      	cmp	r3, #0
 8008042:	d005      	beq.n	8008050 <UART_SetConfig+0x1c0>
 8008044:	e010      	b.n	8008068 <UART_SetConfig+0x1d8>
 8008046:	2b80      	cmp	r3, #128	; 0x80
 8008048:	d005      	beq.n	8008056 <UART_SetConfig+0x1c6>
 800804a:	2bc0      	cmp	r3, #192	; 0xc0
 800804c:	d009      	beq.n	8008062 <UART_SetConfig+0x1d2>
 800804e:	e00b      	b.n	8008068 <UART_SetConfig+0x1d8>
 8008050:	2300      	movs	r3, #0
 8008052:	76fb      	strb	r3, [r7, #27]
 8008054:	e062      	b.n	800811c <UART_SetConfig+0x28c>
 8008056:	2302      	movs	r3, #2
 8008058:	76fb      	strb	r3, [r7, #27]
 800805a:	e05f      	b.n	800811c <UART_SetConfig+0x28c>
 800805c:	2304      	movs	r3, #4
 800805e:	76fb      	strb	r3, [r7, #27]
 8008060:	e05c      	b.n	800811c <UART_SetConfig+0x28c>
 8008062:	2308      	movs	r3, #8
 8008064:	76fb      	strb	r3, [r7, #27]
 8008066:	e059      	b.n	800811c <UART_SetConfig+0x28c>
 8008068:	2310      	movs	r3, #16
 800806a:	76fb      	strb	r3, [r7, #27]
 800806c:	bf00      	nop
 800806e:	e055      	b.n	800811c <UART_SetConfig+0x28c>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a47      	ldr	r2, [pc, #284]	; (8008194 <UART_SetConfig+0x304>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d124      	bne.n	80080c4 <UART_SetConfig+0x234>
 800807a:	4b42      	ldr	r3, [pc, #264]	; (8008184 <UART_SetConfig+0x2f4>)
 800807c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008080:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008084:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008088:	d012      	beq.n	80080b0 <UART_SetConfig+0x220>
 800808a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800808e:	d802      	bhi.n	8008096 <UART_SetConfig+0x206>
 8008090:	2b00      	cmp	r3, #0
 8008092:	d007      	beq.n	80080a4 <UART_SetConfig+0x214>
 8008094:	e012      	b.n	80080bc <UART_SetConfig+0x22c>
 8008096:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800809a:	d006      	beq.n	80080aa <UART_SetConfig+0x21a>
 800809c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80080a0:	d009      	beq.n	80080b6 <UART_SetConfig+0x226>
 80080a2:	e00b      	b.n	80080bc <UART_SetConfig+0x22c>
 80080a4:	2300      	movs	r3, #0
 80080a6:	76fb      	strb	r3, [r7, #27]
 80080a8:	e038      	b.n	800811c <UART_SetConfig+0x28c>
 80080aa:	2302      	movs	r3, #2
 80080ac:	76fb      	strb	r3, [r7, #27]
 80080ae:	e035      	b.n	800811c <UART_SetConfig+0x28c>
 80080b0:	2304      	movs	r3, #4
 80080b2:	76fb      	strb	r3, [r7, #27]
 80080b4:	e032      	b.n	800811c <UART_SetConfig+0x28c>
 80080b6:	2308      	movs	r3, #8
 80080b8:	76fb      	strb	r3, [r7, #27]
 80080ba:	e02f      	b.n	800811c <UART_SetConfig+0x28c>
 80080bc:	2310      	movs	r3, #16
 80080be:	76fb      	strb	r3, [r7, #27]
 80080c0:	bf00      	nop
 80080c2:	e02b      	b.n	800811c <UART_SetConfig+0x28c>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a2c      	ldr	r2, [pc, #176]	; (800817c <UART_SetConfig+0x2ec>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d124      	bne.n	8008118 <UART_SetConfig+0x288>
 80080ce:	4b2d      	ldr	r3, [pc, #180]	; (8008184 <UART_SetConfig+0x2f4>)
 80080d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80080d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080dc:	d012      	beq.n	8008104 <UART_SetConfig+0x274>
 80080de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080e2:	d802      	bhi.n	80080ea <UART_SetConfig+0x25a>
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d007      	beq.n	80080f8 <UART_SetConfig+0x268>
 80080e8:	e012      	b.n	8008110 <UART_SetConfig+0x280>
 80080ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080ee:	d006      	beq.n	80080fe <UART_SetConfig+0x26e>
 80080f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80080f4:	d009      	beq.n	800810a <UART_SetConfig+0x27a>
 80080f6:	e00b      	b.n	8008110 <UART_SetConfig+0x280>
 80080f8:	2300      	movs	r3, #0
 80080fa:	76fb      	strb	r3, [r7, #27]
 80080fc:	e00e      	b.n	800811c <UART_SetConfig+0x28c>
 80080fe:	2302      	movs	r3, #2
 8008100:	76fb      	strb	r3, [r7, #27]
 8008102:	e00b      	b.n	800811c <UART_SetConfig+0x28c>
 8008104:	2304      	movs	r3, #4
 8008106:	76fb      	strb	r3, [r7, #27]
 8008108:	e008      	b.n	800811c <UART_SetConfig+0x28c>
 800810a:	2308      	movs	r3, #8
 800810c:	76fb      	strb	r3, [r7, #27]
 800810e:	e005      	b.n	800811c <UART_SetConfig+0x28c>
 8008110:	2310      	movs	r3, #16
 8008112:	76fb      	strb	r3, [r7, #27]
 8008114:	bf00      	nop
 8008116:	e001      	b.n	800811c <UART_SetConfig+0x28c>
 8008118:	2310      	movs	r3, #16
 800811a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a16      	ldr	r2, [pc, #88]	; (800817c <UART_SetConfig+0x2ec>)
 8008122:	4293      	cmp	r3, r2
 8008124:	f040 80fa 	bne.w	800831c <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008128:	7efb      	ldrb	r3, [r7, #27]
 800812a:	2b08      	cmp	r3, #8
 800812c:	d836      	bhi.n	800819c <UART_SetConfig+0x30c>
 800812e:	a201      	add	r2, pc, #4	; (adr r2, 8008134 <UART_SetConfig+0x2a4>)
 8008130:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008134:	08008159 	.word	0x08008159
 8008138:	0800819d 	.word	0x0800819d
 800813c:	08008161 	.word	0x08008161
 8008140:	0800819d 	.word	0x0800819d
 8008144:	08008167 	.word	0x08008167
 8008148:	0800819d 	.word	0x0800819d
 800814c:	0800819d 	.word	0x0800819d
 8008150:	0800819d 	.word	0x0800819d
 8008154:	0800816f 	.word	0x0800816f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8008158:	f7fe ff7c 	bl	8007054 <HAL_RCC_GetPCLK1Freq>
 800815c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800815e:	e020      	b.n	80081a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8008160:	4b0d      	ldr	r3, [pc, #52]	; (8008198 <UART_SetConfig+0x308>)
 8008162:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008164:	e01d      	b.n	80081a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8008166:	f7fe fedf 	bl	8006f28 <HAL_RCC_GetSysClockFreq>
 800816a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800816c:	e019      	b.n	80081a2 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800816e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008172:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008174:	e015      	b.n	80081a2 <UART_SetConfig+0x312>
 8008176:	bf00      	nop
 8008178:	efff69f3 	.word	0xefff69f3
 800817c:	40008000 	.word	0x40008000
 8008180:	40013800 	.word	0x40013800
 8008184:	40021000 	.word	0x40021000
 8008188:	40004400 	.word	0x40004400
 800818c:	40004800 	.word	0x40004800
 8008190:	40004c00 	.word	0x40004c00
 8008194:	40005000 	.word	0x40005000
 8008198:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	74fb      	strb	r3, [r7, #19]
        break;
 80081a0:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	f000 81ac 	beq.w	8008502 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685a      	ldr	r2, [r3, #4]
 80081ae:	4613      	mov	r3, r2
 80081b0:	005b      	lsls	r3, r3, #1
 80081b2:	4413      	add	r3, r2
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	429a      	cmp	r2, r3
 80081b8:	d305      	bcc.n	80081c6 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d902      	bls.n	80081cc <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 80081c6:	2301      	movs	r3, #1
 80081c8:	74fb      	strb	r3, [r7, #19]
 80081ca:	e19a      	b.n	8008502 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 80081cc:	7efb      	ldrb	r3, [r7, #27]
 80081ce:	2b08      	cmp	r3, #8
 80081d0:	f200 8091 	bhi.w	80082f6 <UART_SetConfig+0x466>
 80081d4:	a201      	add	r2, pc, #4	; (adr r2, 80081dc <UART_SetConfig+0x34c>)
 80081d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081da:	bf00      	nop
 80081dc:	08008201 	.word	0x08008201
 80081e0:	080082f7 	.word	0x080082f7
 80081e4:	0800824d 	.word	0x0800824d
 80081e8:	080082f7 	.word	0x080082f7
 80081ec:	08008281 	.word	0x08008281
 80081f0:	080082f7 	.word	0x080082f7
 80081f4:	080082f7 	.word	0x080082f7
 80081f8:	080082f7 	.word	0x080082f7
 80081fc:	080082cd 	.word	0x080082cd
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008200:	f7fe ff28 	bl	8007054 <HAL_RCC_GetPCLK1Freq>
 8008204:	4603      	mov	r3, r0
 8008206:	4619      	mov	r1, r3
 8008208:	f04f 0200 	mov.w	r2, #0
 800820c:	f04f 0300 	mov.w	r3, #0
 8008210:	f04f 0400 	mov.w	r4, #0
 8008214:	0214      	lsls	r4, r2, #8
 8008216:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800821a:	020b      	lsls	r3, r1, #8
 800821c:	687a      	ldr	r2, [r7, #4]
 800821e:	6852      	ldr	r2, [r2, #4]
 8008220:	0852      	lsrs	r2, r2, #1
 8008222:	4611      	mov	r1, r2
 8008224:	f04f 0200 	mov.w	r2, #0
 8008228:	eb13 0b01 	adds.w	fp, r3, r1
 800822c:	eb44 0c02 	adc.w	ip, r4, r2
 8008230:	4658      	mov	r0, fp
 8008232:	4661      	mov	r1, ip
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	f04f 0400 	mov.w	r4, #0
 800823c:	461a      	mov	r2, r3
 800823e:	4623      	mov	r3, r4
 8008240:	f7f8 fcae 	bl	8000ba0 <__aeabi_uldivmod>
 8008244:	4603      	mov	r3, r0
 8008246:	460c      	mov	r4, r1
 8008248:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800824a:	e057      	b.n	80082fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	085b      	lsrs	r3, r3, #1
 8008252:	f04f 0400 	mov.w	r4, #0
 8008256:	49b1      	ldr	r1, [pc, #708]	; (800851c <UART_SetConfig+0x68c>)
 8008258:	f04f 0200 	mov.w	r2, #0
 800825c:	eb13 0b01 	adds.w	fp, r3, r1
 8008260:	eb44 0c02 	adc.w	ip, r4, r2
 8008264:	4658      	mov	r0, fp
 8008266:	4661      	mov	r1, ip
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	f04f 0400 	mov.w	r4, #0
 8008270:	461a      	mov	r2, r3
 8008272:	4623      	mov	r3, r4
 8008274:	f7f8 fc94 	bl	8000ba0 <__aeabi_uldivmod>
 8008278:	4603      	mov	r3, r0
 800827a:	460c      	mov	r4, r1
 800827c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800827e:	e03d      	b.n	80082fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008280:	f7fe fe52 	bl	8006f28 <HAL_RCC_GetSysClockFreq>
 8008284:	4603      	mov	r3, r0
 8008286:	4619      	mov	r1, r3
 8008288:	f04f 0200 	mov.w	r2, #0
 800828c:	f04f 0300 	mov.w	r3, #0
 8008290:	f04f 0400 	mov.w	r4, #0
 8008294:	0214      	lsls	r4, r2, #8
 8008296:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800829a:	020b      	lsls	r3, r1, #8
 800829c:	687a      	ldr	r2, [r7, #4]
 800829e:	6852      	ldr	r2, [r2, #4]
 80082a0:	0852      	lsrs	r2, r2, #1
 80082a2:	4611      	mov	r1, r2
 80082a4:	f04f 0200 	mov.w	r2, #0
 80082a8:	eb13 0b01 	adds.w	fp, r3, r1
 80082ac:	eb44 0c02 	adc.w	ip, r4, r2
 80082b0:	4658      	mov	r0, fp
 80082b2:	4661      	mov	r1, ip
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	685b      	ldr	r3, [r3, #4]
 80082b8:	f04f 0400 	mov.w	r4, #0
 80082bc:	461a      	mov	r2, r3
 80082be:	4623      	mov	r3, r4
 80082c0:	f7f8 fc6e 	bl	8000ba0 <__aeabi_uldivmod>
 80082c4:	4603      	mov	r3, r0
 80082c6:	460c      	mov	r4, r1
 80082c8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80082ca:	e017      	b.n	80082fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	085b      	lsrs	r3, r3, #1
 80082d2:	f04f 0400 	mov.w	r4, #0
 80082d6:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 80082da:	f144 0100 	adc.w	r1, r4, #0
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	f04f 0400 	mov.w	r4, #0
 80082e6:	461a      	mov	r2, r3
 80082e8:	4623      	mov	r3, r4
 80082ea:	f7f8 fc59 	bl	8000ba0 <__aeabi_uldivmod>
 80082ee:	4603      	mov	r3, r0
 80082f0:	460c      	mov	r4, r1
 80082f2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80082f4:	e002      	b.n	80082fc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	74fb      	strb	r3, [r7, #19]
            break;
 80082fa:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008302:	d308      	bcc.n	8008316 <UART_SetConfig+0x486>
 8008304:	697b      	ldr	r3, [r7, #20]
 8008306:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800830a:	d204      	bcs.n	8008316 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	697a      	ldr	r2, [r7, #20]
 8008312:	60da      	str	r2, [r3, #12]
 8008314:	e0f5      	b.n	8008502 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8008316:	2301      	movs	r3, #1
 8008318:	74fb      	strb	r3, [r7, #19]
 800831a:	e0f2      	b.n	8008502 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008324:	d17f      	bne.n	8008426 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8008326:	7efb      	ldrb	r3, [r7, #27]
 8008328:	2b08      	cmp	r3, #8
 800832a:	d85c      	bhi.n	80083e6 <UART_SetConfig+0x556>
 800832c:	a201      	add	r2, pc, #4	; (adr r2, 8008334 <UART_SetConfig+0x4a4>)
 800832e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008332:	bf00      	nop
 8008334:	08008359 	.word	0x08008359
 8008338:	08008377 	.word	0x08008377
 800833c:	08008395 	.word	0x08008395
 8008340:	080083e7 	.word	0x080083e7
 8008344:	080083b1 	.word	0x080083b1
 8008348:	080083e7 	.word	0x080083e7
 800834c:	080083e7 	.word	0x080083e7
 8008350:	080083e7 	.word	0x080083e7
 8008354:	080083cf 	.word	0x080083cf
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008358:	f7fe fe7c 	bl	8007054 <HAL_RCC_GetPCLK1Freq>
 800835c:	4603      	mov	r3, r0
 800835e:	005a      	lsls	r2, r3, #1
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	085b      	lsrs	r3, r3, #1
 8008366:	441a      	add	r2, r3
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	685b      	ldr	r3, [r3, #4]
 800836c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008370:	b29b      	uxth	r3, r3
 8008372:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008374:	e03a      	b.n	80083ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008376:	f7fe fe83 	bl	8007080 <HAL_RCC_GetPCLK2Freq>
 800837a:	4603      	mov	r3, r0
 800837c:	005a      	lsls	r2, r3, #1
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	085b      	lsrs	r3, r3, #1
 8008384:	441a      	add	r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	fbb2 f3f3 	udiv	r3, r2, r3
 800838e:	b29b      	uxth	r3, r3
 8008390:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008392:	e02b      	b.n	80083ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	685b      	ldr	r3, [r3, #4]
 8008398:	085b      	lsrs	r3, r3, #1
 800839a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 800839e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80083a2:	687a      	ldr	r2, [r7, #4]
 80083a4:	6852      	ldr	r2, [r2, #4]
 80083a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80083aa:	b29b      	uxth	r3, r3
 80083ac:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80083ae:	e01d      	b.n	80083ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80083b0:	f7fe fdba 	bl	8006f28 <HAL_RCC_GetSysClockFreq>
 80083b4:	4603      	mov	r3, r0
 80083b6:	005a      	lsls	r2, r3, #1
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	085b      	lsrs	r3, r3, #1
 80083be:	441a      	add	r2, r3
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80083c8:	b29b      	uxth	r3, r3
 80083ca:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80083cc:	e00e      	b.n	80083ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	685b      	ldr	r3, [r3, #4]
 80083d2:	085b      	lsrs	r3, r3, #1
 80083d4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80083e4:	e002      	b.n	80083ec <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	74fb      	strb	r3, [r7, #19]
        break;
 80083ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	2b0f      	cmp	r3, #15
 80083f0:	d916      	bls.n	8008420 <UART_SetConfig+0x590>
 80083f2:	697b      	ldr	r3, [r7, #20]
 80083f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083f8:	d212      	bcs.n	8008420 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	f023 030f 	bic.w	r3, r3, #15
 8008402:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	085b      	lsrs	r3, r3, #1
 8008408:	b29b      	uxth	r3, r3
 800840a:	f003 0307 	and.w	r3, r3, #7
 800840e:	b29a      	uxth	r2, r3
 8008410:	897b      	ldrh	r3, [r7, #10]
 8008412:	4313      	orrs	r3, r2
 8008414:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	897a      	ldrh	r2, [r7, #10]
 800841c:	60da      	str	r2, [r3, #12]
 800841e:	e070      	b.n	8008502 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	74fb      	strb	r3, [r7, #19]
 8008424:	e06d      	b.n	8008502 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8008426:	7efb      	ldrb	r3, [r7, #27]
 8008428:	2b08      	cmp	r3, #8
 800842a:	d859      	bhi.n	80084e0 <UART_SetConfig+0x650>
 800842c:	a201      	add	r2, pc, #4	; (adr r2, 8008434 <UART_SetConfig+0x5a4>)
 800842e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008432:	bf00      	nop
 8008434:	08008459 	.word	0x08008459
 8008438:	08008475 	.word	0x08008475
 800843c:	08008491 	.word	0x08008491
 8008440:	080084e1 	.word	0x080084e1
 8008444:	080084ad 	.word	0x080084ad
 8008448:	080084e1 	.word	0x080084e1
 800844c:	080084e1 	.word	0x080084e1
 8008450:	080084e1 	.word	0x080084e1
 8008454:	080084c9 	.word	0x080084c9
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008458:	f7fe fdfc 	bl	8007054 <HAL_RCC_GetPCLK1Freq>
 800845c:	4602      	mov	r2, r0
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	685b      	ldr	r3, [r3, #4]
 8008462:	085b      	lsrs	r3, r3, #1
 8008464:	441a      	add	r2, r3
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	fbb2 f3f3 	udiv	r3, r2, r3
 800846e:	b29b      	uxth	r3, r3
 8008470:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008472:	e038      	b.n	80084e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8008474:	f7fe fe04 	bl	8007080 <HAL_RCC_GetPCLK2Freq>
 8008478:	4602      	mov	r2, r0
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	085b      	lsrs	r3, r3, #1
 8008480:	441a      	add	r2, r3
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	fbb2 f3f3 	udiv	r3, r2, r3
 800848a:	b29b      	uxth	r3, r3
 800848c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800848e:	e02a      	b.n	80084e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	085b      	lsrs	r3, r3, #1
 8008496:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800849a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	6852      	ldr	r2, [r2, #4]
 80084a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084aa:	e01c      	b.n	80084e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80084ac:	f7fe fd3c 	bl	8006f28 <HAL_RCC_GetSysClockFreq>
 80084b0:	4602      	mov	r2, r0
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	085b      	lsrs	r3, r3, #1
 80084b8:	441a      	add	r2, r3
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	fbb2 f3f3 	udiv	r3, r2, r3
 80084c2:	b29b      	uxth	r3, r3
 80084c4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084c6:	e00e      	b.n	80084e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	085b      	lsrs	r3, r3, #1
 80084ce:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80084da:	b29b      	uxth	r3, r3
 80084dc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084de:	e002      	b.n	80084e6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	74fb      	strb	r3, [r7, #19]
        break;
 80084e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	2b0f      	cmp	r3, #15
 80084ea:	d908      	bls.n	80084fe <UART_SetConfig+0x66e>
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084f2:	d204      	bcs.n	80084fe <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	697a      	ldr	r2, [r7, #20]
 80084fa:	60da      	str	r2, [r3, #12]
 80084fc:	e001      	b.n	8008502 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 80084fe:	2301      	movs	r3, #1
 8008500:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	2200      	movs	r2, #0
 8008506:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2200      	movs	r2, #0
 800850c:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800850e:	7cfb      	ldrb	r3, [r7, #19]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3720      	adds	r7, #32
 8008514:	46bd      	mov	sp, r7
 8008516:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800851a:	bf00      	nop
 800851c:	f4240000 	.word	0xf4240000

08008520 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800852c:	f003 0301 	and.w	r3, r3, #1
 8008530:	2b00      	cmp	r3, #0
 8008532:	d00a      	beq.n	800854a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	430a      	orrs	r2, r1
 8008548:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800854e:	f003 0302 	and.w	r3, r3, #2
 8008552:	2b00      	cmp	r3, #0
 8008554:	d00a      	beq.n	800856c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	430a      	orrs	r2, r1
 800856a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008570:	f003 0304 	and.w	r3, r3, #4
 8008574:	2b00      	cmp	r3, #0
 8008576:	d00a      	beq.n	800858e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	685b      	ldr	r3, [r3, #4]
 800857e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	430a      	orrs	r2, r1
 800858c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008592:	f003 0308 	and.w	r3, r3, #8
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00a      	beq.n	80085b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	430a      	orrs	r2, r1
 80085ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b4:	f003 0310 	and.w	r3, r3, #16
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d00a      	beq.n	80085d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	430a      	orrs	r2, r1
 80085d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d6:	f003 0320 	and.w	r3, r3, #32
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d00a      	beq.n	80085f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	430a      	orrs	r2, r1
 80085f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d01a      	beq.n	8008636 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	430a      	orrs	r2, r1
 8008614:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800861a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800861e:	d10a      	bne.n	8008636 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	430a      	orrs	r2, r1
 8008634:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800863a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800863e:	2b00      	cmp	r3, #0
 8008640:	d00a      	beq.n	8008658 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	430a      	orrs	r2, r1
 8008656:	605a      	str	r2, [r3, #4]
  }
}
 8008658:	bf00      	nop
 800865a:	370c      	adds	r7, #12
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b086      	sub	sp, #24
 8008668:	af02      	add	r7, sp, #8
 800866a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008672:	f7fa fbad 	bl	8002dd0 <HAL_GetTick>
 8008676:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f003 0308 	and.w	r3, r3, #8
 8008682:	2b08      	cmp	r3, #8
 8008684:	d10e      	bne.n	80086a4 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008686:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800868a:	9300      	str	r3, [sp, #0]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	2200      	movs	r2, #0
 8008690:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f82a 	bl	80086ee <UART_WaitOnFlagUntilTimeout>
 800869a:	4603      	mov	r3, r0
 800869c:	2b00      	cmp	r3, #0
 800869e:	d001      	beq.n	80086a4 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80086a0:	2303      	movs	r3, #3
 80086a2:	e020      	b.n	80086e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	f003 0304 	and.w	r3, r3, #4
 80086ae:	2b04      	cmp	r3, #4
 80086b0:	d10e      	bne.n	80086d0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80086b6:	9300      	str	r3, [sp, #0]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	2200      	movs	r2, #0
 80086bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 f814 	bl	80086ee <UART_WaitOnFlagUntilTimeout>
 80086c6:	4603      	mov	r3, r0
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d001      	beq.n	80086d0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80086cc:	2303      	movs	r3, #3
 80086ce:	e00a      	b.n	80086e6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2220      	movs	r2, #32
 80086d4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2220      	movs	r2, #32
 80086da:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3710      	adds	r7, #16
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}

080086ee <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80086ee:	b580      	push	{r7, lr}
 80086f0:	b084      	sub	sp, #16
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	60f8      	str	r0, [r7, #12]
 80086f6:	60b9      	str	r1, [r7, #8]
 80086f8:	603b      	str	r3, [r7, #0]
 80086fa:	4613      	mov	r3, r2
 80086fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086fe:	e02a      	b.n	8008756 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008706:	d026      	beq.n	8008756 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008708:	f7fa fb62 	bl	8002dd0 <HAL_GetTick>
 800870c:	4602      	mov	r2, r0
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	1ad3      	subs	r3, r2, r3
 8008712:	69ba      	ldr	r2, [r7, #24]
 8008714:	429a      	cmp	r2, r3
 8008716:	d302      	bcc.n	800871e <UART_WaitOnFlagUntilTimeout+0x30>
 8008718:	69bb      	ldr	r3, [r7, #24]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d11b      	bne.n	8008756 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	681a      	ldr	r2, [r3, #0]
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800872c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	689a      	ldr	r2, [r3, #8]
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f022 0201 	bic.w	r2, r2, #1
 800873c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2220      	movs	r2, #32
 8008742:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	2220      	movs	r2, #32
 8008748:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008752:	2303      	movs	r3, #3
 8008754:	e00f      	b.n	8008776 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	69da      	ldr	r2, [r3, #28]
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	4013      	ands	r3, r2
 8008760:	68ba      	ldr	r2, [r7, #8]
 8008762:	429a      	cmp	r2, r3
 8008764:	bf0c      	ite	eq
 8008766:	2301      	moveq	r3, #1
 8008768:	2300      	movne	r3, #0
 800876a:	b2db      	uxtb	r3, r3
 800876c:	461a      	mov	r2, r3
 800876e:	79fb      	ldrb	r3, [r7, #7]
 8008770:	429a      	cmp	r2, r3
 8008772:	d0c5      	beq.n	8008700 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	3710      	adds	r7, #16
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}

0800877e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800877e:	b480      	push	{r7}
 8008780:	b083      	sub	sp, #12
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	689b      	ldr	r3, [r3, #8]
 800878a:	f043 0201 	orr.w	r2, r3, #1
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008792:	2300      	movs	r3, #0
}
 8008794:	4618      	mov	r0, r3
 8008796:	370c      	adds	r7, #12
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr

080087a0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b083      	sub	sp, #12
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	f023 0201 	bic.w	r2, r3, #1
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	370c      	adds	r7, #12
 80087ba:	46bd      	mov	sp, r7
 80087bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c0:	4770      	bx	lr
	...

080087c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b085      	sub	sp, #20
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80087ce:	2300      	movs	r3, #0
 80087d0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	019b      	lsls	r3, r3, #6
 80087d6:	f043 0220 	orr.w	r2, r3, #32
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	3301      	adds	r3, #1
 80087e2:	60fb      	str	r3, [r7, #12]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	4a09      	ldr	r2, [pc, #36]	; (800880c <USB_FlushTxFifo+0x48>)
 80087e8:	4293      	cmp	r3, r2
 80087ea:	d901      	bls.n	80087f0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80087ec:	2303      	movs	r3, #3
 80087ee:	e006      	b.n	80087fe <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	f003 0320 	and.w	r3, r3, #32
 80087f8:	2b20      	cmp	r3, #32
 80087fa:	d0f0      	beq.n	80087de <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3714      	adds	r7, #20
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr
 800880a:	bf00      	nop
 800880c:	00030d40 	.word	0x00030d40

08008810 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008810:	b480      	push	{r7}
 8008812:	b085      	sub	sp, #20
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008818:	2300      	movs	r3, #0
 800881a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2210      	movs	r2, #16
 8008820:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	3301      	adds	r3, #1
 8008826:	60fb      	str	r3, [r7, #12]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	4a09      	ldr	r2, [pc, #36]	; (8008850 <USB_FlushRxFifo+0x40>)
 800882c:	4293      	cmp	r3, r2
 800882e:	d901      	bls.n	8008834 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008830:	2303      	movs	r3, #3
 8008832:	e006      	b.n	8008842 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	691b      	ldr	r3, [r3, #16]
 8008838:	f003 0310 	and.w	r3, r3, #16
 800883c:	2b10      	cmp	r3, #16
 800883e:	d0f0      	beq.n	8008822 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3714      	adds	r7, #20
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
 800884e:	bf00      	nop
 8008850:	00030d40 	.word	0x00030d40

08008854 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008854:	b480      	push	{r7}
 8008856:	b089      	sub	sp, #36	; 0x24
 8008858:	af00      	add	r7, sp, #0
 800885a:	60f8      	str	r0, [r7, #12]
 800885c:	60b9      	str	r1, [r7, #8]
 800885e:	4613      	mov	r3, r2
 8008860:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800886a:	88fb      	ldrh	r3, [r7, #6]
 800886c:	3303      	adds	r3, #3
 800886e:	089b      	lsrs	r3, r3, #2
 8008870:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008872:	2300      	movs	r3, #0
 8008874:	61bb      	str	r3, [r7, #24]
 8008876:	e00b      	b.n	8008890 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800887e:	681a      	ldr	r2, [r3, #0]
 8008880:	69fb      	ldr	r3, [r7, #28]
 8008882:	601a      	str	r2, [r3, #0]
    pDest++;
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	3304      	adds	r3, #4
 8008888:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800888a:	69bb      	ldr	r3, [r7, #24]
 800888c:	3301      	adds	r3, #1
 800888e:	61bb      	str	r3, [r7, #24]
 8008890:	69ba      	ldr	r2, [r7, #24]
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	429a      	cmp	r2, r3
 8008896:	d3ef      	bcc.n	8008878 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008898:	69fb      	ldr	r3, [r7, #28]
}
 800889a:	4618      	mov	r0, r3
 800889c:	3724      	adds	r7, #36	; 0x24
 800889e:	46bd      	mov	sp, r7
 80088a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a4:	4770      	bx	lr

080088a6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80088a6:	b480      	push	{r7}
 80088a8:	b085      	sub	sp, #20
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	695b      	ldr	r3, [r3, #20]
 80088b2:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	699b      	ldr	r3, [r3, #24]
 80088b8:	68fa      	ldr	r2, [r7, #12]
 80088ba:	4013      	ands	r3, r2
 80088bc:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80088be:	68fb      	ldr	r3, [r7, #12]
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	3714      	adds	r7, #20
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b083      	sub	sp, #12
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	f003 0301 	and.w	r3, r3, #1
}
 80088dc:	4618      	mov	r0, r3
 80088de:	370c      	adds	r7, #12
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr

080088e8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80088e8:	b480      	push	{r7}
 80088ea:	b085      	sub	sp, #20
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
 80088f0:	460b      	mov	r3, r1
 80088f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	68fa      	ldr	r2, [r7, #12]
 8008902:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008906:	f023 0303 	bic.w	r3, r3, #3
 800890a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	78fb      	ldrb	r3, [r7, #3]
 8008916:	f003 0303 	and.w	r3, r3, #3
 800891a:	68f9      	ldr	r1, [r7, #12]
 800891c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008920:	4313      	orrs	r3, r2
 8008922:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008924:	78fb      	ldrb	r3, [r7, #3]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d107      	bne.n	800893a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008930:	461a      	mov	r2, r3
 8008932:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8008936:	6053      	str	r3, [r2, #4]
 8008938:	e009      	b.n	800894e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800893a:	78fb      	ldrb	r3, [r7, #3]
 800893c:	2b02      	cmp	r3, #2
 800893e:	d106      	bne.n	800894e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008946:	461a      	mov	r2, r3
 8008948:	f241 7370 	movw	r3, #6000	; 0x1770
 800894c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800894e:	2300      	movs	r3, #0
}
 8008950:	4618      	mov	r0, r3
 8008952:	3714      	adds	r7, #20
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr

0800895c <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800895c:	b480      	push	{r7}
 800895e:	b085      	sub	sp, #20
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
 8008964:	460b      	mov	r3, r1
 8008966:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800896c:	2300      	movs	r3, #0
 800896e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008980:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008988:	2b00      	cmp	r3, #0
 800898a:	d109      	bne.n	80089a0 <USB_DriveVbus+0x44>
 800898c:	78fb      	ldrb	r3, [r7, #3]
 800898e:	2b01      	cmp	r3, #1
 8008990:	d106      	bne.n	80089a0 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	68fa      	ldr	r2, [r7, #12]
 8008996:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800899a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800899e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80089a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089aa:	d109      	bne.n	80089c0 <USB_DriveVbus+0x64>
 80089ac:	78fb      	ldrb	r3, [r7, #3]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d106      	bne.n	80089c0 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80089ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089be:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3714      	adds	r7, #20
 80089c6:	46bd      	mov	sp, r7
 80089c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089cc:	4770      	bx	lr

080089ce <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80089ce:	b480      	push	{r7}
 80089d0:	b085      	sub	sp, #20
 80089d2:	af00      	add	r7, sp, #0
 80089d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80089e0:	695b      	ldr	r3, [r3, #20]
 80089e2:	b29b      	uxth	r3, r3
}
 80089e4:	4618      	mov	r0, r3
 80089e6:	3714      	adds	r7, #20
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr

080089f0 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b087      	sub	sp, #28
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	460b      	mov	r3, r1
 80089fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 8008a00:	78fb      	ldrb	r3, [r7, #3]
 8008a02:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008a04:	2300      	movs	r3, #0
 8008a06:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	015a      	lsls	r2, r3, #5
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	4413      	add	r3, r2
 8008a10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	0c9b      	lsrs	r3, r3, #18
 8008a18:	f003 0303 	and.w	r3, r3, #3
 8008a1c:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d002      	beq.n	8008a2a <USB_HC_Halt+0x3a>
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	2b02      	cmp	r3, #2
 8008a28:	d16c      	bne.n	8008b04 <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	015a      	lsls	r2, r3, #5
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	4413      	add	r3, r2
 8008a32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	0151      	lsls	r1, r2, #5
 8008a3c:	693a      	ldr	r2, [r7, #16]
 8008a3e:	440a      	add	r2, r1
 8008a40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a44:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a48:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a4e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d143      	bne.n	8008ade <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	015a      	lsls	r2, r3, #5
 8008a5a:	693b      	ldr	r3, [r7, #16]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	0151      	lsls	r1, r2, #5
 8008a68:	693a      	ldr	r2, [r7, #16]
 8008a6a:	440a      	add	r2, r1
 8008a6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a74:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	015a      	lsls	r2, r3, #5
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	0151      	lsls	r1, r2, #5
 8008a88:	693a      	ldr	r2, [r7, #16]
 8008a8a:	440a      	add	r2, r1
 8008a8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a94:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	015a      	lsls	r2, r3, #5
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	4413      	add	r3, r2
 8008a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	0151      	lsls	r1, r2, #5
 8008aa8:	693a      	ldr	r2, [r7, #16]
 8008aaa:	440a      	add	r2, r1
 8008aac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ab0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008ab4:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008ab6:	697b      	ldr	r3, [r7, #20]
 8008ab8:	3301      	adds	r3, #1
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ac2:	d81d      	bhi.n	8008b00 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	015a      	lsls	r2, r3, #5
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	4413      	add	r3, r2
 8008acc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ad6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ada:	d0ec      	beq.n	8008ab6 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008adc:	e080      	b.n	8008be0 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	015a      	lsls	r2, r3, #5
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	4413      	add	r3, r2
 8008ae6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	68fa      	ldr	r2, [r7, #12]
 8008aee:	0151      	lsls	r1, r2, #5
 8008af0:	693a      	ldr	r2, [r7, #16]
 8008af2:	440a      	add	r2, r1
 8008af4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008af8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008afc:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008afe:	e06f      	b.n	8008be0 <USB_HC_Halt+0x1f0>
          break;
 8008b00:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008b02:	e06d      	b.n	8008be0 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	015a      	lsls	r2, r3, #5
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	4413      	add	r3, r2
 8008b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	68fa      	ldr	r2, [r7, #12]
 8008b14:	0151      	lsls	r1, r2, #5
 8008b16:	693a      	ldr	r2, [r7, #16]
 8008b18:	440a      	add	r2, r1
 8008b1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008b22:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b2a:	691b      	ldr	r3, [r3, #16]
 8008b2c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d143      	bne.n	8008bbc <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	015a      	lsls	r2, r3, #5
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68fa      	ldr	r2, [r7, #12]
 8008b44:	0151      	lsls	r1, r2, #5
 8008b46:	693a      	ldr	r2, [r7, #16]
 8008b48:	440a      	add	r2, r1
 8008b4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b4e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b52:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	015a      	lsls	r2, r3, #5
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	4413      	add	r3, r2
 8008b5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	68fa      	ldr	r2, [r7, #12]
 8008b64:	0151      	lsls	r1, r2, #5
 8008b66:	693a      	ldr	r2, [r7, #16]
 8008b68:	440a      	add	r2, r1
 8008b6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008b72:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	015a      	lsls	r2, r3, #5
 8008b78:	693b      	ldr	r3, [r7, #16]
 8008b7a:	4413      	add	r3, r2
 8008b7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	68fa      	ldr	r2, [r7, #12]
 8008b84:	0151      	lsls	r1, r2, #5
 8008b86:	693a      	ldr	r2, [r7, #16]
 8008b88:	440a      	add	r2, r1
 8008b8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b8e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008b92:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 8008b94:	697b      	ldr	r3, [r7, #20]
 8008b96:	3301      	adds	r3, #1
 8008b98:	617b      	str	r3, [r7, #20]
 8008b9a:	697b      	ldr	r3, [r7, #20]
 8008b9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008ba0:	d81d      	bhi.n	8008bde <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	015a      	lsls	r2, r3, #5
 8008ba6:	693b      	ldr	r3, [r7, #16]
 8008ba8:	4413      	add	r3, r2
 8008baa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008bb8:	d0ec      	beq.n	8008b94 <USB_HC_Halt+0x1a4>
 8008bba:	e011      	b.n	8008be0 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	015a      	lsls	r2, r3, #5
 8008bc0:	693b      	ldr	r3, [r7, #16]
 8008bc2:	4413      	add	r3, r2
 8008bc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	68fa      	ldr	r2, [r7, #12]
 8008bcc:	0151      	lsls	r1, r2, #5
 8008bce:	693a      	ldr	r2, [r7, #16]
 8008bd0:	440a      	add	r2, r1
 8008bd2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008bda:	6013      	str	r3, [r2, #0]
 8008bdc:	e000      	b.n	8008be0 <USB_HC_Halt+0x1f0>
          break;
 8008bde:	bf00      	nop
    }
  }

  return HAL_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	371c      	adds	r7, #28
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr

08008bee <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008bee:	b580      	push	{r7, lr}
 8008bf0:	b086      	sub	sp, #24
 8008bf2:	af00      	add	r7, sp, #0
 8008bf4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f7ff fdce 	bl	80087a0 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 8008c04:	2110      	movs	r1, #16
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f7ff fddc 	bl	80087c4 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f7ff fdff 	bl	8008810 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008c12:	2300      	movs	r3, #0
 8008c14:	613b      	str	r3, [r7, #16]
 8008c16:	e01f      	b.n	8008c58 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 8008c18:	693b      	ldr	r3, [r7, #16]
 8008c1a:	015a      	lsls	r2, r3, #5
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	4413      	add	r3, r2
 8008c20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c2e:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008c36:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008c3e:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	3301      	adds	r3, #1
 8008c56:	613b      	str	r3, [r7, #16]
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	2b0f      	cmp	r3, #15
 8008c5c:	d9dc      	bls.n	8008c18 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008c5e:	2300      	movs	r3, #0
 8008c60:	613b      	str	r3, [r7, #16]
 8008c62:	e034      	b.n	8008cce <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	015a      	lsls	r2, r3, #5
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	4413      	add	r3, r2
 8008c6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c7a:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008c82:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008c8a:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 8008c8c:	693b      	ldr	r3, [r7, #16]
 8008c8e:	015a      	lsls	r2, r3, #5
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	4413      	add	r3, r2
 8008c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c98:	461a      	mov	r2, r3
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	3301      	adds	r3, #1
 8008ca2:	617b      	str	r3, [r7, #20]
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008caa:	d80c      	bhi.n	8008cc6 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	015a      	lsls	r2, r3, #5
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cc2:	d0ec      	beq.n	8008c9e <USB_StopHost+0xb0>
 8008cc4:	e000      	b.n	8008cc8 <USB_StopHost+0xda>
        break;
 8008cc6:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	3301      	adds	r3, #1
 8008ccc:	613b      	str	r3, [r7, #16]
 8008cce:	693b      	ldr	r3, [r7, #16]
 8008cd0:	2b0f      	cmp	r3, #15
 8008cd2:	d9c7      	bls.n	8008c64 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008cda:	461a      	mov	r2, r3
 8008cdc:	f04f 33ff 	mov.w	r3, #4294967295
 8008ce0:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8008ce8:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 8008cea:	6878      	ldr	r0, [r7, #4]
 8008cec:	f7ff fd47 	bl	800877e <USB_EnableGlobalInt>

  return HAL_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3718      	adds	r7, #24
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	bd80      	pop	{r7, pc}

08008cfa <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 8008cfa:	b580      	push	{r7, lr}
 8008cfc:	b082      	sub	sp, #8
 8008cfe:	af00      	add	r7, sp, #0
 8008d00:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 8008d08:	1c5a      	adds	r2, r3, #1
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 f804 	bl	8008d1e <USBH_HandleSof>
}
 8008d16:	bf00      	nop
 8008d18:	3708      	adds	r7, #8
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	bd80      	pop	{r7, pc}

08008d1e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 8008d1e:	b580      	push	{r7, lr}
 8008d20:	b082      	sub	sp, #8
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	b2db      	uxtb	r3, r3
 8008d2c:	2b0b      	cmp	r3, #11
 8008d2e:	d10a      	bne.n	8008d46 <USBH_HandleSof+0x28>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d005      	beq.n	8008d46 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 8008d40:	699b      	ldr	r3, [r3, #24]
 8008d42:	6878      	ldr	r0, [r7, #4]
 8008d44:	4798      	blx	r3
  }
}
 8008d46:	bf00      	nop
 8008d48:	3708      	adds	r7, #8
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 8008d4e:	b480      	push	{r7}
 8008d50:	b083      	sub	sp, #12
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2201      	movs	r2, #1
 8008d5a:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8008d5e:	bf00      	nop
}
 8008d60:	370c      	adds	r7, #12
 8008d62:	46bd      	mov	sp, r7
 8008d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d68:	4770      	bx	lr

08008d6a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 8008d6a:	b480      	push	{r7}
 8008d6c:	b083      	sub	sp, #12
 8008d6e:	af00      	add	r7, sp, #0
 8008d70:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 8008d7a:	bf00      	nop
}
 8008d7c:	370c      	adds	r7, #12
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d84:	4770      	bx	lr

08008d86 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b082      	sub	sp, #8
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	781b      	ldrb	r3, [r3, #0]
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d10f      	bne.n	8008db8 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	2201      	movs	r2, #1
 8008d9c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d00e      	beq.n	8008dc8 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008db0:	2104      	movs	r1, #4
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	4798      	blx	r3
 8008db6:	e007      	b.n	8008dc8 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8008dbe:	2b01      	cmp	r3, #1
 8008dc0:	d102      	bne.n	8008dc8 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2202      	movs	r2, #2
 8008dc6:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008dc8:	2300      	movs	r3, #0
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3708      	adds	r7, #8
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b082      	sub	sp, #8
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 8008dda:	6878      	ldr	r0, [r7, #4]
 8008ddc:	f000 f8b1 	bl	8008f42 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	791b      	ldrb	r3, [r3, #4]
 8008de4:	4619      	mov	r1, r3
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 f820 	bl	8008e2c <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	795b      	ldrb	r3, [r3, #5]
 8008df0:	4619      	mov	r1, r3
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f81a 	bl	8008e2c <USBH_FreePipe>

  phost->device.is_connected = 0U;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d005      	beq.n	8008e16 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8008e10:	2105      	movs	r1, #5
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 f878 	bl	8008f0c <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2203      	movs	r2, #3
 8008e20:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 8008e22:	2300      	movs	r3, #0
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3708      	adds	r7, #8
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	460b      	mov	r3, r1
 8008e36:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 8008e38:	78fb      	ldrb	r3, [r7, #3]
 8008e3a:	2b0a      	cmp	r3, #10
 8008e3c:	d80b      	bhi.n	8008e56 <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 8008e3e:	78fa      	ldrb	r2, [r7, #3]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	32e0      	adds	r2, #224	; 0xe0
 8008e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e48:	78fa      	ldrb	r2, [r7, #3]
 8008e4a:	f3c3 010e 	ubfx	r1, r3, #0, #15
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	32e0      	adds	r2, #224	; 0xe0
 8008e52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 8008e56:	2300      	movs	r3, #0
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e62:	4770      	bx	lr

08008e64 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b082      	sub	sp, #8
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e72:	4618      	mov	r0, r3
 8008e74:	f7ff ff41 	bl	8008cfa <USBH_LL_IncTimer>
}
 8008e78:	bf00      	nop
 8008e7a:	3708      	adds	r7, #8
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}

08008e80 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7ff ff79 	bl	8008d86 <USBH_LL_Connect>
}
 8008e94:	bf00      	nop
 8008e96:	3708      	adds	r7, #8
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b082      	sub	sp, #8
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f7ff ff91 	bl	8008dd2 <USBH_LL_Disconnect>
}
 8008eb0:	bf00      	nop
 8008eb2:	3708      	adds	r7, #8
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}

08008eb8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8008eb8:	b480      	push	{r7}
 8008eba:	b083      	sub	sp, #12
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	70fb      	strb	r3, [r7, #3]
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b082      	sub	sp, #8
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f7ff ff33 	bl	8008d4e <USBH_LL_PortEnabled>
} 
 8008ee8:	bf00      	nop
 8008eea:	3708      	adds	r7, #8
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b082      	sub	sp, #8
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008efe:	4618      	mov	r0, r3
 8008f00:	f7ff ff33 	bl	8008d6a <USBH_LL_PortDisabled>
} 
 8008f04:	bf00      	nop
 8008f06:	3708      	adds	r7, #8
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}

08008f0c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008f0c:	b580      	push	{r7, lr}
 8008f0e:	b084      	sub	sp, #16
 8008f10:	af00      	add	r7, sp, #0
 8008f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f14:	2300      	movs	r3, #0
 8008f16:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008f18:	2300      	movs	r3, #0
 8008f1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008f22:	4618      	mov	r0, r3
 8008f24:	f7fc f8e9 	bl	80050fa <HAL_HCD_Start>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008f2c:	7bfb      	ldrb	r3, [r7, #15]
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f000 f822 	bl	8008f78 <USBH_Get_USB_Status>
 8008f34:	4603      	mov	r3, r0
 8008f36:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8008f38:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	3710      	adds	r7, #16
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}

08008f42 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008f42:	b580      	push	{r7, lr}
 8008f44:	b084      	sub	sp, #16
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f7fc f8f1 	bl	8005140 <HAL_HCD_Stop>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008f62:	7bfb      	ldrb	r3, [r7, #15]
 8008f64:	4618      	mov	r0, r3
 8008f66:	f000 f807 	bl	8008f78 <USBH_Get_USB_Status>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8008f6e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3710      	adds	r7, #16
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}

08008f78 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b085      	sub	sp, #20
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	4603      	mov	r3, r0
 8008f80:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008f82:	2300      	movs	r3, #0
 8008f84:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008f86:	79fb      	ldrb	r3, [r7, #7]
 8008f88:	2b03      	cmp	r3, #3
 8008f8a:	d817      	bhi.n	8008fbc <USBH_Get_USB_Status+0x44>
 8008f8c:	a201      	add	r2, pc, #4	; (adr r2, 8008f94 <USBH_Get_USB_Status+0x1c>)
 8008f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f92:	bf00      	nop
 8008f94:	08008fa5 	.word	0x08008fa5
 8008f98:	08008fab 	.word	0x08008fab
 8008f9c:	08008fb1 	.word	0x08008fb1
 8008fa0:	08008fb7 	.word	0x08008fb7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	73fb      	strb	r3, [r7, #15]
    break;
 8008fa8:	e00b      	b.n	8008fc2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008faa:	2302      	movs	r3, #2
 8008fac:	73fb      	strb	r3, [r7, #15]
    break;
 8008fae:	e008      	b.n	8008fc2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	73fb      	strb	r3, [r7, #15]
    break;
 8008fb4:	e005      	b.n	8008fc2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008fb6:	2302      	movs	r3, #2
 8008fb8:	73fb      	strb	r3, [r7, #15]
    break;
 8008fba:	e002      	b.n	8008fc2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008fbc:	2302      	movs	r3, #2
 8008fbe:	73fb      	strb	r3, [r7, #15]
    break;
 8008fc0:	bf00      	nop
  }
  return usb_status;
 8008fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <arm_max_f32>:
 8008fd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd4:	1e4f      	subs	r7, r1, #1
 8008fd6:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8008fda:	f100 0e04 	add.w	lr, r0, #4
 8008fde:	edd0 7a00 	vldr	s15, [r0]
 8008fe2:	d058      	beq.n	8009096 <arm_max_f32+0xc6>
 8008fe4:	3014      	adds	r0, #20
 8008fe6:	46c4      	mov	ip, r8
 8008fe8:	2604      	movs	r6, #4
 8008fea:	2400      	movs	r4, #0
 8008fec:	ed10 6a04 	vldr	s12, [r0, #-16]
 8008ff0:	ed50 6a03 	vldr	s13, [r0, #-12]
 8008ff4:	ed10 7a02 	vldr	s14, [r0, #-8]
 8008ff8:	ed50 5a01 	vldr	s11, [r0, #-4]
 8008ffc:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8009000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009004:	bfc8      	it	gt
 8009006:	eef0 7a46 	vmovgt.f32	s15, s12
 800900a:	f1a6 0503 	sub.w	r5, r6, #3
 800900e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8009012:	bfc8      	it	gt
 8009014:	462c      	movgt	r4, r5
 8009016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800901a:	bf48      	it	mi
 800901c:	eef0 7a66 	vmovmi.f32	s15, s13
 8009020:	f1a6 0502 	sub.w	r5, r6, #2
 8009024:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009028:	bf48      	it	mi
 800902a:	462c      	movmi	r4, r5
 800902c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009030:	bf48      	it	mi
 8009032:	eef0 7a47 	vmovmi.f32	s15, s14
 8009036:	f106 35ff 	add.w	r5, r6, #4294967295
 800903a:	eef4 7ae5 	vcmpe.f32	s15, s11
 800903e:	bf48      	it	mi
 8009040:	462c      	movmi	r4, r5
 8009042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009046:	bf48      	it	mi
 8009048:	4634      	movmi	r4, r6
 800904a:	bf48      	it	mi
 800904c:	eef0 7a65 	vmovmi.f32	s15, s11
 8009050:	f1bc 0c01 	subs.w	ip, ip, #1
 8009054:	f106 0604 	add.w	r6, r6, #4
 8009058:	f100 0010 	add.w	r0, r0, #16
 800905c:	d1c6      	bne.n	8008fec <arm_max_f32+0x1c>
 800905e:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 8009062:	f017 0003 	ands.w	r0, r7, #3
 8009066:	d018      	beq.n	800909a <arm_max_f32+0xca>
 8009068:	1a08      	subs	r0, r1, r0
 800906a:	ecbe 7a01 	vldmia	lr!, {s14}
 800906e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009076:	bfc8      	it	gt
 8009078:	4604      	movgt	r4, r0
 800907a:	f100 0001 	add.w	r0, r0, #1
 800907e:	bfd8      	it	le
 8009080:	eeb0 7a67 	vmovle.f32	s14, s15
 8009084:	4288      	cmp	r0, r1
 8009086:	eef0 7a47 	vmov.f32	s15, s14
 800908a:	d1ee      	bne.n	800906a <arm_max_f32+0x9a>
 800908c:	ed82 7a00 	vstr	s14, [r2]
 8009090:	601c      	str	r4, [r3, #0]
 8009092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009096:	4644      	mov	r4, r8
 8009098:	e7e3      	b.n	8009062 <arm_max_f32+0x92>
 800909a:	eeb0 7a67 	vmov.f32	s14, s15
 800909e:	e7f5      	b.n	800908c <arm_max_f32+0xbc>

080090a0 <arm_cfft_radix4_init_f32>:
 80090a0:	b410      	push	{r4}
 80090a2:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 80090a6:	4c2b      	ldr	r4, [pc, #172]	; (8009154 <arm_cfft_radix4_init_f32+0xb4>)
 80090a8:	7082      	strb	r2, [r0, #2]
 80090aa:	70c3      	strb	r3, [r0, #3]
 80090ac:	8001      	strh	r1, [r0, #0]
 80090ae:	6044      	str	r4, [r0, #4]
 80090b0:	d043      	beq.n	800913a <arm_cfft_radix4_init_f32+0x9a>
 80090b2:	d80f      	bhi.n	80090d4 <arm_cfft_radix4_init_f32+0x34>
 80090b4:	2910      	cmp	r1, #16
 80090b6:	d032      	beq.n	800911e <arm_cfft_radix4_init_f32+0x7e>
 80090b8:	2940      	cmp	r1, #64	; 0x40
 80090ba:	d11e      	bne.n	80090fa <arm_cfft_radix4_init_f32+0x5a>
 80090bc:	f04f 5272 	mov.w	r2, #1015021568	; 0x3c800000
 80090c0:	4b25      	ldr	r3, [pc, #148]	; (8009158 <arm_cfft_radix4_init_f32+0xb8>)
 80090c2:	8181      	strh	r1, [r0, #12]
 80090c4:	81c1      	strh	r1, [r0, #14]
 80090c6:	6102      	str	r2, [r0, #16]
 80090c8:	6083      	str	r3, [r0, #8]
 80090ca:	2000      	movs	r0, #0
 80090cc:	b240      	sxtb	r0, r0
 80090ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090d2:	4770      	bx	lr
 80090d4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80090d8:	d014      	beq.n	8009104 <arm_cfft_radix4_init_f32+0x64>
 80090da:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80090de:	d10c      	bne.n	80090fa <arm_cfft_radix4_init_f32+0x5a>
 80090e0:	f04f 5366 	mov.w	r3, #964689920	; 0x39800000
 80090e4:	6103      	str	r3, [r0, #16]
 80090e6:	4a1d      	ldr	r2, [pc, #116]	; (800915c <arm_cfft_radix4_init_f32+0xbc>)
 80090e8:	6082      	str	r2, [r0, #8]
 80090ea:	2301      	movs	r3, #1
 80090ec:	8183      	strh	r3, [r0, #12]
 80090ee:	81c3      	strh	r3, [r0, #14]
 80090f0:	2000      	movs	r0, #0
 80090f2:	b240      	sxtb	r0, r0
 80090f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090f8:	4770      	bx	lr
 80090fa:	20ff      	movs	r0, #255	; 0xff
 80090fc:	b240      	sxtb	r0, r0
 80090fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009102:	4770      	bx	lr
 8009104:	f04f 536a 	mov.w	r3, #981467136	; 0x3a800000
 8009108:	6103      	str	r3, [r0, #16]
 800910a:	4a15      	ldr	r2, [pc, #84]	; (8009160 <arm_cfft_radix4_init_f32+0xc0>)
 800910c:	6082      	str	r2, [r0, #8]
 800910e:	2304      	movs	r3, #4
 8009110:	8183      	strh	r3, [r0, #12]
 8009112:	81c3      	strh	r3, [r0, #14]
 8009114:	2000      	movs	r0, #0
 8009116:	b240      	sxtb	r0, r0
 8009118:	f85d 4b04 	ldr.w	r4, [sp], #4
 800911c:	4770      	bx	lr
 800911e:	f04f 5376 	mov.w	r3, #1031798784	; 0x3d800000
 8009122:	6103      	str	r3, [r0, #16]
 8009124:	4a0f      	ldr	r2, [pc, #60]	; (8009164 <arm_cfft_radix4_init_f32+0xc4>)
 8009126:	6082      	str	r2, [r0, #8]
 8009128:	f44f 7380 	mov.w	r3, #256	; 0x100
 800912c:	8183      	strh	r3, [r0, #12]
 800912e:	81c3      	strh	r3, [r0, #14]
 8009130:	2000      	movs	r0, #0
 8009132:	b240      	sxtb	r0, r0
 8009134:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009138:	4770      	bx	lr
 800913a:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 800913e:	6103      	str	r3, [r0, #16]
 8009140:	4a09      	ldr	r2, [pc, #36]	; (8009168 <arm_cfft_radix4_init_f32+0xc8>)
 8009142:	6082      	str	r2, [r0, #8]
 8009144:	2310      	movs	r3, #16
 8009146:	8183      	strh	r3, [r0, #12]
 8009148:	81c3      	strh	r3, [r0, #14]
 800914a:	2000      	movs	r0, #0
 800914c:	b240      	sxtb	r0, r0
 800914e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009152:	4770      	bx	lr
 8009154:	0800bfb4 	.word	0x0800bfb4
 8009158:	0800b832 	.word	0x0800b832
 800915c:	0800b7b4 	.word	0x0800b7b4
 8009160:	0800b7ba 	.word	0x0800b7ba
 8009164:	0800b9b2 	.word	0x0800b9b2
 8009168:	0800b7d2 	.word	0x0800b7d2

0800916c <arm_radix4_butterfly_f32>:
 800916c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009170:	ed2d 8b06 	vpush	{d8-d10}
 8009174:	468a      	mov	sl, r1
 8009176:	0889      	lsrs	r1, r1, #2
 8009178:	b08d      	sub	sp, #52	; 0x34
 800917a:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 800917e:	eb00 040c 	add.w	r4, r0, ip
 8009182:	460d      	mov	r5, r1
 8009184:	461f      	mov	r7, r3
 8009186:	4691      	mov	r9, r2
 8009188:	920a      	str	r2, [sp, #40]	; 0x28
 800918a:	eb04 020c 	add.w	r2, r4, ip
 800918e:	4606      	mov	r6, r0
 8009190:	9300      	str	r3, [sp, #0]
 8009192:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 8009196:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800919a:	eba2 07c5 	sub.w	r7, r2, r5, lsl #3
 800919e:	9009      	str	r0, [sp, #36]	; 0x24
 80091a0:	f10c 0004 	add.w	r0, ip, #4
 80091a4:	9701      	str	r7, [sp, #4]
 80091a6:	9103      	str	r1, [sp, #12]
 80091a8:	4430      	add	r0, r6
 80091aa:	4631      	mov	r1, r6
 80091ac:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 80091b0:	1d37      	adds	r7, r6, #4
 80091b2:	9e00      	ldr	r6, [sp, #0]
 80091b4:	46ab      	mov	fp, r5
 80091b6:	00f5      	lsls	r5, r6, #3
 80091b8:	9502      	str	r5, [sp, #8]
 80091ba:	f8cd b010 	str.w	fp, [sp, #16]
 80091be:	f8dd b008 	ldr.w	fp, [sp, #8]
 80091c2:	f8cd a008 	str.w	sl, [sp, #8]
 80091c6:	f8dd a004 	ldr.w	sl, [sp, #4]
 80091ca:	ea4f 1806 	mov.w	r8, r6, lsl #4
 80091ce:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 80091d2:	464e      	mov	r6, r9
 80091d4:	464d      	mov	r5, r9
 80091d6:	edd1 4a01 	vldr	s9, [r1, #4]
 80091da:	ed10 4a01 	vldr	s8, [r0, #-4]
 80091de:	ed17 6a01 	vldr	s12, [r7, #-4]
 80091e2:	edd2 6a00 	vldr	s13, [r2]
 80091e6:	ed94 7a01 	vldr	s14, [r4, #4]
 80091ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80091ee:	ed93 5a00 	vldr	s10, [r3]
 80091f2:	edd2 5a01 	vldr	s11, [r2, #4]
 80091f6:	ed99 3a00 	vldr	s6, [r9]
 80091fa:	edd9 3a01 	vldr	s7, [r9, #4]
 80091fe:	ee36 2a26 	vadd.f32	s4, s12, s13
 8009202:	ee74 2a05 	vadd.f32	s5, s8, s10
 8009206:	ee34 1aa5 	vadd.f32	s2, s9, s11
 800920a:	ee77 1a27 	vadd.f32	s3, s14, s15
 800920e:	ee32 0a22 	vadd.f32	s0, s4, s5
 8009212:	ee71 0a21 	vadd.f32	s1, s2, s3
 8009216:	ee36 6a66 	vsub.f32	s12, s12, s13
 800921a:	ee34 5a45 	vsub.f32	s10, s8, s10
 800921e:	ee74 5ae5 	vsub.f32	s11, s9, s11
 8009222:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009226:	ed07 0a01 	vstr	s0, [r7, #-4]
 800922a:	edc1 0a01 	vstr	s1, [r1, #4]
 800922e:	ed95 4a00 	vldr	s8, [r5]
 8009232:	edd6 6a00 	vldr	s13, [r6]
 8009236:	edd6 7a01 	vldr	s15, [r6, #4]
 800923a:	ee72 4a62 	vsub.f32	s9, s4, s5
 800923e:	ee71 1a61 	vsub.f32	s3, s2, s3
 8009242:	ee75 2ac5 	vsub.f32	s5, s11, s10
 8009246:	ed95 1a01 	vldr	s2, [r5, #4]
 800924a:	ee36 2a07 	vadd.f32	s4, s12, s14
 800924e:	ee36 7a47 	vsub.f32	s14, s12, s14
 8009252:	ee35 6a25 	vadd.f32	s12, s10, s11
 8009256:	ee62 0a04 	vmul.f32	s1, s4, s8
 800925a:	ee21 5a83 	vmul.f32	s10, s3, s6
 800925e:	ee22 2a01 	vmul.f32	s4, s4, s2
 8009262:	ee22 4a84 	vmul.f32	s8, s5, s8
 8009266:	ee22 1a81 	vmul.f32	s2, s5, s2
 800926a:	ee67 5a26 	vmul.f32	s11, s14, s13
 800926e:	ee64 2a83 	vmul.f32	s5, s9, s6
 8009272:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009276:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800927a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800927e:	ee61 1aa3 	vmul.f32	s3, s3, s7
 8009282:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009286:	ee30 3a81 	vadd.f32	s6, s1, s2
 800928a:	ee34 4a42 	vsub.f32	s8, s8, s4
 800928e:	ee72 3aa1 	vadd.f32	s7, s5, s3
 8009292:	ee35 5a64 	vsub.f32	s10, s10, s9
 8009296:	ee35 7a86 	vadd.f32	s14, s11, s12
 800929a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800929e:	3108      	adds	r1, #8
 80092a0:	4551      	cmp	r1, sl
 80092a2:	ed40 3a01 	vstr	s7, [r0, #-4]
 80092a6:	f107 0708 	add.w	r7, r7, #8
 80092aa:	ed84 5a01 	vstr	s10, [r4, #4]
 80092ae:	44c1      	add	r9, r8
 80092b0:	ed82 3a00 	vstr	s6, [r2]
 80092b4:	ed82 4a01 	vstr	s8, [r2, #4]
 80092b8:	445d      	add	r5, fp
 80092ba:	ed83 7a00 	vstr	s14, [r3]
 80092be:	edc3 7a01 	vstr	s15, [r3, #4]
 80092c2:	4476      	add	r6, lr
 80092c4:	f100 0008 	add.w	r0, r0, #8
 80092c8:	f104 0408 	add.w	r4, r4, #8
 80092cc:	f102 0208 	add.w	r2, r2, #8
 80092d0:	f103 0308 	add.w	r3, r3, #8
 80092d4:	f47f af7f 	bne.w	80091d6 <arm_radix4_butterfly_f32+0x6a>
 80092d8:	9b00      	ldr	r3, [sp, #0]
 80092da:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 80092de:	f8dd b010 	ldr.w	fp, [sp, #16]
 80092e2:	f8dd a008 	ldr.w	sl, [sp, #8]
 80092e6:	920b      	str	r2, [sp, #44]	; 0x2c
 80092e8:	009b      	lsls	r3, r3, #2
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	2a04      	cmp	r2, #4
 80092ee:	9306      	str	r3, [sp, #24]
 80092f0:	f240 80b9 	bls.w	8009466 <arm_radix4_butterfly_f32+0x2fa>
 80092f4:	9207      	str	r2, [sp, #28]
 80092f6:	9806      	ldr	r0, [sp, #24]
 80092f8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80092fa:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80092fc:	ea4f 039b 	mov.w	r3, fp, lsr #2
 8009300:	4619      	mov	r1, r3
 8009302:	9308      	str	r3, [sp, #32]
 8009304:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8009308:	1e4a      	subs	r2, r1, #1
 800930a:	00db      	lsls	r3, r3, #3
 800930c:	9205      	str	r2, [sp, #20]
 800930e:	9303      	str	r3, [sp, #12]
 8009310:	010a      	lsls	r2, r1, #4
 8009312:	0103      	lsls	r3, r0, #4
 8009314:	9204      	str	r2, [sp, #16]
 8009316:	9302      	str	r3, [sp, #8]
 8009318:	00c2      	lsls	r2, r0, #3
 800931a:	2300      	movs	r3, #0
 800931c:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 8009320:	9201      	str	r2, [sp, #4]
 8009322:	46b8      	mov	r8, r7
 8009324:	46be      	mov	lr, r7
 8009326:	9300      	str	r3, [sp, #0]
 8009328:	9b04      	ldr	r3, [sp, #16]
 800932a:	ed97 1a00 	vldr	s2, [r7]
 800932e:	edd7 1a01 	vldr	s3, [r7, #4]
 8009332:	ed9e 2a00 	vldr	s4, [lr]
 8009336:	edde 2a01 	vldr	s5, [lr, #4]
 800933a:	ed98 3a00 	vldr	s6, [r8]
 800933e:	edd8 3a01 	vldr	s7, [r8, #4]
 8009342:	9d00      	ldr	r5, [sp, #0]
 8009344:	18f1      	adds	r1, r6, r3
 8009346:	eb09 0203 	add.w	r2, r9, r3
 800934a:	1d34      	adds	r4, r6, #4
 800934c:	464b      	mov	r3, r9
 800934e:	4630      	mov	r0, r6
 8009350:	ed90 4a01 	vldr	s8, [r0, #4]
 8009354:	ed54 5a01 	vldr	s11, [r4, #-4]
 8009358:	ed91 7a00 	vldr	s14, [r1]
 800935c:	edd2 7a00 	vldr	s15, [r2]
 8009360:	edd3 4a01 	vldr	s9, [r3, #4]
 8009364:	ed92 5a01 	vldr	s10, [r2, #4]
 8009368:	ed93 6a00 	vldr	s12, [r3]
 800936c:	edd1 6a01 	vldr	s13, [r1, #4]
 8009370:	ee35 0a87 	vadd.f32	s0, s11, s14
 8009374:	ee34 8a26 	vadd.f32	s16, s8, s13
 8009378:	ee76 8a27 	vadd.f32	s17, s12, s15
 800937c:	ee74 6a66 	vsub.f32	s13, s8, s13
 8009380:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009384:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8009388:	ee74 7ac5 	vsub.f32	s15, s9, s10
 800938c:	ee74 0a85 	vadd.f32	s1, s9, s10
 8009390:	ee35 7ae7 	vsub.f32	s14, s11, s15
 8009394:	ee78 4a60 	vsub.f32	s9, s16, s1
 8009398:	ee35 5aa7 	vadd.f32	s10, s11, s15
 800939c:	ee30 4a68 	vsub.f32	s8, s0, s17
 80093a0:	ee76 5ac6 	vsub.f32	s11, s13, s12
 80093a4:	ee76 7a26 	vadd.f32	s15, s12, s13
 80093a8:	ee64 aa02 	vmul.f32	s21, s8, s4
 80093ac:	ee24 aaa2 	vmul.f32	s20, s9, s5
 80093b0:	ee24 4a22 	vmul.f32	s8, s8, s5
 80093b4:	ee65 9a01 	vmul.f32	s19, s10, s2
 80093b8:	ee25 9aa1 	vmul.f32	s18, s11, s3
 80093bc:	ee27 6a03 	vmul.f32	s12, s14, s6
 80093c0:	ee67 6aa3 	vmul.f32	s13, s15, s7
 80093c4:	ee64 4a82 	vmul.f32	s9, s9, s4
 80093c8:	ee25 5a21 	vmul.f32	s10, s10, s3
 80093cc:	ee65 5a81 	vmul.f32	s11, s11, s2
 80093d0:	ee27 7a23 	vmul.f32	s14, s14, s7
 80093d4:	ee67 7a83 	vmul.f32	s15, s15, s6
 80093d8:	ee78 0a20 	vadd.f32	s1, s16, s1
 80093dc:	ee74 4ac4 	vsub.f32	s9, s9, s8
 80093e0:	ee30 0a28 	vadd.f32	s0, s0, s17
 80093e4:	ee3a 8a8a 	vadd.f32	s16, s21, s20
 80093e8:	ee39 4a89 	vadd.f32	s8, s19, s18
 80093ec:	ee75 5ac5 	vsub.f32	s11, s11, s10
 80093f0:	ee76 6a26 	vadd.f32	s13, s12, s13
 80093f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80093f8:	445d      	add	r5, fp
 80093fa:	45aa      	cmp	sl, r5
 80093fc:	ed04 0a01 	vstr	s0, [r4, #-4]
 8009400:	edc0 0a01 	vstr	s1, [r0, #4]
 8009404:	4464      	add	r4, ip
 8009406:	ed83 8a00 	vstr	s16, [r3]
 800940a:	edc3 4a01 	vstr	s9, [r3, #4]
 800940e:	4460      	add	r0, ip
 8009410:	ed81 4a00 	vstr	s8, [r1]
 8009414:	edc1 5a01 	vstr	s11, [r1, #4]
 8009418:	4463      	add	r3, ip
 800941a:	edc2 6a00 	vstr	s13, [r2]
 800941e:	edc2 7a01 	vstr	s15, [r2, #4]
 8009422:	4461      	add	r1, ip
 8009424:	4462      	add	r2, ip
 8009426:	d893      	bhi.n	8009350 <arm_radix4_butterfly_f32+0x1e4>
 8009428:	9a01      	ldr	r2, [sp, #4]
 800942a:	9b00      	ldr	r3, [sp, #0]
 800942c:	4417      	add	r7, r2
 800942e:	9a02      	ldr	r2, [sp, #8]
 8009430:	4496      	add	lr, r2
 8009432:	9a03      	ldr	r2, [sp, #12]
 8009434:	4490      	add	r8, r2
 8009436:	9a05      	ldr	r2, [sp, #20]
 8009438:	3301      	adds	r3, #1
 800943a:	4293      	cmp	r3, r2
 800943c:	9300      	str	r3, [sp, #0]
 800943e:	f106 0608 	add.w	r6, r6, #8
 8009442:	f109 0908 	add.w	r9, r9, #8
 8009446:	f67f af6f 	bls.w	8009328 <arm_radix4_butterfly_f32+0x1bc>
 800944a:	9b06      	ldr	r3, [sp, #24]
 800944c:	9a07      	ldr	r2, [sp, #28]
 800944e:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009452:	0892      	lsrs	r2, r2, #2
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	b29b      	uxth	r3, r3
 8009458:	2a04      	cmp	r2, #4
 800945a:	9207      	str	r2, [sp, #28]
 800945c:	9306      	str	r3, [sp, #24]
 800945e:	d902      	bls.n	8009466 <arm_radix4_butterfly_f32+0x2fa>
 8009460:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 8009464:	e747      	b.n	80092f6 <arm_radix4_butterfly_f32+0x18a>
 8009466:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009468:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800946a:	3320      	adds	r3, #32
 800946c:	ed53 4a04 	vldr	s9, [r3, #-16]
 8009470:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 8009474:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 8009478:	ed53 5a01 	vldr	s11, [r3, #-4]
 800947c:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 8009480:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 8009484:	ed13 7a02 	vldr	s14, [r3, #-8]
 8009488:	ed53 7a03 	vldr	s15, [r3, #-12]
 800948c:	ee34 3a24 	vadd.f32	s6, s8, s9
 8009490:	ee76 3a07 	vadd.f32	s7, s12, s14
 8009494:	ee34 4a64 	vsub.f32	s8, s8, s9
 8009498:	ee36 7a47 	vsub.f32	s14, s12, s14
 800949c:	ee75 4a65 	vsub.f32	s9, s10, s11
 80094a0:	ee35 6a25 	vadd.f32	s12, s10, s11
 80094a4:	ee76 5aa7 	vadd.f32	s11, s13, s15
 80094a8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80094ac:	ee73 2a23 	vadd.f32	s5, s6, s7
 80094b0:	ee35 5a86 	vadd.f32	s10, s11, s12
 80094b4:	ee73 3a63 	vsub.f32	s7, s6, s7
 80094b8:	ee77 6ac7 	vsub.f32	s13, s15, s14
 80094bc:	ee34 3a24 	vadd.f32	s6, s8, s9
 80094c0:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80094c4:	ee74 4a64 	vsub.f32	s9, s8, s9
 80094c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80094cc:	3a01      	subs	r2, #1
 80094ce:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 80094d2:	ed43 3a06 	vstr	s7, [r3, #-24]	; 0xffffffe8
 80094d6:	ed03 3a04 	vstr	s6, [r3, #-16]
 80094da:	ed43 4a02 	vstr	s9, [r3, #-8]
 80094de:	ed03 5a07 	vstr	s10, [r3, #-28]	; 0xffffffe4
 80094e2:	ed03 6a05 	vstr	s12, [r3, #-20]	; 0xffffffec
 80094e6:	ed43 6a03 	vstr	s13, [r3, #-12]
 80094ea:	ed43 7a01 	vstr	s15, [r3, #-4]
 80094ee:	f103 0320 	add.w	r3, r3, #32
 80094f2:	d1bb      	bne.n	800946c <arm_radix4_butterfly_f32+0x300>
 80094f4:	b00d      	add	sp, #52	; 0x34
 80094f6:	ecbd 8b06 	vpop	{d8-d10}
 80094fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094fe:	bf00      	nop

08009500 <arm_radix4_butterfly_inverse_f32>:
 8009500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009504:	ed2d 8b08 	vpush	{d8-d11}
 8009508:	b08d      	sub	sp, #52	; 0x34
 800950a:	468a      	mov	sl, r1
 800950c:	9300      	str	r3, [sp, #0]
 800950e:	0889      	lsrs	r1, r1, #2
 8009510:	9c00      	ldr	r4, [sp, #0]
 8009512:	9103      	str	r1, [sp, #12]
 8009514:	460d      	mov	r5, r1
 8009516:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800951a:	461f      	mov	r7, r3
 800951c:	46ab      	mov	fp, r5
 800951e:	ea4f 0cc5 	mov.w	ip, r5, lsl #3
 8009522:	eba1 08c5 	sub.w	r8, r1, r5, lsl #3
 8009526:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800952a:	0125      	lsls	r5, r4, #4
 800952c:	00e4      	lsls	r4, r4, #3
 800952e:	9402      	str	r4, [sp, #8]
 8009530:	9501      	str	r5, [sp, #4]
 8009532:	4606      	mov	r6, r0
 8009534:	4691      	mov	r9, r2
 8009536:	eb07 0e47 	add.w	lr, r7, r7, lsl #1
 800953a:	9009      	str	r0, [sp, #36]	; 0x24
 800953c:	f8cd b010 	str.w	fp, [sp, #16]
 8009540:	f10c 0004 	add.w	r0, ip, #4
 8009544:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009548:	f8cd a008 	str.w	sl, [sp, #8]
 800954c:	f8dd a004 	ldr.w	sl, [sp, #4]
 8009550:	920a      	str	r2, [sp, #40]	; 0x28
 8009552:	4430      	add	r0, r6
 8009554:	4632      	mov	r2, r6
 8009556:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
 800955a:	4647      	mov	r7, r8
 800955c:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8009560:	3604      	adds	r6, #4
 8009562:	464d      	mov	r5, r9
 8009564:	464c      	mov	r4, r9
 8009566:	edd2 4a01 	vldr	s9, [r2, #4]
 800956a:	ed10 4a01 	vldr	s8, [r0, #-4]
 800956e:	ed16 6a01 	vldr	s12, [r6, #-4]
 8009572:	edd1 6a00 	vldr	s13, [r1]
 8009576:	ed97 7a01 	vldr	s14, [r7, #4]
 800957a:	edd3 7a01 	vldr	s15, [r3, #4]
 800957e:	edd3 5a00 	vldr	s11, [r3]
 8009582:	ed91 5a01 	vldr	s10, [r1, #4]
 8009586:	ed99 3a00 	vldr	s6, [r9]
 800958a:	edd9 3a01 	vldr	s7, [r9, #4]
 800958e:	ee36 2a26 	vadd.f32	s4, s12, s13
 8009592:	ee74 2a25 	vadd.f32	s5, s8, s11
 8009596:	ee34 1a85 	vadd.f32	s2, s9, s10
 800959a:	ee77 1a27 	vadd.f32	s3, s14, s15
 800959e:	ee32 8a22 	vadd.f32	s16, s4, s5
 80095a2:	ee71 0a21 	vadd.f32	s1, s2, s3
 80095a6:	ee36 6a66 	vsub.f32	s12, s12, s13
 80095aa:	ee74 5a65 	vsub.f32	s11, s8, s11
 80095ae:	ee34 5ac5 	vsub.f32	s10, s9, s10
 80095b2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80095b6:	ed06 8a01 	vstr	s16, [r6, #-4]
 80095ba:	edc2 0a01 	vstr	s1, [r2, #4]
 80095be:	ed94 4a00 	vldr	s8, [r4]
 80095c2:	edd5 6a00 	vldr	s13, [r5]
 80095c6:	edd5 7a01 	vldr	s15, [r5, #4]
 80095ca:	ee72 4a62 	vsub.f32	s9, s4, s5
 80095ce:	ee71 1a61 	vsub.f32	s3, s2, s3
 80095d2:	ee75 2a25 	vadd.f32	s5, s10, s11
 80095d6:	ed94 1a01 	vldr	s2, [r4, #4]
 80095da:	ee36 2a47 	vsub.f32	s4, s12, s14
 80095de:	ee36 7a07 	vadd.f32	s14, s12, s14
 80095e2:	ee35 6a65 	vsub.f32	s12, s10, s11
 80095e6:	ee62 0a04 	vmul.f32	s1, s4, s8
 80095ea:	ee21 5a83 	vmul.f32	s10, s3, s6
 80095ee:	ee22 2a01 	vmul.f32	s4, s4, s2
 80095f2:	ee22 4a84 	vmul.f32	s8, s5, s8
 80095f6:	ee22 1a81 	vmul.f32	s2, s5, s2
 80095fa:	ee67 5a26 	vmul.f32	s11, s14, s13
 80095fe:	ee64 2a83 	vmul.f32	s5, s9, s6
 8009602:	ee66 6a26 	vmul.f32	s13, s12, s13
 8009606:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800960a:	ee26 6a27 	vmul.f32	s12, s12, s15
 800960e:	ee61 1aa3 	vmul.f32	s3, s3, s7
 8009612:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009616:	ee30 3ac1 	vsub.f32	s6, s1, s2
 800961a:	ee34 4a02 	vadd.f32	s8, s8, s4
 800961e:	ee72 3ae1 	vsub.f32	s7, s5, s3
 8009622:	ee35 5a24 	vadd.f32	s10, s10, s9
 8009626:	ee35 7ac6 	vsub.f32	s14, s11, s12
 800962a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800962e:	3208      	adds	r2, #8
 8009630:	4542      	cmp	r2, r8
 8009632:	ed40 3a01 	vstr	s7, [r0, #-4]
 8009636:	f106 0608 	add.w	r6, r6, #8
 800963a:	ed87 5a01 	vstr	s10, [r7, #4]
 800963e:	44d1      	add	r9, sl
 8009640:	ed81 3a00 	vstr	s6, [r1]
 8009644:	ed81 4a01 	vstr	s8, [r1, #4]
 8009648:	445c      	add	r4, fp
 800964a:	ed83 7a00 	vstr	s14, [r3]
 800964e:	edc3 7a01 	vstr	s15, [r3, #4]
 8009652:	4475      	add	r5, lr
 8009654:	f100 0008 	add.w	r0, r0, #8
 8009658:	f107 0708 	add.w	r7, r7, #8
 800965c:	f101 0108 	add.w	r1, r1, #8
 8009660:	f103 0308 	add.w	r3, r3, #8
 8009664:	f47f af7f 	bne.w	8009566 <arm_radix4_butterfly_inverse_f32+0x66>
 8009668:	9b00      	ldr	r3, [sp, #0]
 800966a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
 800966e:	f8dd b010 	ldr.w	fp, [sp, #16]
 8009672:	f8dd a008 	ldr.w	sl, [sp, #8]
 8009676:	920b      	str	r2, [sp, #44]	; 0x2c
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	b29b      	uxth	r3, r3
 800967c:	2a04      	cmp	r2, #4
 800967e:	9306      	str	r3, [sp, #24]
 8009680:	f240 80b9 	bls.w	80097f6 <arm_radix4_butterfly_inverse_f32+0x2f6>
 8009684:	9207      	str	r2, [sp, #28]
 8009686:	9806      	ldr	r0, [sp, #24]
 8009688:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800968a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800968c:	ea4f 039b 	mov.w	r3, fp, lsr #2
 8009690:	4619      	mov	r1, r3
 8009692:	9308      	str	r3, [sp, #32]
 8009694:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8009698:	1e4a      	subs	r2, r1, #1
 800969a:	00db      	lsls	r3, r3, #3
 800969c:	9205      	str	r2, [sp, #20]
 800969e:	9303      	str	r3, [sp, #12]
 80096a0:	010a      	lsls	r2, r1, #4
 80096a2:	0103      	lsls	r3, r0, #4
 80096a4:	9204      	str	r2, [sp, #16]
 80096a6:	9302      	str	r3, [sp, #8]
 80096a8:	00c2      	lsls	r2, r0, #3
 80096aa:	2300      	movs	r3, #0
 80096ac:	eb06 09c1 	add.w	r9, r6, r1, lsl #3
 80096b0:	9201      	str	r2, [sp, #4]
 80096b2:	46b8      	mov	r8, r7
 80096b4:	46be      	mov	lr, r7
 80096b6:	9300      	str	r3, [sp, #0]
 80096b8:	9b04      	ldr	r3, [sp, #16]
 80096ba:	ed97 1a00 	vldr	s2, [r7]
 80096be:	edd7 1a01 	vldr	s3, [r7, #4]
 80096c2:	ed9e 2a00 	vldr	s4, [lr]
 80096c6:	edde 2a01 	vldr	s5, [lr, #4]
 80096ca:	ed98 3a00 	vldr	s6, [r8]
 80096ce:	edd8 3a01 	vldr	s7, [r8, #4]
 80096d2:	9d00      	ldr	r5, [sp, #0]
 80096d4:	18f1      	adds	r1, r6, r3
 80096d6:	eb09 0203 	add.w	r2, r9, r3
 80096da:	1d34      	adds	r4, r6, #4
 80096dc:	464b      	mov	r3, r9
 80096de:	4630      	mov	r0, r6
 80096e0:	ed90 4a01 	vldr	s8, [r0, #4]
 80096e4:	ed14 6a01 	vldr	s12, [r4, #-4]
 80096e8:	ed91 7a00 	vldr	s14, [r1]
 80096ec:	edd2 7a00 	vldr	s15, [r2]
 80096f0:	ed93 5a01 	vldr	s10, [r3, #4]
 80096f4:	edd1 4a01 	vldr	s9, [r1, #4]
 80096f8:	edd2 5a01 	vldr	s11, [r2, #4]
 80096fc:	edd3 6a00 	vldr	s13, [r3]
 8009700:	ee76 0a07 	vadd.f32	s1, s12, s14
 8009704:	ee36 8aa7 	vadd.f32	s16, s13, s15
 8009708:	ee36 6a47 	vsub.f32	s12, s12, s14
 800970c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8009710:	ee74 8a24 	vadd.f32	s17, s8, s9
 8009714:	ee74 7a64 	vsub.f32	s15, s8, s9
 8009718:	ee35 7a65 	vsub.f32	s14, s10, s11
 800971c:	ee35 4a25 	vadd.f32	s8, s10, s11
 8009720:	ee70 4ac8 	vsub.f32	s9, s1, s16
 8009724:	ee76 5a47 	vsub.f32	s11, s12, s14
 8009728:	ee38 5ac4 	vsub.f32	s10, s17, s8
 800972c:	ee36 7a07 	vadd.f32	s14, s12, s14
 8009730:	ee37 6aa6 	vadd.f32	s12, s15, s13
 8009734:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009738:	ee24 ba82 	vmul.f32	s22, s9, s4
 800973c:	ee65 aa22 	vmul.f32	s21, s10, s5
 8009740:	ee64 4aa2 	vmul.f32	s9, s9, s5
 8009744:	ee25 aa81 	vmul.f32	s20, s11, s2
 8009748:	ee66 9a21 	vmul.f32	s19, s12, s3
 800974c:	ee27 9a03 	vmul.f32	s18, s14, s6
 8009750:	ee67 6aa3 	vmul.f32	s13, s15, s7
 8009754:	ee25 5a02 	vmul.f32	s10, s10, s4
 8009758:	ee65 5aa1 	vmul.f32	s11, s11, s3
 800975c:	ee26 6a01 	vmul.f32	s12, s12, s2
 8009760:	ee27 7a23 	vmul.f32	s14, s14, s7
 8009764:	ee67 7a83 	vmul.f32	s15, s15, s6
 8009768:	ee70 0a88 	vadd.f32	s1, s1, s16
 800976c:	ee35 5a24 	vadd.f32	s10, s10, s9
 8009770:	ee38 4a84 	vadd.f32	s8, s17, s8
 8009774:	ee3b 8a6a 	vsub.f32	s16, s22, s21
 8009778:	ee7a 4a69 	vsub.f32	s9, s20, s19
 800977c:	ee36 6a25 	vadd.f32	s12, s12, s11
 8009780:	ee79 6a66 	vsub.f32	s13, s18, s13
 8009784:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009788:	445d      	add	r5, fp
 800978a:	45aa      	cmp	sl, r5
 800978c:	ed44 0a01 	vstr	s1, [r4, #-4]
 8009790:	ed80 4a01 	vstr	s8, [r0, #4]
 8009794:	4464      	add	r4, ip
 8009796:	ed83 8a00 	vstr	s16, [r3]
 800979a:	ed83 5a01 	vstr	s10, [r3, #4]
 800979e:	4460      	add	r0, ip
 80097a0:	edc1 4a00 	vstr	s9, [r1]
 80097a4:	ed81 6a01 	vstr	s12, [r1, #4]
 80097a8:	4463      	add	r3, ip
 80097aa:	edc2 6a00 	vstr	s13, [r2]
 80097ae:	edc2 7a01 	vstr	s15, [r2, #4]
 80097b2:	4461      	add	r1, ip
 80097b4:	4462      	add	r2, ip
 80097b6:	d893      	bhi.n	80096e0 <arm_radix4_butterfly_inverse_f32+0x1e0>
 80097b8:	9a01      	ldr	r2, [sp, #4]
 80097ba:	9b00      	ldr	r3, [sp, #0]
 80097bc:	4417      	add	r7, r2
 80097be:	9a02      	ldr	r2, [sp, #8]
 80097c0:	4496      	add	lr, r2
 80097c2:	9a03      	ldr	r2, [sp, #12]
 80097c4:	4490      	add	r8, r2
 80097c6:	9a05      	ldr	r2, [sp, #20]
 80097c8:	3301      	adds	r3, #1
 80097ca:	4293      	cmp	r3, r2
 80097cc:	9300      	str	r3, [sp, #0]
 80097ce:	f106 0608 	add.w	r6, r6, #8
 80097d2:	f109 0908 	add.w	r9, r9, #8
 80097d6:	f67f af6f 	bls.w	80096b8 <arm_radix4_butterfly_inverse_f32+0x1b8>
 80097da:	9b06      	ldr	r3, [sp, #24]
 80097dc:	9a07      	ldr	r2, [sp, #28]
 80097de:	f8dd b020 	ldr.w	fp, [sp, #32]
 80097e2:	0892      	lsrs	r2, r2, #2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	2a04      	cmp	r2, #4
 80097ea:	9207      	str	r2, [sp, #28]
 80097ec:	9306      	str	r3, [sp, #24]
 80097ee:	d902      	bls.n	80097f6 <arm_radix4_butterfly_inverse_f32+0x2f6>
 80097f0:	ea4f 0ccb 	mov.w	ip, fp, lsl #3
 80097f4:	e747      	b.n	8009686 <arm_radix4_butterfly_inverse_f32+0x186>
 80097f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097fa:	3320      	adds	r3, #32
 80097fc:	ed53 4a04 	vldr	s9, [r3, #-16]
 8009800:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8
 8009804:	ed13 5a05 	vldr	s10, [r3, #-20]	; 0xffffffec
 8009808:	ed53 5a01 	vldr	s11, [r3, #-4]
 800980c:	ed53 6a07 	vldr	s13, [r3, #-28]	; 0xffffffe4
 8009810:	ed13 4a08 	vldr	s8, [r3, #-32]	; 0xffffffe0
 8009814:	ed53 7a02 	vldr	s15, [r3, #-8]
 8009818:	ed13 7a03 	vldr	s14, [r3, #-12]
 800981c:	ee34 3a24 	vadd.f32	s6, s8, s9
 8009820:	ee76 3a27 	vadd.f32	s7, s12, s15
 8009824:	ee34 4a64 	vsub.f32	s8, s8, s9
 8009828:	ee76 7a67 	vsub.f32	s15, s12, s15
 800982c:	ee75 4a65 	vsub.f32	s9, s10, s11
 8009830:	ee35 6a25 	vadd.f32	s12, s10, s11
 8009834:	ee76 5a87 	vadd.f32	s11, s13, s14
 8009838:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800983c:	ee73 2a23 	vadd.f32	s5, s6, s7
 8009840:	ee74 6a24 	vadd.f32	s13, s8, s9
 8009844:	ee37 5a27 	vadd.f32	s10, s14, s15
 8009848:	ee73 3a63 	vsub.f32	s7, s6, s7
 800984c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009850:	ee34 3a64 	vsub.f32	s6, s8, s9
 8009854:	ee75 4a86 	vadd.f32	s9, s11, s12
 8009858:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800985c:	ee62 2a80 	vmul.f32	s5, s5, s0
 8009860:	ee26 7a00 	vmul.f32	s14, s12, s0
 8009864:	ee63 5a80 	vmul.f32	s11, s7, s0
 8009868:	ee23 4a00 	vmul.f32	s8, s6, s0
 800986c:	ee66 6a80 	vmul.f32	s13, s13, s0
 8009870:	ee64 4a80 	vmul.f32	s9, s9, s0
 8009874:	ee25 6a00 	vmul.f32	s12, s10, s0
 8009878:	ee67 7a80 	vmul.f32	s15, s15, s0
 800987c:	3a01      	subs	r2, #1
 800987e:	ed43 2a08 	vstr	s5, [r3, #-32]	; 0xffffffe0
 8009882:	ed43 5a06 	vstr	s11, [r3, #-24]	; 0xffffffe8
 8009886:	ed03 4a04 	vstr	s8, [r3, #-16]
 800988a:	ed43 6a02 	vstr	s13, [r3, #-8]
 800988e:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 8009892:	ed03 7a05 	vstr	s14, [r3, #-20]	; 0xffffffec
 8009896:	ed03 6a03 	vstr	s12, [r3, #-12]
 800989a:	ed43 7a01 	vstr	s15, [r3, #-4]
 800989e:	f103 0320 	add.w	r3, r3, #32
 80098a2:	d1ab      	bne.n	80097fc <arm_radix4_butterfly_inverse_f32+0x2fc>
 80098a4:	b00d      	add	sp, #52	; 0x34
 80098a6:	ecbd 8b08 	vpop	{d8-d11}
 80098aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ae:	bf00      	nop

080098b0 <arm_cfft_radix4_f32>:
 80098b0:	b570      	push	{r4, r5, r6, lr}
 80098b2:	7883      	ldrb	r3, [r0, #2]
 80098b4:	4604      	mov	r4, r0
 80098b6:	2b01      	cmp	r3, #1
 80098b8:	460d      	mov	r5, r1
 80098ba:	4608      	mov	r0, r1
 80098bc:	6862      	ldr	r2, [r4, #4]
 80098be:	8821      	ldrh	r1, [r4, #0]
 80098c0:	89a3      	ldrh	r3, [r4, #12]
 80098c2:	d005      	beq.n	80098d0 <arm_cfft_radix4_f32+0x20>
 80098c4:	f7ff fc52 	bl	800916c <arm_radix4_butterfly_f32>
 80098c8:	78e3      	ldrb	r3, [r4, #3]
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d007      	beq.n	80098de <arm_cfft_radix4_f32+0x2e>
 80098ce:	bd70      	pop	{r4, r5, r6, pc}
 80098d0:	ed94 0a04 	vldr	s0, [r4, #16]
 80098d4:	f7ff fe14 	bl	8009500 <arm_radix4_butterfly_inverse_f32>
 80098d8:	78e3      	ldrb	r3, [r4, #3]
 80098da:	2b01      	cmp	r3, #1
 80098dc:	d1f7      	bne.n	80098ce <arm_cfft_radix4_f32+0x1e>
 80098de:	4628      	mov	r0, r5
 80098e0:	8821      	ldrh	r1, [r4, #0]
 80098e2:	89e2      	ldrh	r2, [r4, #14]
 80098e4:	68a3      	ldr	r3, [r4, #8]
 80098e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80098ea:	f000 b8e9 	b.w	8009ac0 <arm_bitreversal_f32>
 80098ee:	bf00      	nop

080098f0 <arm_cmplx_mag_f32>:
 80098f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098f4:	ea5f 0892 	movs.w	r8, r2, lsr #2
 80098f8:	b084      	sub	sp, #16
 80098fa:	d07f      	beq.n	80099fc <arm_cmplx_mag_f32+0x10c>
 80098fc:	2700      	movs	r7, #0
 80098fe:	f100 0420 	add.w	r4, r0, #32
 8009902:	f101 0510 	add.w	r5, r1, #16
 8009906:	4646      	mov	r6, r8
 8009908:	e05a      	b.n	80099c0 <arm_cmplx_mag_f32+0xd0>
 800990a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800990e:	eeb4 0a40 	vcmp.f32	s0, s0
 8009912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009916:	f040 80a4 	bne.w	8009a62 <arm_cmplx_mag_f32+0x172>
 800991a:	ed05 0a04 	vstr	s0, [r5, #-16]
 800991e:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8009922:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8009926:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800992a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800992e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009932:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800993a:	f2c0 808f 	blt.w	8009a5c <arm_cmplx_mag_f32+0x16c>
 800993e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009942:	eeb4 0a40 	vcmp.f32	s0, s0
 8009946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800994a:	f040 80af 	bne.w	8009aac <arm_cmplx_mag_f32+0x1bc>
 800994e:	ed05 0a03 	vstr	s0, [r5, #-12]
 8009952:	ed54 7a04 	vldr	s15, [r4, #-16]
 8009956:	ed14 0a03 	vldr	s0, [r4, #-12]
 800995a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800995e:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009962:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009966:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800996a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800996e:	db72      	blt.n	8009a56 <arm_cmplx_mag_f32+0x166>
 8009970:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009974:	eeb4 0a40 	vcmp.f32	s0, s0
 8009978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800997c:	f040 808c 	bne.w	8009a98 <arm_cmplx_mag_f32+0x1a8>
 8009980:	ed05 0a02 	vstr	s0, [r5, #-8]
 8009984:	ed54 7a02 	vldr	s15, [r4, #-8]
 8009988:	ed14 0a01 	vldr	s0, [r4, #-4]
 800998c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009990:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009994:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009998:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800999c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099a0:	db20      	blt.n	80099e4 <arm_cmplx_mag_f32+0xf4>
 80099a2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80099a6:	eeb4 0a40 	vcmp.f32	s0, s0
 80099aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099ae:	d169      	bne.n	8009a84 <arm_cmplx_mag_f32+0x194>
 80099b0:	3e01      	subs	r6, #1
 80099b2:	ed05 0a01 	vstr	s0, [r5, #-4]
 80099b6:	f104 0420 	add.w	r4, r4, #32
 80099ba:	f105 0510 	add.w	r5, r5, #16
 80099be:	d019      	beq.n	80099f4 <arm_cmplx_mag_f32+0x104>
 80099c0:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 80099c4:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 80099c8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80099cc:	ee20 0a00 	vmul.f32	s0, s0, s0
 80099d0:	ee77 7a80 	vadd.f32	s15, s15, s0
 80099d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80099d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099dc:	da95      	bge.n	800990a <arm_cmplx_mag_f32+0x1a>
 80099de:	f845 7c10 	str.w	r7, [r5, #-16]
 80099e2:	e79c      	b.n	800991e <arm_cmplx_mag_f32+0x2e>
 80099e4:	3e01      	subs	r6, #1
 80099e6:	f845 7c04 	str.w	r7, [r5, #-4]
 80099ea:	f104 0420 	add.w	r4, r4, #32
 80099ee:	f105 0510 	add.w	r5, r5, #16
 80099f2:	d1e5      	bne.n	80099c0 <arm_cmplx_mag_f32+0xd0>
 80099f4:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 80099f8:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 80099fc:	f012 0503 	ands.w	r5, r2, #3
 8009a00:	d026      	beq.n	8009a50 <arm_cmplx_mag_f32+0x160>
 8009a02:	2600      	movs	r6, #0
 8009a04:	f100 0408 	add.w	r4, r0, #8
 8009a08:	e00c      	b.n	8009a24 <arm_cmplx_mag_f32+0x134>
 8009a0a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009a0e:	eeb4 0a40 	vcmp.f32	s0, s0
 8009a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a16:	d12e      	bne.n	8009a76 <arm_cmplx_mag_f32+0x186>
 8009a18:	3d01      	subs	r5, #1
 8009a1a:	ed01 0a01 	vstr	s0, [r1, #-4]
 8009a1e:	f104 0408 	add.w	r4, r4, #8
 8009a22:	d015      	beq.n	8009a50 <arm_cmplx_mag_f32+0x160>
 8009a24:	ed54 7a02 	vldr	s15, [r4, #-8]
 8009a28:	ed14 0a01 	vldr	s0, [r4, #-4]
 8009a2c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009a30:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009a34:	3104      	adds	r1, #4
 8009a36:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009a3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a42:	dae2      	bge.n	8009a0a <arm_cmplx_mag_f32+0x11a>
 8009a44:	3d01      	subs	r5, #1
 8009a46:	f841 6c04 	str.w	r6, [r1, #-4]
 8009a4a:	f104 0408 	add.w	r4, r4, #8
 8009a4e:	d1e9      	bne.n	8009a24 <arm_cmplx_mag_f32+0x134>
 8009a50:	b004      	add	sp, #16
 8009a52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a56:	f845 7c08 	str.w	r7, [r5, #-8]
 8009a5a:	e793      	b.n	8009984 <arm_cmplx_mag_f32+0x94>
 8009a5c:	f845 7c0c 	str.w	r7, [r5, #-12]
 8009a60:	e777      	b.n	8009952 <arm_cmplx_mag_f32+0x62>
 8009a62:	eeb0 0a67 	vmov.f32	s0, s15
 8009a66:	9203      	str	r2, [sp, #12]
 8009a68:	9102      	str	r1, [sp, #8]
 8009a6a:	9001      	str	r0, [sp, #4]
 8009a6c:	f001 fdf2 	bl	800b654 <sqrtf>
 8009a70:	a801      	add	r0, sp, #4
 8009a72:	c807      	ldmia	r0, {r0, r1, r2}
 8009a74:	e751      	b.n	800991a <arm_cmplx_mag_f32+0x2a>
 8009a76:	eeb0 0a67 	vmov.f32	s0, s15
 8009a7a:	9101      	str	r1, [sp, #4]
 8009a7c:	f001 fdea 	bl	800b654 <sqrtf>
 8009a80:	9901      	ldr	r1, [sp, #4]
 8009a82:	e7c9      	b.n	8009a18 <arm_cmplx_mag_f32+0x128>
 8009a84:	eeb0 0a67 	vmov.f32	s0, s15
 8009a88:	9203      	str	r2, [sp, #12]
 8009a8a:	9102      	str	r1, [sp, #8]
 8009a8c:	9001      	str	r0, [sp, #4]
 8009a8e:	f001 fde1 	bl	800b654 <sqrtf>
 8009a92:	a801      	add	r0, sp, #4
 8009a94:	c807      	ldmia	r0, {r0, r1, r2}
 8009a96:	e78b      	b.n	80099b0 <arm_cmplx_mag_f32+0xc0>
 8009a98:	eeb0 0a67 	vmov.f32	s0, s15
 8009a9c:	9203      	str	r2, [sp, #12]
 8009a9e:	9102      	str	r1, [sp, #8]
 8009aa0:	9001      	str	r0, [sp, #4]
 8009aa2:	f001 fdd7 	bl	800b654 <sqrtf>
 8009aa6:	a801      	add	r0, sp, #4
 8009aa8:	c807      	ldmia	r0, {r0, r1, r2}
 8009aaa:	e769      	b.n	8009980 <arm_cmplx_mag_f32+0x90>
 8009aac:	eeb0 0a67 	vmov.f32	s0, s15
 8009ab0:	9203      	str	r2, [sp, #12]
 8009ab2:	9102      	str	r1, [sp, #8]
 8009ab4:	9001      	str	r0, [sp, #4]
 8009ab6:	f001 fdcd 	bl	800b654 <sqrtf>
 8009aba:	a801      	add	r0, sp, #4
 8009abc:	c807      	ldmia	r0, {r0, r1, r2}
 8009abe:	e746      	b.n	800994e <arm_cmplx_mag_f32+0x5e>

08009ac0 <arm_bitreversal_f32>:
 8009ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ac4:	b085      	sub	sp, #20
 8009ac6:	0849      	lsrs	r1, r1, #1
 8009ac8:	0052      	lsls	r2, r2, #1
 8009aca:	2400      	movs	r4, #0
 8009acc:	9203      	str	r2, [sp, #12]
 8009ace:	1e8a      	subs	r2, r1, #2
 8009ad0:	9101      	str	r1, [sp, #4]
 8009ad2:	f101 0c01 	add.w	ip, r1, #1
 8009ad6:	9202      	str	r2, [sp, #8]
 8009ad8:	4621      	mov	r1, r4
 8009ada:	4622      	mov	r2, r4
 8009adc:	9d01      	ldr	r5, [sp, #4]
 8009ade:	3101      	adds	r1, #1
 8009ae0:	442a      	add	r2, r5
 8009ae2:	00c9      	lsls	r1, r1, #3
 8009ae4:	00d2      	lsls	r2, r2, #3
 8009ae6:	1846      	adds	r6, r0, r1
 8009ae8:	1885      	adds	r5, r0, r2
 8009aea:	3104      	adds	r1, #4
 8009aec:	3204      	adds	r2, #4
 8009aee:	6837      	ldr	r7, [r6, #0]
 8009af0:	f8d5 e000 	ldr.w	lr, [r5]
 8009af4:	f8c6 e000 	str.w	lr, [r6]
 8009af8:	4401      	add	r1, r0
 8009afa:	4402      	add	r2, r0
 8009afc:	602f      	str	r7, [r5, #0]
 8009afe:	3402      	adds	r4, #2
 8009b00:	680e      	ldr	r6, [r1, #0]
 8009b02:	f8d2 9000 	ldr.w	r9, [r2]
 8009b06:	f8c1 9000 	str.w	r9, [r1]
 8009b0a:	b2a4      	uxth	r4, r4
 8009b0c:	6016      	str	r6, [r2, #0]
 8009b0e:	eb04 050c 	add.w	r5, r4, ip
 8009b12:	881a      	ldrh	r2, [r3, #0]
 8009b14:	00ed      	lsls	r5, r5, #3
 8009b16:	eb00 0e05 	add.w	lr, r0, r5
 8009b1a:	3504      	adds	r5, #4
 8009b1c:	9500      	str	r5, [sp, #0]
 8009b1e:	eb0c 0102 	add.w	r1, ip, r2
 8009b22:	9d02      	ldr	r5, [sp, #8]
 8009b24:	00c9      	lsls	r1, r1, #3
 8009b26:	00e7      	lsls	r7, r4, #3
 8009b28:	00d6      	lsls	r6, r2, #3
 8009b2a:	f101 0b04 	add.w	fp, r1, #4
 8009b2e:	eb00 0901 	add.w	r9, r0, r1
 8009b32:	42ac      	cmp	r4, r5
 8009b34:	9903      	ldr	r1, [sp, #12]
 8009b36:	9d00      	ldr	r5, [sp, #0]
 8009b38:	eb00 0807 	add.w	r8, r0, r7
 8009b3c:	eb00 0a06 	add.w	sl, r0, r6
 8009b40:	f107 0704 	add.w	r7, r7, #4
 8009b44:	f106 0604 	add.w	r6, r6, #4
 8009b48:	440b      	add	r3, r1
 8009b4a:	4407      	add	r7, r0
 8009b4c:	4406      	add	r6, r0
 8009b4e:	4621      	mov	r1, r4
 8009b50:	4405      	add	r5, r0
 8009b52:	4483      	add	fp, r0
 8009b54:	d820      	bhi.n	8009b98 <arm_bitreversal_f32+0xd8>
 8009b56:	42a2      	cmp	r2, r4
 8009b58:	d9c0      	bls.n	8009adc <arm_bitreversal_f32+0x1c>
 8009b5a:	edd8 7a00 	vldr	s15, [r8]
 8009b5e:	ed9a 7a00 	vldr	s14, [sl]
 8009b62:	ed88 7a00 	vstr	s14, [r8]
 8009b66:	edca 7a00 	vstr	s15, [sl]
 8009b6a:	f8d7 8000 	ldr.w	r8, [r7]
 8009b6e:	f8d6 a000 	ldr.w	sl, [r6]
 8009b72:	f8c7 a000 	str.w	sl, [r7]
 8009b76:	f8c6 8000 	str.w	r8, [r6]
 8009b7a:	f8de 6000 	ldr.w	r6, [lr]
 8009b7e:	f8d9 7000 	ldr.w	r7, [r9]
 8009b82:	f8ce 7000 	str.w	r7, [lr]
 8009b86:	f8c9 6000 	str.w	r6, [r9]
 8009b8a:	682e      	ldr	r6, [r5, #0]
 8009b8c:	f8db 7000 	ldr.w	r7, [fp]
 8009b90:	602f      	str	r7, [r5, #0]
 8009b92:	f8cb 6000 	str.w	r6, [fp]
 8009b96:	e7a1      	b.n	8009adc <arm_bitreversal_f32+0x1c>
 8009b98:	b005      	add	sp, #20
 8009b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b9e:	bf00      	nop

08009ba0 <__errno>:
 8009ba0:	4b01      	ldr	r3, [pc, #4]	; (8009ba8 <__errno+0x8>)
 8009ba2:	6818      	ldr	r0, [r3, #0]
 8009ba4:	4770      	bx	lr
 8009ba6:	bf00      	nop
 8009ba8:	20000028 	.word	0x20000028

08009bac <__libc_init_array>:
 8009bac:	b570      	push	{r4, r5, r6, lr}
 8009bae:	4e0d      	ldr	r6, [pc, #52]	; (8009be4 <__libc_init_array+0x38>)
 8009bb0:	4c0d      	ldr	r4, [pc, #52]	; (8009be8 <__libc_init_array+0x3c>)
 8009bb2:	1ba4      	subs	r4, r4, r6
 8009bb4:	10a4      	asrs	r4, r4, #2
 8009bb6:	2500      	movs	r5, #0
 8009bb8:	42a5      	cmp	r5, r4
 8009bba:	d109      	bne.n	8009bd0 <__libc_init_array+0x24>
 8009bbc:	4e0b      	ldr	r6, [pc, #44]	; (8009bec <__libc_init_array+0x40>)
 8009bbe:	4c0c      	ldr	r4, [pc, #48]	; (8009bf0 <__libc_init_array+0x44>)
 8009bc0:	f001 fd9e 	bl	800b700 <_init>
 8009bc4:	1ba4      	subs	r4, r4, r6
 8009bc6:	10a4      	asrs	r4, r4, #2
 8009bc8:	2500      	movs	r5, #0
 8009bca:	42a5      	cmp	r5, r4
 8009bcc:	d105      	bne.n	8009bda <__libc_init_array+0x2e>
 8009bce:	bd70      	pop	{r4, r5, r6, pc}
 8009bd0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009bd4:	4798      	blx	r3
 8009bd6:	3501      	adds	r5, #1
 8009bd8:	e7ee      	b.n	8009bb8 <__libc_init_array+0xc>
 8009bda:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009bde:	4798      	blx	r3
 8009be0:	3501      	adds	r5, #1
 8009be2:	e7f2      	b.n	8009bca <__libc_init_array+0x1e>
 8009be4:	080141f0 	.word	0x080141f0
 8009be8:	080141f0 	.word	0x080141f0
 8009bec:	080141f0 	.word	0x080141f0
 8009bf0:	080141f4 	.word	0x080141f4

08009bf4 <malloc>:
 8009bf4:	4b02      	ldr	r3, [pc, #8]	; (8009c00 <malloc+0xc>)
 8009bf6:	4601      	mov	r1, r0
 8009bf8:	6818      	ldr	r0, [r3, #0]
 8009bfa:	f000 b817 	b.w	8009c2c <_malloc_r>
 8009bfe:	bf00      	nop
 8009c00:	20000028 	.word	0x20000028

08009c04 <memcpy>:
 8009c04:	b510      	push	{r4, lr}
 8009c06:	1e43      	subs	r3, r0, #1
 8009c08:	440a      	add	r2, r1
 8009c0a:	4291      	cmp	r1, r2
 8009c0c:	d100      	bne.n	8009c10 <memcpy+0xc>
 8009c0e:	bd10      	pop	{r4, pc}
 8009c10:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c14:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c18:	e7f7      	b.n	8009c0a <memcpy+0x6>

08009c1a <memset>:
 8009c1a:	4402      	add	r2, r0
 8009c1c:	4603      	mov	r3, r0
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	d100      	bne.n	8009c24 <memset+0xa>
 8009c22:	4770      	bx	lr
 8009c24:	f803 1b01 	strb.w	r1, [r3], #1
 8009c28:	e7f9      	b.n	8009c1e <memset+0x4>
	...

08009c2c <_malloc_r>:
 8009c2c:	b570      	push	{r4, r5, r6, lr}
 8009c2e:	1ccd      	adds	r5, r1, #3
 8009c30:	f025 0503 	bic.w	r5, r5, #3
 8009c34:	3508      	adds	r5, #8
 8009c36:	2d0c      	cmp	r5, #12
 8009c38:	bf38      	it	cc
 8009c3a:	250c      	movcc	r5, #12
 8009c3c:	2d00      	cmp	r5, #0
 8009c3e:	4606      	mov	r6, r0
 8009c40:	db01      	blt.n	8009c46 <_malloc_r+0x1a>
 8009c42:	42a9      	cmp	r1, r5
 8009c44:	d903      	bls.n	8009c4e <_malloc_r+0x22>
 8009c46:	230c      	movs	r3, #12
 8009c48:	6033      	str	r3, [r6, #0]
 8009c4a:	2000      	movs	r0, #0
 8009c4c:	bd70      	pop	{r4, r5, r6, pc}
 8009c4e:	f001 f9f5 	bl	800b03c <__malloc_lock>
 8009c52:	4a21      	ldr	r2, [pc, #132]	; (8009cd8 <_malloc_r+0xac>)
 8009c54:	6814      	ldr	r4, [r2, #0]
 8009c56:	4621      	mov	r1, r4
 8009c58:	b991      	cbnz	r1, 8009c80 <_malloc_r+0x54>
 8009c5a:	4c20      	ldr	r4, [pc, #128]	; (8009cdc <_malloc_r+0xb0>)
 8009c5c:	6823      	ldr	r3, [r4, #0]
 8009c5e:	b91b      	cbnz	r3, 8009c68 <_malloc_r+0x3c>
 8009c60:	4630      	mov	r0, r6
 8009c62:	f000 fb87 	bl	800a374 <_sbrk_r>
 8009c66:	6020      	str	r0, [r4, #0]
 8009c68:	4629      	mov	r1, r5
 8009c6a:	4630      	mov	r0, r6
 8009c6c:	f000 fb82 	bl	800a374 <_sbrk_r>
 8009c70:	1c43      	adds	r3, r0, #1
 8009c72:	d124      	bne.n	8009cbe <_malloc_r+0x92>
 8009c74:	230c      	movs	r3, #12
 8009c76:	6033      	str	r3, [r6, #0]
 8009c78:	4630      	mov	r0, r6
 8009c7a:	f001 f9e0 	bl	800b03e <__malloc_unlock>
 8009c7e:	e7e4      	b.n	8009c4a <_malloc_r+0x1e>
 8009c80:	680b      	ldr	r3, [r1, #0]
 8009c82:	1b5b      	subs	r3, r3, r5
 8009c84:	d418      	bmi.n	8009cb8 <_malloc_r+0x8c>
 8009c86:	2b0b      	cmp	r3, #11
 8009c88:	d90f      	bls.n	8009caa <_malloc_r+0x7e>
 8009c8a:	600b      	str	r3, [r1, #0]
 8009c8c:	50cd      	str	r5, [r1, r3]
 8009c8e:	18cc      	adds	r4, r1, r3
 8009c90:	4630      	mov	r0, r6
 8009c92:	f001 f9d4 	bl	800b03e <__malloc_unlock>
 8009c96:	f104 000b 	add.w	r0, r4, #11
 8009c9a:	1d23      	adds	r3, r4, #4
 8009c9c:	f020 0007 	bic.w	r0, r0, #7
 8009ca0:	1ac3      	subs	r3, r0, r3
 8009ca2:	d0d3      	beq.n	8009c4c <_malloc_r+0x20>
 8009ca4:	425a      	negs	r2, r3
 8009ca6:	50e2      	str	r2, [r4, r3]
 8009ca8:	e7d0      	b.n	8009c4c <_malloc_r+0x20>
 8009caa:	428c      	cmp	r4, r1
 8009cac:	684b      	ldr	r3, [r1, #4]
 8009cae:	bf16      	itet	ne
 8009cb0:	6063      	strne	r3, [r4, #4]
 8009cb2:	6013      	streq	r3, [r2, #0]
 8009cb4:	460c      	movne	r4, r1
 8009cb6:	e7eb      	b.n	8009c90 <_malloc_r+0x64>
 8009cb8:	460c      	mov	r4, r1
 8009cba:	6849      	ldr	r1, [r1, #4]
 8009cbc:	e7cc      	b.n	8009c58 <_malloc_r+0x2c>
 8009cbe:	1cc4      	adds	r4, r0, #3
 8009cc0:	f024 0403 	bic.w	r4, r4, #3
 8009cc4:	42a0      	cmp	r0, r4
 8009cc6:	d005      	beq.n	8009cd4 <_malloc_r+0xa8>
 8009cc8:	1a21      	subs	r1, r4, r0
 8009cca:	4630      	mov	r0, r6
 8009ccc:	f000 fb52 	bl	800a374 <_sbrk_r>
 8009cd0:	3001      	adds	r0, #1
 8009cd2:	d0cf      	beq.n	8009c74 <_malloc_r+0x48>
 8009cd4:	6025      	str	r5, [r4, #0]
 8009cd6:	e7db      	b.n	8009c90 <_malloc_r+0x64>
 8009cd8:	20000248 	.word	0x20000248
 8009cdc:	2000024c 	.word	0x2000024c

08009ce0 <__cvt>:
 8009ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ce4:	ec55 4b10 	vmov	r4, r5, d0
 8009ce8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009cea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009cee:	2d00      	cmp	r5, #0
 8009cf0:	460e      	mov	r6, r1
 8009cf2:	4691      	mov	r9, r2
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	bfb8      	it	lt
 8009cf8:	4622      	movlt	r2, r4
 8009cfa:	462b      	mov	r3, r5
 8009cfc:	f027 0720 	bic.w	r7, r7, #32
 8009d00:	bfbb      	ittet	lt
 8009d02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009d06:	461d      	movlt	r5, r3
 8009d08:	2300      	movge	r3, #0
 8009d0a:	232d      	movlt	r3, #45	; 0x2d
 8009d0c:	bfb8      	it	lt
 8009d0e:	4614      	movlt	r4, r2
 8009d10:	2f46      	cmp	r7, #70	; 0x46
 8009d12:	700b      	strb	r3, [r1, #0]
 8009d14:	d004      	beq.n	8009d20 <__cvt+0x40>
 8009d16:	2f45      	cmp	r7, #69	; 0x45
 8009d18:	d100      	bne.n	8009d1c <__cvt+0x3c>
 8009d1a:	3601      	adds	r6, #1
 8009d1c:	2102      	movs	r1, #2
 8009d1e:	e000      	b.n	8009d22 <__cvt+0x42>
 8009d20:	2103      	movs	r1, #3
 8009d22:	ab03      	add	r3, sp, #12
 8009d24:	9301      	str	r3, [sp, #4]
 8009d26:	ab02      	add	r3, sp, #8
 8009d28:	9300      	str	r3, [sp, #0]
 8009d2a:	4632      	mov	r2, r6
 8009d2c:	4653      	mov	r3, sl
 8009d2e:	ec45 4b10 	vmov	d0, r4, r5
 8009d32:	f000 fbbd 	bl	800a4b0 <_dtoa_r>
 8009d36:	2f47      	cmp	r7, #71	; 0x47
 8009d38:	4680      	mov	r8, r0
 8009d3a:	d102      	bne.n	8009d42 <__cvt+0x62>
 8009d3c:	f019 0f01 	tst.w	r9, #1
 8009d40:	d026      	beq.n	8009d90 <__cvt+0xb0>
 8009d42:	2f46      	cmp	r7, #70	; 0x46
 8009d44:	eb08 0906 	add.w	r9, r8, r6
 8009d48:	d111      	bne.n	8009d6e <__cvt+0x8e>
 8009d4a:	f898 3000 	ldrb.w	r3, [r8]
 8009d4e:	2b30      	cmp	r3, #48	; 0x30
 8009d50:	d10a      	bne.n	8009d68 <__cvt+0x88>
 8009d52:	2200      	movs	r2, #0
 8009d54:	2300      	movs	r3, #0
 8009d56:	4620      	mov	r0, r4
 8009d58:	4629      	mov	r1, r5
 8009d5a:	f7f6 fe61 	bl	8000a20 <__aeabi_dcmpeq>
 8009d5e:	b918      	cbnz	r0, 8009d68 <__cvt+0x88>
 8009d60:	f1c6 0601 	rsb	r6, r6, #1
 8009d64:	f8ca 6000 	str.w	r6, [sl]
 8009d68:	f8da 3000 	ldr.w	r3, [sl]
 8009d6c:	4499      	add	r9, r3
 8009d6e:	2200      	movs	r2, #0
 8009d70:	2300      	movs	r3, #0
 8009d72:	4620      	mov	r0, r4
 8009d74:	4629      	mov	r1, r5
 8009d76:	f7f6 fe53 	bl	8000a20 <__aeabi_dcmpeq>
 8009d7a:	b938      	cbnz	r0, 8009d8c <__cvt+0xac>
 8009d7c:	2230      	movs	r2, #48	; 0x30
 8009d7e:	9b03      	ldr	r3, [sp, #12]
 8009d80:	454b      	cmp	r3, r9
 8009d82:	d205      	bcs.n	8009d90 <__cvt+0xb0>
 8009d84:	1c59      	adds	r1, r3, #1
 8009d86:	9103      	str	r1, [sp, #12]
 8009d88:	701a      	strb	r2, [r3, #0]
 8009d8a:	e7f8      	b.n	8009d7e <__cvt+0x9e>
 8009d8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8009d90:	9b03      	ldr	r3, [sp, #12]
 8009d92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d94:	eba3 0308 	sub.w	r3, r3, r8
 8009d98:	4640      	mov	r0, r8
 8009d9a:	6013      	str	r3, [r2, #0]
 8009d9c:	b004      	add	sp, #16
 8009d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009da2 <__exponent>:
 8009da2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009da4:	2900      	cmp	r1, #0
 8009da6:	4604      	mov	r4, r0
 8009da8:	bfba      	itte	lt
 8009daa:	4249      	neglt	r1, r1
 8009dac:	232d      	movlt	r3, #45	; 0x2d
 8009dae:	232b      	movge	r3, #43	; 0x2b
 8009db0:	2909      	cmp	r1, #9
 8009db2:	f804 2b02 	strb.w	r2, [r4], #2
 8009db6:	7043      	strb	r3, [r0, #1]
 8009db8:	dd20      	ble.n	8009dfc <__exponent+0x5a>
 8009dba:	f10d 0307 	add.w	r3, sp, #7
 8009dbe:	461f      	mov	r7, r3
 8009dc0:	260a      	movs	r6, #10
 8009dc2:	fb91 f5f6 	sdiv	r5, r1, r6
 8009dc6:	fb06 1115 	mls	r1, r6, r5, r1
 8009dca:	3130      	adds	r1, #48	; 0x30
 8009dcc:	2d09      	cmp	r5, #9
 8009dce:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009dd2:	f103 32ff 	add.w	r2, r3, #4294967295
 8009dd6:	4629      	mov	r1, r5
 8009dd8:	dc09      	bgt.n	8009dee <__exponent+0x4c>
 8009dda:	3130      	adds	r1, #48	; 0x30
 8009ddc:	3b02      	subs	r3, #2
 8009dde:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009de2:	42bb      	cmp	r3, r7
 8009de4:	4622      	mov	r2, r4
 8009de6:	d304      	bcc.n	8009df2 <__exponent+0x50>
 8009de8:	1a10      	subs	r0, r2, r0
 8009dea:	b003      	add	sp, #12
 8009dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009dee:	4613      	mov	r3, r2
 8009df0:	e7e7      	b.n	8009dc2 <__exponent+0x20>
 8009df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009df6:	f804 2b01 	strb.w	r2, [r4], #1
 8009dfa:	e7f2      	b.n	8009de2 <__exponent+0x40>
 8009dfc:	2330      	movs	r3, #48	; 0x30
 8009dfe:	4419      	add	r1, r3
 8009e00:	7083      	strb	r3, [r0, #2]
 8009e02:	1d02      	adds	r2, r0, #4
 8009e04:	70c1      	strb	r1, [r0, #3]
 8009e06:	e7ef      	b.n	8009de8 <__exponent+0x46>

08009e08 <_printf_float>:
 8009e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0c:	b08d      	sub	sp, #52	; 0x34
 8009e0e:	460c      	mov	r4, r1
 8009e10:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009e14:	4616      	mov	r6, r2
 8009e16:	461f      	mov	r7, r3
 8009e18:	4605      	mov	r5, r0
 8009e1a:	f001 f901 	bl	800b020 <_localeconv_r>
 8009e1e:	6803      	ldr	r3, [r0, #0]
 8009e20:	9304      	str	r3, [sp, #16]
 8009e22:	4618      	mov	r0, r3
 8009e24:	f7f6 f9d0 	bl	80001c8 <strlen>
 8009e28:	2300      	movs	r3, #0
 8009e2a:	930a      	str	r3, [sp, #40]	; 0x28
 8009e2c:	f8d8 3000 	ldr.w	r3, [r8]
 8009e30:	9005      	str	r0, [sp, #20]
 8009e32:	3307      	adds	r3, #7
 8009e34:	f023 0307 	bic.w	r3, r3, #7
 8009e38:	f103 0208 	add.w	r2, r3, #8
 8009e3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009e40:	f8d4 b000 	ldr.w	fp, [r4]
 8009e44:	f8c8 2000 	str.w	r2, [r8]
 8009e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e4c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009e50:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009e54:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009e58:	9307      	str	r3, [sp, #28]
 8009e5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8009e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e62:	4ba7      	ldr	r3, [pc, #668]	; (800a100 <_printf_float+0x2f8>)
 8009e64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e68:	f7f6 fe0c 	bl	8000a84 <__aeabi_dcmpun>
 8009e6c:	bb70      	cbnz	r0, 8009ecc <_printf_float+0xc4>
 8009e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e72:	4ba3      	ldr	r3, [pc, #652]	; (800a100 <_printf_float+0x2f8>)
 8009e74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009e78:	f7f6 fde6 	bl	8000a48 <__aeabi_dcmple>
 8009e7c:	bb30      	cbnz	r0, 8009ecc <_printf_float+0xc4>
 8009e7e:	2200      	movs	r2, #0
 8009e80:	2300      	movs	r3, #0
 8009e82:	4640      	mov	r0, r8
 8009e84:	4649      	mov	r1, r9
 8009e86:	f7f6 fdd5 	bl	8000a34 <__aeabi_dcmplt>
 8009e8a:	b110      	cbz	r0, 8009e92 <_printf_float+0x8a>
 8009e8c:	232d      	movs	r3, #45	; 0x2d
 8009e8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e92:	4a9c      	ldr	r2, [pc, #624]	; (800a104 <_printf_float+0x2fc>)
 8009e94:	4b9c      	ldr	r3, [pc, #624]	; (800a108 <_printf_float+0x300>)
 8009e96:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009e9a:	bf8c      	ite	hi
 8009e9c:	4690      	movhi	r8, r2
 8009e9e:	4698      	movls	r8, r3
 8009ea0:	2303      	movs	r3, #3
 8009ea2:	f02b 0204 	bic.w	r2, fp, #4
 8009ea6:	6123      	str	r3, [r4, #16]
 8009ea8:	6022      	str	r2, [r4, #0]
 8009eaa:	f04f 0900 	mov.w	r9, #0
 8009eae:	9700      	str	r7, [sp, #0]
 8009eb0:	4633      	mov	r3, r6
 8009eb2:	aa0b      	add	r2, sp, #44	; 0x2c
 8009eb4:	4621      	mov	r1, r4
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	f000 f9e6 	bl	800a288 <_printf_common>
 8009ebc:	3001      	adds	r0, #1
 8009ebe:	f040 808d 	bne.w	8009fdc <_printf_float+0x1d4>
 8009ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ec6:	b00d      	add	sp, #52	; 0x34
 8009ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ecc:	4642      	mov	r2, r8
 8009ece:	464b      	mov	r3, r9
 8009ed0:	4640      	mov	r0, r8
 8009ed2:	4649      	mov	r1, r9
 8009ed4:	f7f6 fdd6 	bl	8000a84 <__aeabi_dcmpun>
 8009ed8:	b110      	cbz	r0, 8009ee0 <_printf_float+0xd8>
 8009eda:	4a8c      	ldr	r2, [pc, #560]	; (800a10c <_printf_float+0x304>)
 8009edc:	4b8c      	ldr	r3, [pc, #560]	; (800a110 <_printf_float+0x308>)
 8009ede:	e7da      	b.n	8009e96 <_printf_float+0x8e>
 8009ee0:	6861      	ldr	r1, [r4, #4]
 8009ee2:	1c4b      	adds	r3, r1, #1
 8009ee4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009ee8:	a80a      	add	r0, sp, #40	; 0x28
 8009eea:	d13e      	bne.n	8009f6a <_printf_float+0x162>
 8009eec:	2306      	movs	r3, #6
 8009eee:	6063      	str	r3, [r4, #4]
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009ef6:	ab09      	add	r3, sp, #36	; 0x24
 8009ef8:	9300      	str	r3, [sp, #0]
 8009efa:	ec49 8b10 	vmov	d0, r8, r9
 8009efe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009f02:	6022      	str	r2, [r4, #0]
 8009f04:	f8cd a004 	str.w	sl, [sp, #4]
 8009f08:	6861      	ldr	r1, [r4, #4]
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	f7ff fee8 	bl	8009ce0 <__cvt>
 8009f10:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009f14:	2b47      	cmp	r3, #71	; 0x47
 8009f16:	4680      	mov	r8, r0
 8009f18:	d109      	bne.n	8009f2e <_printf_float+0x126>
 8009f1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f1c:	1cd8      	adds	r0, r3, #3
 8009f1e:	db02      	blt.n	8009f26 <_printf_float+0x11e>
 8009f20:	6862      	ldr	r2, [r4, #4]
 8009f22:	4293      	cmp	r3, r2
 8009f24:	dd47      	ble.n	8009fb6 <_printf_float+0x1ae>
 8009f26:	f1aa 0a02 	sub.w	sl, sl, #2
 8009f2a:	fa5f fa8a 	uxtb.w	sl, sl
 8009f2e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009f32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f34:	d824      	bhi.n	8009f80 <_printf_float+0x178>
 8009f36:	3901      	subs	r1, #1
 8009f38:	4652      	mov	r2, sl
 8009f3a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009f3e:	9109      	str	r1, [sp, #36]	; 0x24
 8009f40:	f7ff ff2f 	bl	8009da2 <__exponent>
 8009f44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f46:	1813      	adds	r3, r2, r0
 8009f48:	2a01      	cmp	r2, #1
 8009f4a:	4681      	mov	r9, r0
 8009f4c:	6123      	str	r3, [r4, #16]
 8009f4e:	dc02      	bgt.n	8009f56 <_printf_float+0x14e>
 8009f50:	6822      	ldr	r2, [r4, #0]
 8009f52:	07d1      	lsls	r1, r2, #31
 8009f54:	d501      	bpl.n	8009f5a <_printf_float+0x152>
 8009f56:	3301      	adds	r3, #1
 8009f58:	6123      	str	r3, [r4, #16]
 8009f5a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d0a5      	beq.n	8009eae <_printf_float+0xa6>
 8009f62:	232d      	movs	r3, #45	; 0x2d
 8009f64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f68:	e7a1      	b.n	8009eae <_printf_float+0xa6>
 8009f6a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8009f6e:	f000 8177 	beq.w	800a260 <_printf_float+0x458>
 8009f72:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009f76:	d1bb      	bne.n	8009ef0 <_printf_float+0xe8>
 8009f78:	2900      	cmp	r1, #0
 8009f7a:	d1b9      	bne.n	8009ef0 <_printf_float+0xe8>
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e7b6      	b.n	8009eee <_printf_float+0xe6>
 8009f80:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009f84:	d119      	bne.n	8009fba <_printf_float+0x1b2>
 8009f86:	2900      	cmp	r1, #0
 8009f88:	6863      	ldr	r3, [r4, #4]
 8009f8a:	dd0c      	ble.n	8009fa6 <_printf_float+0x19e>
 8009f8c:	6121      	str	r1, [r4, #16]
 8009f8e:	b913      	cbnz	r3, 8009f96 <_printf_float+0x18e>
 8009f90:	6822      	ldr	r2, [r4, #0]
 8009f92:	07d2      	lsls	r2, r2, #31
 8009f94:	d502      	bpl.n	8009f9c <_printf_float+0x194>
 8009f96:	3301      	adds	r3, #1
 8009f98:	440b      	add	r3, r1
 8009f9a:	6123      	str	r3, [r4, #16]
 8009f9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f9e:	65a3      	str	r3, [r4, #88]	; 0x58
 8009fa0:	f04f 0900 	mov.w	r9, #0
 8009fa4:	e7d9      	b.n	8009f5a <_printf_float+0x152>
 8009fa6:	b913      	cbnz	r3, 8009fae <_printf_float+0x1a6>
 8009fa8:	6822      	ldr	r2, [r4, #0]
 8009faa:	07d0      	lsls	r0, r2, #31
 8009fac:	d501      	bpl.n	8009fb2 <_printf_float+0x1aa>
 8009fae:	3302      	adds	r3, #2
 8009fb0:	e7f3      	b.n	8009f9a <_printf_float+0x192>
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	e7f1      	b.n	8009f9a <_printf_float+0x192>
 8009fb6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009fba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	db05      	blt.n	8009fce <_printf_float+0x1c6>
 8009fc2:	6822      	ldr	r2, [r4, #0]
 8009fc4:	6123      	str	r3, [r4, #16]
 8009fc6:	07d1      	lsls	r1, r2, #31
 8009fc8:	d5e8      	bpl.n	8009f9c <_printf_float+0x194>
 8009fca:	3301      	adds	r3, #1
 8009fcc:	e7e5      	b.n	8009f9a <_printf_float+0x192>
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	bfd4      	ite	le
 8009fd2:	f1c3 0302 	rsble	r3, r3, #2
 8009fd6:	2301      	movgt	r3, #1
 8009fd8:	4413      	add	r3, r2
 8009fda:	e7de      	b.n	8009f9a <_printf_float+0x192>
 8009fdc:	6823      	ldr	r3, [r4, #0]
 8009fde:	055a      	lsls	r2, r3, #21
 8009fe0:	d407      	bmi.n	8009ff2 <_printf_float+0x1ea>
 8009fe2:	6923      	ldr	r3, [r4, #16]
 8009fe4:	4642      	mov	r2, r8
 8009fe6:	4631      	mov	r1, r6
 8009fe8:	4628      	mov	r0, r5
 8009fea:	47b8      	blx	r7
 8009fec:	3001      	adds	r0, #1
 8009fee:	d12b      	bne.n	800a048 <_printf_float+0x240>
 8009ff0:	e767      	b.n	8009ec2 <_printf_float+0xba>
 8009ff2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009ff6:	f240 80dc 	bls.w	800a1b2 <_printf_float+0x3aa>
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a002:	f7f6 fd0d 	bl	8000a20 <__aeabi_dcmpeq>
 800a006:	2800      	cmp	r0, #0
 800a008:	d033      	beq.n	800a072 <_printf_float+0x26a>
 800a00a:	2301      	movs	r3, #1
 800a00c:	4a41      	ldr	r2, [pc, #260]	; (800a114 <_printf_float+0x30c>)
 800a00e:	4631      	mov	r1, r6
 800a010:	4628      	mov	r0, r5
 800a012:	47b8      	blx	r7
 800a014:	3001      	adds	r0, #1
 800a016:	f43f af54 	beq.w	8009ec2 <_printf_float+0xba>
 800a01a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a01e:	429a      	cmp	r2, r3
 800a020:	db02      	blt.n	800a028 <_printf_float+0x220>
 800a022:	6823      	ldr	r3, [r4, #0]
 800a024:	07d8      	lsls	r0, r3, #31
 800a026:	d50f      	bpl.n	800a048 <_printf_float+0x240>
 800a028:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a02c:	4631      	mov	r1, r6
 800a02e:	4628      	mov	r0, r5
 800a030:	47b8      	blx	r7
 800a032:	3001      	adds	r0, #1
 800a034:	f43f af45 	beq.w	8009ec2 <_printf_float+0xba>
 800a038:	f04f 0800 	mov.w	r8, #0
 800a03c:	f104 091a 	add.w	r9, r4, #26
 800a040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a042:	3b01      	subs	r3, #1
 800a044:	4543      	cmp	r3, r8
 800a046:	dc09      	bgt.n	800a05c <_printf_float+0x254>
 800a048:	6823      	ldr	r3, [r4, #0]
 800a04a:	079b      	lsls	r3, r3, #30
 800a04c:	f100 8103 	bmi.w	800a256 <_printf_float+0x44e>
 800a050:	68e0      	ldr	r0, [r4, #12]
 800a052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a054:	4298      	cmp	r0, r3
 800a056:	bfb8      	it	lt
 800a058:	4618      	movlt	r0, r3
 800a05a:	e734      	b.n	8009ec6 <_printf_float+0xbe>
 800a05c:	2301      	movs	r3, #1
 800a05e:	464a      	mov	r2, r9
 800a060:	4631      	mov	r1, r6
 800a062:	4628      	mov	r0, r5
 800a064:	47b8      	blx	r7
 800a066:	3001      	adds	r0, #1
 800a068:	f43f af2b 	beq.w	8009ec2 <_printf_float+0xba>
 800a06c:	f108 0801 	add.w	r8, r8, #1
 800a070:	e7e6      	b.n	800a040 <_printf_float+0x238>
 800a072:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a074:	2b00      	cmp	r3, #0
 800a076:	dc2b      	bgt.n	800a0d0 <_printf_float+0x2c8>
 800a078:	2301      	movs	r3, #1
 800a07a:	4a26      	ldr	r2, [pc, #152]	; (800a114 <_printf_float+0x30c>)
 800a07c:	4631      	mov	r1, r6
 800a07e:	4628      	mov	r0, r5
 800a080:	47b8      	blx	r7
 800a082:	3001      	adds	r0, #1
 800a084:	f43f af1d 	beq.w	8009ec2 <_printf_float+0xba>
 800a088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a08a:	b923      	cbnz	r3, 800a096 <_printf_float+0x28e>
 800a08c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a08e:	b913      	cbnz	r3, 800a096 <_printf_float+0x28e>
 800a090:	6823      	ldr	r3, [r4, #0]
 800a092:	07d9      	lsls	r1, r3, #31
 800a094:	d5d8      	bpl.n	800a048 <_printf_float+0x240>
 800a096:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a09a:	4631      	mov	r1, r6
 800a09c:	4628      	mov	r0, r5
 800a09e:	47b8      	blx	r7
 800a0a0:	3001      	adds	r0, #1
 800a0a2:	f43f af0e 	beq.w	8009ec2 <_printf_float+0xba>
 800a0a6:	f04f 0900 	mov.w	r9, #0
 800a0aa:	f104 0a1a 	add.w	sl, r4, #26
 800a0ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0b0:	425b      	negs	r3, r3
 800a0b2:	454b      	cmp	r3, r9
 800a0b4:	dc01      	bgt.n	800a0ba <_printf_float+0x2b2>
 800a0b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0b8:	e794      	b.n	8009fe4 <_printf_float+0x1dc>
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	4652      	mov	r2, sl
 800a0be:	4631      	mov	r1, r6
 800a0c0:	4628      	mov	r0, r5
 800a0c2:	47b8      	blx	r7
 800a0c4:	3001      	adds	r0, #1
 800a0c6:	f43f aefc 	beq.w	8009ec2 <_printf_float+0xba>
 800a0ca:	f109 0901 	add.w	r9, r9, #1
 800a0ce:	e7ee      	b.n	800a0ae <_printf_float+0x2a6>
 800a0d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a0d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	bfa8      	it	ge
 800a0d8:	461a      	movge	r2, r3
 800a0da:	2a00      	cmp	r2, #0
 800a0dc:	4691      	mov	r9, r2
 800a0de:	dd07      	ble.n	800a0f0 <_printf_float+0x2e8>
 800a0e0:	4613      	mov	r3, r2
 800a0e2:	4631      	mov	r1, r6
 800a0e4:	4642      	mov	r2, r8
 800a0e6:	4628      	mov	r0, r5
 800a0e8:	47b8      	blx	r7
 800a0ea:	3001      	adds	r0, #1
 800a0ec:	f43f aee9 	beq.w	8009ec2 <_printf_float+0xba>
 800a0f0:	f104 031a 	add.w	r3, r4, #26
 800a0f4:	f04f 0b00 	mov.w	fp, #0
 800a0f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a0fc:	9306      	str	r3, [sp, #24]
 800a0fe:	e015      	b.n	800a12c <_printf_float+0x324>
 800a100:	7fefffff 	.word	0x7fefffff
 800a104:	08013fb8 	.word	0x08013fb8
 800a108:	08013fb4 	.word	0x08013fb4
 800a10c:	08013fc0 	.word	0x08013fc0
 800a110:	08013fbc 	.word	0x08013fbc
 800a114:	08013fc4 	.word	0x08013fc4
 800a118:	2301      	movs	r3, #1
 800a11a:	9a06      	ldr	r2, [sp, #24]
 800a11c:	4631      	mov	r1, r6
 800a11e:	4628      	mov	r0, r5
 800a120:	47b8      	blx	r7
 800a122:	3001      	adds	r0, #1
 800a124:	f43f aecd 	beq.w	8009ec2 <_printf_float+0xba>
 800a128:	f10b 0b01 	add.w	fp, fp, #1
 800a12c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a130:	ebaa 0309 	sub.w	r3, sl, r9
 800a134:	455b      	cmp	r3, fp
 800a136:	dcef      	bgt.n	800a118 <_printf_float+0x310>
 800a138:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a13c:	429a      	cmp	r2, r3
 800a13e:	44d0      	add	r8, sl
 800a140:	db15      	blt.n	800a16e <_printf_float+0x366>
 800a142:	6823      	ldr	r3, [r4, #0]
 800a144:	07da      	lsls	r2, r3, #31
 800a146:	d412      	bmi.n	800a16e <_printf_float+0x366>
 800a148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a14a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a14c:	eba3 020a 	sub.w	r2, r3, sl
 800a150:	eba3 0a01 	sub.w	sl, r3, r1
 800a154:	4592      	cmp	sl, r2
 800a156:	bfa8      	it	ge
 800a158:	4692      	movge	sl, r2
 800a15a:	f1ba 0f00 	cmp.w	sl, #0
 800a15e:	dc0e      	bgt.n	800a17e <_printf_float+0x376>
 800a160:	f04f 0800 	mov.w	r8, #0
 800a164:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a168:	f104 091a 	add.w	r9, r4, #26
 800a16c:	e019      	b.n	800a1a2 <_printf_float+0x39a>
 800a16e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a172:	4631      	mov	r1, r6
 800a174:	4628      	mov	r0, r5
 800a176:	47b8      	blx	r7
 800a178:	3001      	adds	r0, #1
 800a17a:	d1e5      	bne.n	800a148 <_printf_float+0x340>
 800a17c:	e6a1      	b.n	8009ec2 <_printf_float+0xba>
 800a17e:	4653      	mov	r3, sl
 800a180:	4642      	mov	r2, r8
 800a182:	4631      	mov	r1, r6
 800a184:	4628      	mov	r0, r5
 800a186:	47b8      	blx	r7
 800a188:	3001      	adds	r0, #1
 800a18a:	d1e9      	bne.n	800a160 <_printf_float+0x358>
 800a18c:	e699      	b.n	8009ec2 <_printf_float+0xba>
 800a18e:	2301      	movs	r3, #1
 800a190:	464a      	mov	r2, r9
 800a192:	4631      	mov	r1, r6
 800a194:	4628      	mov	r0, r5
 800a196:	47b8      	blx	r7
 800a198:	3001      	adds	r0, #1
 800a19a:	f43f ae92 	beq.w	8009ec2 <_printf_float+0xba>
 800a19e:	f108 0801 	add.w	r8, r8, #1
 800a1a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a1a6:	1a9b      	subs	r3, r3, r2
 800a1a8:	eba3 030a 	sub.w	r3, r3, sl
 800a1ac:	4543      	cmp	r3, r8
 800a1ae:	dcee      	bgt.n	800a18e <_printf_float+0x386>
 800a1b0:	e74a      	b.n	800a048 <_printf_float+0x240>
 800a1b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a1b4:	2a01      	cmp	r2, #1
 800a1b6:	dc01      	bgt.n	800a1bc <_printf_float+0x3b4>
 800a1b8:	07db      	lsls	r3, r3, #31
 800a1ba:	d53a      	bpl.n	800a232 <_printf_float+0x42a>
 800a1bc:	2301      	movs	r3, #1
 800a1be:	4642      	mov	r2, r8
 800a1c0:	4631      	mov	r1, r6
 800a1c2:	4628      	mov	r0, r5
 800a1c4:	47b8      	blx	r7
 800a1c6:	3001      	adds	r0, #1
 800a1c8:	f43f ae7b 	beq.w	8009ec2 <_printf_float+0xba>
 800a1cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a1d0:	4631      	mov	r1, r6
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	47b8      	blx	r7
 800a1d6:	3001      	adds	r0, #1
 800a1d8:	f108 0801 	add.w	r8, r8, #1
 800a1dc:	f43f ae71 	beq.w	8009ec2 <_printf_float+0xba>
 800a1e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f103 3aff 	add.w	sl, r3, #4294967295
 800a1e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	f7f6 fc17 	bl	8000a20 <__aeabi_dcmpeq>
 800a1f2:	b9c8      	cbnz	r0, 800a228 <_printf_float+0x420>
 800a1f4:	4653      	mov	r3, sl
 800a1f6:	4642      	mov	r2, r8
 800a1f8:	4631      	mov	r1, r6
 800a1fa:	4628      	mov	r0, r5
 800a1fc:	47b8      	blx	r7
 800a1fe:	3001      	adds	r0, #1
 800a200:	d10e      	bne.n	800a220 <_printf_float+0x418>
 800a202:	e65e      	b.n	8009ec2 <_printf_float+0xba>
 800a204:	2301      	movs	r3, #1
 800a206:	4652      	mov	r2, sl
 800a208:	4631      	mov	r1, r6
 800a20a:	4628      	mov	r0, r5
 800a20c:	47b8      	blx	r7
 800a20e:	3001      	adds	r0, #1
 800a210:	f43f ae57 	beq.w	8009ec2 <_printf_float+0xba>
 800a214:	f108 0801 	add.w	r8, r8, #1
 800a218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a21a:	3b01      	subs	r3, #1
 800a21c:	4543      	cmp	r3, r8
 800a21e:	dcf1      	bgt.n	800a204 <_printf_float+0x3fc>
 800a220:	464b      	mov	r3, r9
 800a222:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a226:	e6de      	b.n	8009fe6 <_printf_float+0x1de>
 800a228:	f04f 0800 	mov.w	r8, #0
 800a22c:	f104 0a1a 	add.w	sl, r4, #26
 800a230:	e7f2      	b.n	800a218 <_printf_float+0x410>
 800a232:	2301      	movs	r3, #1
 800a234:	e7df      	b.n	800a1f6 <_printf_float+0x3ee>
 800a236:	2301      	movs	r3, #1
 800a238:	464a      	mov	r2, r9
 800a23a:	4631      	mov	r1, r6
 800a23c:	4628      	mov	r0, r5
 800a23e:	47b8      	blx	r7
 800a240:	3001      	adds	r0, #1
 800a242:	f43f ae3e 	beq.w	8009ec2 <_printf_float+0xba>
 800a246:	f108 0801 	add.w	r8, r8, #1
 800a24a:	68e3      	ldr	r3, [r4, #12]
 800a24c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a24e:	1a9b      	subs	r3, r3, r2
 800a250:	4543      	cmp	r3, r8
 800a252:	dcf0      	bgt.n	800a236 <_printf_float+0x42e>
 800a254:	e6fc      	b.n	800a050 <_printf_float+0x248>
 800a256:	f04f 0800 	mov.w	r8, #0
 800a25a:	f104 0919 	add.w	r9, r4, #25
 800a25e:	e7f4      	b.n	800a24a <_printf_float+0x442>
 800a260:	2900      	cmp	r1, #0
 800a262:	f43f ae8b 	beq.w	8009f7c <_printf_float+0x174>
 800a266:	2300      	movs	r3, #0
 800a268:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a26c:	ab09      	add	r3, sp, #36	; 0x24
 800a26e:	9300      	str	r3, [sp, #0]
 800a270:	ec49 8b10 	vmov	d0, r8, r9
 800a274:	6022      	str	r2, [r4, #0]
 800a276:	f8cd a004 	str.w	sl, [sp, #4]
 800a27a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a27e:	4628      	mov	r0, r5
 800a280:	f7ff fd2e 	bl	8009ce0 <__cvt>
 800a284:	4680      	mov	r8, r0
 800a286:	e648      	b.n	8009f1a <_printf_float+0x112>

0800a288 <_printf_common>:
 800a288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a28c:	4691      	mov	r9, r2
 800a28e:	461f      	mov	r7, r3
 800a290:	688a      	ldr	r2, [r1, #8]
 800a292:	690b      	ldr	r3, [r1, #16]
 800a294:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a298:	4293      	cmp	r3, r2
 800a29a:	bfb8      	it	lt
 800a29c:	4613      	movlt	r3, r2
 800a29e:	f8c9 3000 	str.w	r3, [r9]
 800a2a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a2a6:	4606      	mov	r6, r0
 800a2a8:	460c      	mov	r4, r1
 800a2aa:	b112      	cbz	r2, 800a2b2 <_printf_common+0x2a>
 800a2ac:	3301      	adds	r3, #1
 800a2ae:	f8c9 3000 	str.w	r3, [r9]
 800a2b2:	6823      	ldr	r3, [r4, #0]
 800a2b4:	0699      	lsls	r1, r3, #26
 800a2b6:	bf42      	ittt	mi
 800a2b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a2bc:	3302      	addmi	r3, #2
 800a2be:	f8c9 3000 	strmi.w	r3, [r9]
 800a2c2:	6825      	ldr	r5, [r4, #0]
 800a2c4:	f015 0506 	ands.w	r5, r5, #6
 800a2c8:	d107      	bne.n	800a2da <_printf_common+0x52>
 800a2ca:	f104 0a19 	add.w	sl, r4, #25
 800a2ce:	68e3      	ldr	r3, [r4, #12]
 800a2d0:	f8d9 2000 	ldr.w	r2, [r9]
 800a2d4:	1a9b      	subs	r3, r3, r2
 800a2d6:	42ab      	cmp	r3, r5
 800a2d8:	dc28      	bgt.n	800a32c <_printf_common+0xa4>
 800a2da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a2de:	6822      	ldr	r2, [r4, #0]
 800a2e0:	3300      	adds	r3, #0
 800a2e2:	bf18      	it	ne
 800a2e4:	2301      	movne	r3, #1
 800a2e6:	0692      	lsls	r2, r2, #26
 800a2e8:	d42d      	bmi.n	800a346 <_printf_common+0xbe>
 800a2ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a2ee:	4639      	mov	r1, r7
 800a2f0:	4630      	mov	r0, r6
 800a2f2:	47c0      	blx	r8
 800a2f4:	3001      	adds	r0, #1
 800a2f6:	d020      	beq.n	800a33a <_printf_common+0xb2>
 800a2f8:	6823      	ldr	r3, [r4, #0]
 800a2fa:	68e5      	ldr	r5, [r4, #12]
 800a2fc:	f8d9 2000 	ldr.w	r2, [r9]
 800a300:	f003 0306 	and.w	r3, r3, #6
 800a304:	2b04      	cmp	r3, #4
 800a306:	bf08      	it	eq
 800a308:	1aad      	subeq	r5, r5, r2
 800a30a:	68a3      	ldr	r3, [r4, #8]
 800a30c:	6922      	ldr	r2, [r4, #16]
 800a30e:	bf0c      	ite	eq
 800a310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a314:	2500      	movne	r5, #0
 800a316:	4293      	cmp	r3, r2
 800a318:	bfc4      	itt	gt
 800a31a:	1a9b      	subgt	r3, r3, r2
 800a31c:	18ed      	addgt	r5, r5, r3
 800a31e:	f04f 0900 	mov.w	r9, #0
 800a322:	341a      	adds	r4, #26
 800a324:	454d      	cmp	r5, r9
 800a326:	d11a      	bne.n	800a35e <_printf_common+0xd6>
 800a328:	2000      	movs	r0, #0
 800a32a:	e008      	b.n	800a33e <_printf_common+0xb6>
 800a32c:	2301      	movs	r3, #1
 800a32e:	4652      	mov	r2, sl
 800a330:	4639      	mov	r1, r7
 800a332:	4630      	mov	r0, r6
 800a334:	47c0      	blx	r8
 800a336:	3001      	adds	r0, #1
 800a338:	d103      	bne.n	800a342 <_printf_common+0xba>
 800a33a:	f04f 30ff 	mov.w	r0, #4294967295
 800a33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a342:	3501      	adds	r5, #1
 800a344:	e7c3      	b.n	800a2ce <_printf_common+0x46>
 800a346:	18e1      	adds	r1, r4, r3
 800a348:	1c5a      	adds	r2, r3, #1
 800a34a:	2030      	movs	r0, #48	; 0x30
 800a34c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a350:	4422      	add	r2, r4
 800a352:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a356:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a35a:	3302      	adds	r3, #2
 800a35c:	e7c5      	b.n	800a2ea <_printf_common+0x62>
 800a35e:	2301      	movs	r3, #1
 800a360:	4622      	mov	r2, r4
 800a362:	4639      	mov	r1, r7
 800a364:	4630      	mov	r0, r6
 800a366:	47c0      	blx	r8
 800a368:	3001      	adds	r0, #1
 800a36a:	d0e6      	beq.n	800a33a <_printf_common+0xb2>
 800a36c:	f109 0901 	add.w	r9, r9, #1
 800a370:	e7d8      	b.n	800a324 <_printf_common+0x9c>
	...

0800a374 <_sbrk_r>:
 800a374:	b538      	push	{r3, r4, r5, lr}
 800a376:	4c06      	ldr	r4, [pc, #24]	; (800a390 <_sbrk_r+0x1c>)
 800a378:	2300      	movs	r3, #0
 800a37a:	4605      	mov	r5, r0
 800a37c:	4608      	mov	r0, r1
 800a37e:	6023      	str	r3, [r4, #0]
 800a380:	f7f7 fe90 	bl	80020a4 <_sbrk>
 800a384:	1c43      	adds	r3, r0, #1
 800a386:	d102      	bne.n	800a38e <_sbrk_r+0x1a>
 800a388:	6823      	ldr	r3, [r4, #0]
 800a38a:	b103      	cbz	r3, 800a38e <_sbrk_r+0x1a>
 800a38c:	602b      	str	r3, [r5, #0]
 800a38e:	bd38      	pop	{r3, r4, r5, pc}
 800a390:	200038d4 	.word	0x200038d4

0800a394 <quorem>:
 800a394:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a398:	6903      	ldr	r3, [r0, #16]
 800a39a:	690c      	ldr	r4, [r1, #16]
 800a39c:	42a3      	cmp	r3, r4
 800a39e:	4680      	mov	r8, r0
 800a3a0:	f2c0 8082 	blt.w	800a4a8 <quorem+0x114>
 800a3a4:	3c01      	subs	r4, #1
 800a3a6:	f101 0714 	add.w	r7, r1, #20
 800a3aa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a3ae:	f100 0614 	add.w	r6, r0, #20
 800a3b2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a3b6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a3ba:	eb06 030c 	add.w	r3, r6, ip
 800a3be:	3501      	adds	r5, #1
 800a3c0:	eb07 090c 	add.w	r9, r7, ip
 800a3c4:	9301      	str	r3, [sp, #4]
 800a3c6:	fbb0 f5f5 	udiv	r5, r0, r5
 800a3ca:	b395      	cbz	r5, 800a432 <quorem+0x9e>
 800a3cc:	f04f 0a00 	mov.w	sl, #0
 800a3d0:	4638      	mov	r0, r7
 800a3d2:	46b6      	mov	lr, r6
 800a3d4:	46d3      	mov	fp, sl
 800a3d6:	f850 2b04 	ldr.w	r2, [r0], #4
 800a3da:	b293      	uxth	r3, r2
 800a3dc:	fb05 a303 	mla	r3, r5, r3, sl
 800a3e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3e4:	b29b      	uxth	r3, r3
 800a3e6:	ebab 0303 	sub.w	r3, fp, r3
 800a3ea:	0c12      	lsrs	r2, r2, #16
 800a3ec:	f8de b000 	ldr.w	fp, [lr]
 800a3f0:	fb05 a202 	mla	r2, r5, r2, sl
 800a3f4:	fa13 f38b 	uxtah	r3, r3, fp
 800a3f8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a3fc:	fa1f fb82 	uxth.w	fp, r2
 800a400:	f8de 2000 	ldr.w	r2, [lr]
 800a404:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a408:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a40c:	b29b      	uxth	r3, r3
 800a40e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a412:	4581      	cmp	r9, r0
 800a414:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a418:	f84e 3b04 	str.w	r3, [lr], #4
 800a41c:	d2db      	bcs.n	800a3d6 <quorem+0x42>
 800a41e:	f856 300c 	ldr.w	r3, [r6, ip]
 800a422:	b933      	cbnz	r3, 800a432 <quorem+0x9e>
 800a424:	9b01      	ldr	r3, [sp, #4]
 800a426:	3b04      	subs	r3, #4
 800a428:	429e      	cmp	r6, r3
 800a42a:	461a      	mov	r2, r3
 800a42c:	d330      	bcc.n	800a490 <quorem+0xfc>
 800a42e:	f8c8 4010 	str.w	r4, [r8, #16]
 800a432:	4640      	mov	r0, r8
 800a434:	f001 f81a 	bl	800b46c <__mcmp>
 800a438:	2800      	cmp	r0, #0
 800a43a:	db25      	blt.n	800a488 <quorem+0xf4>
 800a43c:	3501      	adds	r5, #1
 800a43e:	4630      	mov	r0, r6
 800a440:	f04f 0c00 	mov.w	ip, #0
 800a444:	f857 2b04 	ldr.w	r2, [r7], #4
 800a448:	f8d0 e000 	ldr.w	lr, [r0]
 800a44c:	b293      	uxth	r3, r2
 800a44e:	ebac 0303 	sub.w	r3, ip, r3
 800a452:	0c12      	lsrs	r2, r2, #16
 800a454:	fa13 f38e 	uxtah	r3, r3, lr
 800a458:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a45c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a460:	b29b      	uxth	r3, r3
 800a462:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a466:	45b9      	cmp	r9, r7
 800a468:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a46c:	f840 3b04 	str.w	r3, [r0], #4
 800a470:	d2e8      	bcs.n	800a444 <quorem+0xb0>
 800a472:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a476:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a47a:	b92a      	cbnz	r2, 800a488 <quorem+0xf4>
 800a47c:	3b04      	subs	r3, #4
 800a47e:	429e      	cmp	r6, r3
 800a480:	461a      	mov	r2, r3
 800a482:	d30b      	bcc.n	800a49c <quorem+0x108>
 800a484:	f8c8 4010 	str.w	r4, [r8, #16]
 800a488:	4628      	mov	r0, r5
 800a48a:	b003      	add	sp, #12
 800a48c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a490:	6812      	ldr	r2, [r2, #0]
 800a492:	3b04      	subs	r3, #4
 800a494:	2a00      	cmp	r2, #0
 800a496:	d1ca      	bne.n	800a42e <quorem+0x9a>
 800a498:	3c01      	subs	r4, #1
 800a49a:	e7c5      	b.n	800a428 <quorem+0x94>
 800a49c:	6812      	ldr	r2, [r2, #0]
 800a49e:	3b04      	subs	r3, #4
 800a4a0:	2a00      	cmp	r2, #0
 800a4a2:	d1ef      	bne.n	800a484 <quorem+0xf0>
 800a4a4:	3c01      	subs	r4, #1
 800a4a6:	e7ea      	b.n	800a47e <quorem+0xea>
 800a4a8:	2000      	movs	r0, #0
 800a4aa:	e7ee      	b.n	800a48a <quorem+0xf6>
 800a4ac:	0000      	movs	r0, r0
	...

0800a4b0 <_dtoa_r>:
 800a4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4b4:	ec57 6b10 	vmov	r6, r7, d0
 800a4b8:	b097      	sub	sp, #92	; 0x5c
 800a4ba:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a4bc:	9106      	str	r1, [sp, #24]
 800a4be:	4604      	mov	r4, r0
 800a4c0:	920b      	str	r2, [sp, #44]	; 0x2c
 800a4c2:	9312      	str	r3, [sp, #72]	; 0x48
 800a4c4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a4c8:	e9cd 6700 	strd	r6, r7, [sp]
 800a4cc:	b93d      	cbnz	r5, 800a4de <_dtoa_r+0x2e>
 800a4ce:	2010      	movs	r0, #16
 800a4d0:	f7ff fb90 	bl	8009bf4 <malloc>
 800a4d4:	6260      	str	r0, [r4, #36]	; 0x24
 800a4d6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a4da:	6005      	str	r5, [r0, #0]
 800a4dc:	60c5      	str	r5, [r0, #12]
 800a4de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4e0:	6819      	ldr	r1, [r3, #0]
 800a4e2:	b151      	cbz	r1, 800a4fa <_dtoa_r+0x4a>
 800a4e4:	685a      	ldr	r2, [r3, #4]
 800a4e6:	604a      	str	r2, [r1, #4]
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	4093      	lsls	r3, r2
 800a4ec:	608b      	str	r3, [r1, #8]
 800a4ee:	4620      	mov	r0, r4
 800a4f0:	f000 fdda 	bl	800b0a8 <_Bfree>
 800a4f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	601a      	str	r2, [r3, #0]
 800a4fa:	1e3b      	subs	r3, r7, #0
 800a4fc:	bfbb      	ittet	lt
 800a4fe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a502:	9301      	strlt	r3, [sp, #4]
 800a504:	2300      	movge	r3, #0
 800a506:	2201      	movlt	r2, #1
 800a508:	bfac      	ite	ge
 800a50a:	f8c8 3000 	strge.w	r3, [r8]
 800a50e:	f8c8 2000 	strlt.w	r2, [r8]
 800a512:	4baf      	ldr	r3, [pc, #700]	; (800a7d0 <_dtoa_r+0x320>)
 800a514:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a518:	ea33 0308 	bics.w	r3, r3, r8
 800a51c:	d114      	bne.n	800a548 <_dtoa_r+0x98>
 800a51e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a520:	f242 730f 	movw	r3, #9999	; 0x270f
 800a524:	6013      	str	r3, [r2, #0]
 800a526:	9b00      	ldr	r3, [sp, #0]
 800a528:	b923      	cbnz	r3, 800a534 <_dtoa_r+0x84>
 800a52a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a52e:	2800      	cmp	r0, #0
 800a530:	f000 8542 	beq.w	800afb8 <_dtoa_r+0xb08>
 800a534:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a536:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a7e4 <_dtoa_r+0x334>
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f000 8544 	beq.w	800afc8 <_dtoa_r+0xb18>
 800a540:	f10b 0303 	add.w	r3, fp, #3
 800a544:	f000 bd3e 	b.w	800afc4 <_dtoa_r+0xb14>
 800a548:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a54c:	2200      	movs	r2, #0
 800a54e:	2300      	movs	r3, #0
 800a550:	4630      	mov	r0, r6
 800a552:	4639      	mov	r1, r7
 800a554:	f7f6 fa64 	bl	8000a20 <__aeabi_dcmpeq>
 800a558:	4681      	mov	r9, r0
 800a55a:	b168      	cbz	r0, 800a578 <_dtoa_r+0xc8>
 800a55c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a55e:	2301      	movs	r3, #1
 800a560:	6013      	str	r3, [r2, #0]
 800a562:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a564:	2b00      	cmp	r3, #0
 800a566:	f000 8524 	beq.w	800afb2 <_dtoa_r+0xb02>
 800a56a:	4b9a      	ldr	r3, [pc, #616]	; (800a7d4 <_dtoa_r+0x324>)
 800a56c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a56e:	f103 3bff 	add.w	fp, r3, #4294967295
 800a572:	6013      	str	r3, [r2, #0]
 800a574:	f000 bd28 	b.w	800afc8 <_dtoa_r+0xb18>
 800a578:	aa14      	add	r2, sp, #80	; 0x50
 800a57a:	a915      	add	r1, sp, #84	; 0x54
 800a57c:	ec47 6b10 	vmov	d0, r6, r7
 800a580:	4620      	mov	r0, r4
 800a582:	f000 ffea 	bl	800b55a <__d2b>
 800a586:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a58a:	9004      	str	r0, [sp, #16]
 800a58c:	2d00      	cmp	r5, #0
 800a58e:	d07c      	beq.n	800a68a <_dtoa_r+0x1da>
 800a590:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a594:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a598:	46b2      	mov	sl, r6
 800a59a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a59e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a5a2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	4b8b      	ldr	r3, [pc, #556]	; (800a7d8 <_dtoa_r+0x328>)
 800a5aa:	4650      	mov	r0, sl
 800a5ac:	4659      	mov	r1, fp
 800a5ae:	f7f5 fe17 	bl	80001e0 <__aeabi_dsub>
 800a5b2:	a381      	add	r3, pc, #516	; (adr r3, 800a7b8 <_dtoa_r+0x308>)
 800a5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b8:	f7f5 ffca 	bl	8000550 <__aeabi_dmul>
 800a5bc:	a380      	add	r3, pc, #512	; (adr r3, 800a7c0 <_dtoa_r+0x310>)
 800a5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c2:	f7f5 fe0f 	bl	80001e4 <__adddf3>
 800a5c6:	4606      	mov	r6, r0
 800a5c8:	4628      	mov	r0, r5
 800a5ca:	460f      	mov	r7, r1
 800a5cc:	f7f5 ff56 	bl	800047c <__aeabi_i2d>
 800a5d0:	a37d      	add	r3, pc, #500	; (adr r3, 800a7c8 <_dtoa_r+0x318>)
 800a5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d6:	f7f5 ffbb 	bl	8000550 <__aeabi_dmul>
 800a5da:	4602      	mov	r2, r0
 800a5dc:	460b      	mov	r3, r1
 800a5de:	4630      	mov	r0, r6
 800a5e0:	4639      	mov	r1, r7
 800a5e2:	f7f5 fdff 	bl	80001e4 <__adddf3>
 800a5e6:	4606      	mov	r6, r0
 800a5e8:	460f      	mov	r7, r1
 800a5ea:	f7f6 fa61 	bl	8000ab0 <__aeabi_d2iz>
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	4682      	mov	sl, r0
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	4630      	mov	r0, r6
 800a5f6:	4639      	mov	r1, r7
 800a5f8:	f7f6 fa1c 	bl	8000a34 <__aeabi_dcmplt>
 800a5fc:	b148      	cbz	r0, 800a612 <_dtoa_r+0x162>
 800a5fe:	4650      	mov	r0, sl
 800a600:	f7f5 ff3c 	bl	800047c <__aeabi_i2d>
 800a604:	4632      	mov	r2, r6
 800a606:	463b      	mov	r3, r7
 800a608:	f7f6 fa0a 	bl	8000a20 <__aeabi_dcmpeq>
 800a60c:	b908      	cbnz	r0, 800a612 <_dtoa_r+0x162>
 800a60e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a612:	f1ba 0f16 	cmp.w	sl, #22
 800a616:	d859      	bhi.n	800a6cc <_dtoa_r+0x21c>
 800a618:	4970      	ldr	r1, [pc, #448]	; (800a7dc <_dtoa_r+0x32c>)
 800a61a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a61e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a622:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a626:	f7f6 fa23 	bl	8000a70 <__aeabi_dcmpgt>
 800a62a:	2800      	cmp	r0, #0
 800a62c:	d050      	beq.n	800a6d0 <_dtoa_r+0x220>
 800a62e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a632:	2300      	movs	r3, #0
 800a634:	930f      	str	r3, [sp, #60]	; 0x3c
 800a636:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a638:	1b5d      	subs	r5, r3, r5
 800a63a:	f1b5 0801 	subs.w	r8, r5, #1
 800a63e:	bf49      	itett	mi
 800a640:	f1c5 0301 	rsbmi	r3, r5, #1
 800a644:	2300      	movpl	r3, #0
 800a646:	9305      	strmi	r3, [sp, #20]
 800a648:	f04f 0800 	movmi.w	r8, #0
 800a64c:	bf58      	it	pl
 800a64e:	9305      	strpl	r3, [sp, #20]
 800a650:	f1ba 0f00 	cmp.w	sl, #0
 800a654:	db3e      	blt.n	800a6d4 <_dtoa_r+0x224>
 800a656:	2300      	movs	r3, #0
 800a658:	44d0      	add	r8, sl
 800a65a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a65e:	9307      	str	r3, [sp, #28]
 800a660:	9b06      	ldr	r3, [sp, #24]
 800a662:	2b09      	cmp	r3, #9
 800a664:	f200 8090 	bhi.w	800a788 <_dtoa_r+0x2d8>
 800a668:	2b05      	cmp	r3, #5
 800a66a:	bfc4      	itt	gt
 800a66c:	3b04      	subgt	r3, #4
 800a66e:	9306      	strgt	r3, [sp, #24]
 800a670:	9b06      	ldr	r3, [sp, #24]
 800a672:	f1a3 0302 	sub.w	r3, r3, #2
 800a676:	bfcc      	ite	gt
 800a678:	2500      	movgt	r5, #0
 800a67a:	2501      	movle	r5, #1
 800a67c:	2b03      	cmp	r3, #3
 800a67e:	f200 808f 	bhi.w	800a7a0 <_dtoa_r+0x2f0>
 800a682:	e8df f003 	tbb	[pc, r3]
 800a686:	7f7d      	.short	0x7f7d
 800a688:	7131      	.short	0x7131
 800a68a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a68e:	441d      	add	r5, r3
 800a690:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a694:	2820      	cmp	r0, #32
 800a696:	dd13      	ble.n	800a6c0 <_dtoa_r+0x210>
 800a698:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a69c:	9b00      	ldr	r3, [sp, #0]
 800a69e:	fa08 f800 	lsl.w	r8, r8, r0
 800a6a2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a6a6:	fa23 f000 	lsr.w	r0, r3, r0
 800a6aa:	ea48 0000 	orr.w	r0, r8, r0
 800a6ae:	f7f5 fed5 	bl	800045c <__aeabi_ui2d>
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	4682      	mov	sl, r0
 800a6b6:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a6ba:	3d01      	subs	r5, #1
 800a6bc:	9313      	str	r3, [sp, #76]	; 0x4c
 800a6be:	e772      	b.n	800a5a6 <_dtoa_r+0xf6>
 800a6c0:	9b00      	ldr	r3, [sp, #0]
 800a6c2:	f1c0 0020 	rsb	r0, r0, #32
 800a6c6:	fa03 f000 	lsl.w	r0, r3, r0
 800a6ca:	e7f0      	b.n	800a6ae <_dtoa_r+0x1fe>
 800a6cc:	2301      	movs	r3, #1
 800a6ce:	e7b1      	b.n	800a634 <_dtoa_r+0x184>
 800a6d0:	900f      	str	r0, [sp, #60]	; 0x3c
 800a6d2:	e7b0      	b.n	800a636 <_dtoa_r+0x186>
 800a6d4:	9b05      	ldr	r3, [sp, #20]
 800a6d6:	eba3 030a 	sub.w	r3, r3, sl
 800a6da:	9305      	str	r3, [sp, #20]
 800a6dc:	f1ca 0300 	rsb	r3, sl, #0
 800a6e0:	9307      	str	r3, [sp, #28]
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	930e      	str	r3, [sp, #56]	; 0x38
 800a6e6:	e7bb      	b.n	800a660 <_dtoa_r+0x1b0>
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	930a      	str	r3, [sp, #40]	; 0x28
 800a6ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	dd59      	ble.n	800a7a6 <_dtoa_r+0x2f6>
 800a6f2:	9302      	str	r3, [sp, #8]
 800a6f4:	4699      	mov	r9, r3
 800a6f6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	6072      	str	r2, [r6, #4]
 800a6fc:	2204      	movs	r2, #4
 800a6fe:	f102 0014 	add.w	r0, r2, #20
 800a702:	4298      	cmp	r0, r3
 800a704:	6871      	ldr	r1, [r6, #4]
 800a706:	d953      	bls.n	800a7b0 <_dtoa_r+0x300>
 800a708:	4620      	mov	r0, r4
 800a70a:	f000 fc99 	bl	800b040 <_Balloc>
 800a70e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a710:	6030      	str	r0, [r6, #0]
 800a712:	f1b9 0f0e 	cmp.w	r9, #14
 800a716:	f8d3 b000 	ldr.w	fp, [r3]
 800a71a:	f200 80e6 	bhi.w	800a8ea <_dtoa_r+0x43a>
 800a71e:	2d00      	cmp	r5, #0
 800a720:	f000 80e3 	beq.w	800a8ea <_dtoa_r+0x43a>
 800a724:	ed9d 7b00 	vldr	d7, [sp]
 800a728:	f1ba 0f00 	cmp.w	sl, #0
 800a72c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a730:	dd74      	ble.n	800a81c <_dtoa_r+0x36c>
 800a732:	4a2a      	ldr	r2, [pc, #168]	; (800a7dc <_dtoa_r+0x32c>)
 800a734:	f00a 030f 	and.w	r3, sl, #15
 800a738:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a73c:	ed93 7b00 	vldr	d7, [r3]
 800a740:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a744:	06f0      	lsls	r0, r6, #27
 800a746:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a74a:	d565      	bpl.n	800a818 <_dtoa_r+0x368>
 800a74c:	4b24      	ldr	r3, [pc, #144]	; (800a7e0 <_dtoa_r+0x330>)
 800a74e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a752:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a756:	f7f6 f825 	bl	80007a4 <__aeabi_ddiv>
 800a75a:	e9cd 0100 	strd	r0, r1, [sp]
 800a75e:	f006 060f 	and.w	r6, r6, #15
 800a762:	2503      	movs	r5, #3
 800a764:	4f1e      	ldr	r7, [pc, #120]	; (800a7e0 <_dtoa_r+0x330>)
 800a766:	e04c      	b.n	800a802 <_dtoa_r+0x352>
 800a768:	2301      	movs	r3, #1
 800a76a:	930a      	str	r3, [sp, #40]	; 0x28
 800a76c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a76e:	4453      	add	r3, sl
 800a770:	f103 0901 	add.w	r9, r3, #1
 800a774:	9302      	str	r3, [sp, #8]
 800a776:	464b      	mov	r3, r9
 800a778:	2b01      	cmp	r3, #1
 800a77a:	bfb8      	it	lt
 800a77c:	2301      	movlt	r3, #1
 800a77e:	e7ba      	b.n	800a6f6 <_dtoa_r+0x246>
 800a780:	2300      	movs	r3, #0
 800a782:	e7b2      	b.n	800a6ea <_dtoa_r+0x23a>
 800a784:	2300      	movs	r3, #0
 800a786:	e7f0      	b.n	800a76a <_dtoa_r+0x2ba>
 800a788:	2501      	movs	r5, #1
 800a78a:	2300      	movs	r3, #0
 800a78c:	9306      	str	r3, [sp, #24]
 800a78e:	950a      	str	r5, [sp, #40]	; 0x28
 800a790:	f04f 33ff 	mov.w	r3, #4294967295
 800a794:	9302      	str	r3, [sp, #8]
 800a796:	4699      	mov	r9, r3
 800a798:	2200      	movs	r2, #0
 800a79a:	2312      	movs	r3, #18
 800a79c:	920b      	str	r2, [sp, #44]	; 0x2c
 800a79e:	e7aa      	b.n	800a6f6 <_dtoa_r+0x246>
 800a7a0:	2301      	movs	r3, #1
 800a7a2:	930a      	str	r3, [sp, #40]	; 0x28
 800a7a4:	e7f4      	b.n	800a790 <_dtoa_r+0x2e0>
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	9302      	str	r3, [sp, #8]
 800a7aa:	4699      	mov	r9, r3
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	e7f5      	b.n	800a79c <_dtoa_r+0x2ec>
 800a7b0:	3101      	adds	r1, #1
 800a7b2:	6071      	str	r1, [r6, #4]
 800a7b4:	0052      	lsls	r2, r2, #1
 800a7b6:	e7a2      	b.n	800a6fe <_dtoa_r+0x24e>
 800a7b8:	636f4361 	.word	0x636f4361
 800a7bc:	3fd287a7 	.word	0x3fd287a7
 800a7c0:	8b60c8b3 	.word	0x8b60c8b3
 800a7c4:	3fc68a28 	.word	0x3fc68a28
 800a7c8:	509f79fb 	.word	0x509f79fb
 800a7cc:	3fd34413 	.word	0x3fd34413
 800a7d0:	7ff00000 	.word	0x7ff00000
 800a7d4:	08013fc5 	.word	0x08013fc5
 800a7d8:	3ff80000 	.word	0x3ff80000
 800a7dc:	08014000 	.word	0x08014000
 800a7e0:	08013fd8 	.word	0x08013fd8
 800a7e4:	08013fcf 	.word	0x08013fcf
 800a7e8:	07f1      	lsls	r1, r6, #31
 800a7ea:	d508      	bpl.n	800a7fe <_dtoa_r+0x34e>
 800a7ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a7f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7f4:	f7f5 feac 	bl	8000550 <__aeabi_dmul>
 800a7f8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a7fc:	3501      	adds	r5, #1
 800a7fe:	1076      	asrs	r6, r6, #1
 800a800:	3708      	adds	r7, #8
 800a802:	2e00      	cmp	r6, #0
 800a804:	d1f0      	bne.n	800a7e8 <_dtoa_r+0x338>
 800a806:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a80a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a80e:	f7f5 ffc9 	bl	80007a4 <__aeabi_ddiv>
 800a812:	e9cd 0100 	strd	r0, r1, [sp]
 800a816:	e01a      	b.n	800a84e <_dtoa_r+0x39e>
 800a818:	2502      	movs	r5, #2
 800a81a:	e7a3      	b.n	800a764 <_dtoa_r+0x2b4>
 800a81c:	f000 80a0 	beq.w	800a960 <_dtoa_r+0x4b0>
 800a820:	f1ca 0600 	rsb	r6, sl, #0
 800a824:	4b9f      	ldr	r3, [pc, #636]	; (800aaa4 <_dtoa_r+0x5f4>)
 800a826:	4fa0      	ldr	r7, [pc, #640]	; (800aaa8 <_dtoa_r+0x5f8>)
 800a828:	f006 020f 	and.w	r2, r6, #15
 800a82c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a834:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a838:	f7f5 fe8a 	bl	8000550 <__aeabi_dmul>
 800a83c:	e9cd 0100 	strd	r0, r1, [sp]
 800a840:	1136      	asrs	r6, r6, #4
 800a842:	2300      	movs	r3, #0
 800a844:	2502      	movs	r5, #2
 800a846:	2e00      	cmp	r6, #0
 800a848:	d17f      	bne.n	800a94a <_dtoa_r+0x49a>
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d1e1      	bne.n	800a812 <_dtoa_r+0x362>
 800a84e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a850:	2b00      	cmp	r3, #0
 800a852:	f000 8087 	beq.w	800a964 <_dtoa_r+0x4b4>
 800a856:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a85a:	2200      	movs	r2, #0
 800a85c:	4b93      	ldr	r3, [pc, #588]	; (800aaac <_dtoa_r+0x5fc>)
 800a85e:	4630      	mov	r0, r6
 800a860:	4639      	mov	r1, r7
 800a862:	f7f6 f8e7 	bl	8000a34 <__aeabi_dcmplt>
 800a866:	2800      	cmp	r0, #0
 800a868:	d07c      	beq.n	800a964 <_dtoa_r+0x4b4>
 800a86a:	f1b9 0f00 	cmp.w	r9, #0
 800a86e:	d079      	beq.n	800a964 <_dtoa_r+0x4b4>
 800a870:	9b02      	ldr	r3, [sp, #8]
 800a872:	2b00      	cmp	r3, #0
 800a874:	dd35      	ble.n	800a8e2 <_dtoa_r+0x432>
 800a876:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a87a:	9308      	str	r3, [sp, #32]
 800a87c:	4639      	mov	r1, r7
 800a87e:	2200      	movs	r2, #0
 800a880:	4b8b      	ldr	r3, [pc, #556]	; (800aab0 <_dtoa_r+0x600>)
 800a882:	4630      	mov	r0, r6
 800a884:	f7f5 fe64 	bl	8000550 <__aeabi_dmul>
 800a888:	e9cd 0100 	strd	r0, r1, [sp]
 800a88c:	9f02      	ldr	r7, [sp, #8]
 800a88e:	3501      	adds	r5, #1
 800a890:	4628      	mov	r0, r5
 800a892:	f7f5 fdf3 	bl	800047c <__aeabi_i2d>
 800a896:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a89a:	f7f5 fe59 	bl	8000550 <__aeabi_dmul>
 800a89e:	2200      	movs	r2, #0
 800a8a0:	4b84      	ldr	r3, [pc, #528]	; (800aab4 <_dtoa_r+0x604>)
 800a8a2:	f7f5 fc9f 	bl	80001e4 <__adddf3>
 800a8a6:	4605      	mov	r5, r0
 800a8a8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a8ac:	2f00      	cmp	r7, #0
 800a8ae:	d15d      	bne.n	800a96c <_dtoa_r+0x4bc>
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	4b81      	ldr	r3, [pc, #516]	; (800aab8 <_dtoa_r+0x608>)
 800a8b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8b8:	f7f5 fc92 	bl	80001e0 <__aeabi_dsub>
 800a8bc:	462a      	mov	r2, r5
 800a8be:	4633      	mov	r3, r6
 800a8c0:	e9cd 0100 	strd	r0, r1, [sp]
 800a8c4:	f7f6 f8d4 	bl	8000a70 <__aeabi_dcmpgt>
 800a8c8:	2800      	cmp	r0, #0
 800a8ca:	f040 8288 	bne.w	800adde <_dtoa_r+0x92e>
 800a8ce:	462a      	mov	r2, r5
 800a8d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a8d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8d8:	f7f6 f8ac 	bl	8000a34 <__aeabi_dcmplt>
 800a8dc:	2800      	cmp	r0, #0
 800a8de:	f040 827c 	bne.w	800adda <_dtoa_r+0x92a>
 800a8e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a8e6:	e9cd 2300 	strd	r2, r3, [sp]
 800a8ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	f2c0 8150 	blt.w	800ab92 <_dtoa_r+0x6e2>
 800a8f2:	f1ba 0f0e 	cmp.w	sl, #14
 800a8f6:	f300 814c 	bgt.w	800ab92 <_dtoa_r+0x6e2>
 800a8fa:	4b6a      	ldr	r3, [pc, #424]	; (800aaa4 <_dtoa_r+0x5f4>)
 800a8fc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a900:	ed93 7b00 	vldr	d7, [r3]
 800a904:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a906:	2b00      	cmp	r3, #0
 800a908:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a90c:	f280 80d8 	bge.w	800aac0 <_dtoa_r+0x610>
 800a910:	f1b9 0f00 	cmp.w	r9, #0
 800a914:	f300 80d4 	bgt.w	800aac0 <_dtoa_r+0x610>
 800a918:	f040 825e 	bne.w	800add8 <_dtoa_r+0x928>
 800a91c:	2200      	movs	r2, #0
 800a91e:	4b66      	ldr	r3, [pc, #408]	; (800aab8 <_dtoa_r+0x608>)
 800a920:	ec51 0b17 	vmov	r0, r1, d7
 800a924:	f7f5 fe14 	bl	8000550 <__aeabi_dmul>
 800a928:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a92c:	f7f6 f896 	bl	8000a5c <__aeabi_dcmpge>
 800a930:	464f      	mov	r7, r9
 800a932:	464e      	mov	r6, r9
 800a934:	2800      	cmp	r0, #0
 800a936:	f040 8234 	bne.w	800ada2 <_dtoa_r+0x8f2>
 800a93a:	2331      	movs	r3, #49	; 0x31
 800a93c:	f10b 0501 	add.w	r5, fp, #1
 800a940:	f88b 3000 	strb.w	r3, [fp]
 800a944:	f10a 0a01 	add.w	sl, sl, #1
 800a948:	e22f      	b.n	800adaa <_dtoa_r+0x8fa>
 800a94a:	07f2      	lsls	r2, r6, #31
 800a94c:	d505      	bpl.n	800a95a <_dtoa_r+0x4aa>
 800a94e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a952:	f7f5 fdfd 	bl	8000550 <__aeabi_dmul>
 800a956:	3501      	adds	r5, #1
 800a958:	2301      	movs	r3, #1
 800a95a:	1076      	asrs	r6, r6, #1
 800a95c:	3708      	adds	r7, #8
 800a95e:	e772      	b.n	800a846 <_dtoa_r+0x396>
 800a960:	2502      	movs	r5, #2
 800a962:	e774      	b.n	800a84e <_dtoa_r+0x39e>
 800a964:	f8cd a020 	str.w	sl, [sp, #32]
 800a968:	464f      	mov	r7, r9
 800a96a:	e791      	b.n	800a890 <_dtoa_r+0x3e0>
 800a96c:	4b4d      	ldr	r3, [pc, #308]	; (800aaa4 <_dtoa_r+0x5f4>)
 800a96e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a972:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d047      	beq.n	800aa0c <_dtoa_r+0x55c>
 800a97c:	4602      	mov	r2, r0
 800a97e:	460b      	mov	r3, r1
 800a980:	2000      	movs	r0, #0
 800a982:	494e      	ldr	r1, [pc, #312]	; (800aabc <_dtoa_r+0x60c>)
 800a984:	f7f5 ff0e 	bl	80007a4 <__aeabi_ddiv>
 800a988:	462a      	mov	r2, r5
 800a98a:	4633      	mov	r3, r6
 800a98c:	f7f5 fc28 	bl	80001e0 <__aeabi_dsub>
 800a990:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a994:	465d      	mov	r5, fp
 800a996:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a99a:	f7f6 f889 	bl	8000ab0 <__aeabi_d2iz>
 800a99e:	4606      	mov	r6, r0
 800a9a0:	f7f5 fd6c 	bl	800047c <__aeabi_i2d>
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	460b      	mov	r3, r1
 800a9a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9ac:	f7f5 fc18 	bl	80001e0 <__aeabi_dsub>
 800a9b0:	3630      	adds	r6, #48	; 0x30
 800a9b2:	f805 6b01 	strb.w	r6, [r5], #1
 800a9b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a9ba:	e9cd 0100 	strd	r0, r1, [sp]
 800a9be:	f7f6 f839 	bl	8000a34 <__aeabi_dcmplt>
 800a9c2:	2800      	cmp	r0, #0
 800a9c4:	d163      	bne.n	800aa8e <_dtoa_r+0x5de>
 800a9c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9ca:	2000      	movs	r0, #0
 800a9cc:	4937      	ldr	r1, [pc, #220]	; (800aaac <_dtoa_r+0x5fc>)
 800a9ce:	f7f5 fc07 	bl	80001e0 <__aeabi_dsub>
 800a9d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a9d6:	f7f6 f82d 	bl	8000a34 <__aeabi_dcmplt>
 800a9da:	2800      	cmp	r0, #0
 800a9dc:	f040 80b7 	bne.w	800ab4e <_dtoa_r+0x69e>
 800a9e0:	eba5 030b 	sub.w	r3, r5, fp
 800a9e4:	429f      	cmp	r7, r3
 800a9e6:	f77f af7c 	ble.w	800a8e2 <_dtoa_r+0x432>
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	4b30      	ldr	r3, [pc, #192]	; (800aab0 <_dtoa_r+0x600>)
 800a9ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a9f2:	f7f5 fdad 	bl	8000550 <__aeabi_dmul>
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a9fc:	4b2c      	ldr	r3, [pc, #176]	; (800aab0 <_dtoa_r+0x600>)
 800a9fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa02:	f7f5 fda5 	bl	8000550 <__aeabi_dmul>
 800aa06:	e9cd 0100 	strd	r0, r1, [sp]
 800aa0a:	e7c4      	b.n	800a996 <_dtoa_r+0x4e6>
 800aa0c:	462a      	mov	r2, r5
 800aa0e:	4633      	mov	r3, r6
 800aa10:	f7f5 fd9e 	bl	8000550 <__aeabi_dmul>
 800aa14:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa18:	eb0b 0507 	add.w	r5, fp, r7
 800aa1c:	465e      	mov	r6, fp
 800aa1e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa22:	f7f6 f845 	bl	8000ab0 <__aeabi_d2iz>
 800aa26:	4607      	mov	r7, r0
 800aa28:	f7f5 fd28 	bl	800047c <__aeabi_i2d>
 800aa2c:	3730      	adds	r7, #48	; 0x30
 800aa2e:	4602      	mov	r2, r0
 800aa30:	460b      	mov	r3, r1
 800aa32:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa36:	f7f5 fbd3 	bl	80001e0 <__aeabi_dsub>
 800aa3a:	f806 7b01 	strb.w	r7, [r6], #1
 800aa3e:	42ae      	cmp	r6, r5
 800aa40:	e9cd 0100 	strd	r0, r1, [sp]
 800aa44:	f04f 0200 	mov.w	r2, #0
 800aa48:	d126      	bne.n	800aa98 <_dtoa_r+0x5e8>
 800aa4a:	4b1c      	ldr	r3, [pc, #112]	; (800aabc <_dtoa_r+0x60c>)
 800aa4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa50:	f7f5 fbc8 	bl	80001e4 <__adddf3>
 800aa54:	4602      	mov	r2, r0
 800aa56:	460b      	mov	r3, r1
 800aa58:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa5c:	f7f6 f808 	bl	8000a70 <__aeabi_dcmpgt>
 800aa60:	2800      	cmp	r0, #0
 800aa62:	d174      	bne.n	800ab4e <_dtoa_r+0x69e>
 800aa64:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aa68:	2000      	movs	r0, #0
 800aa6a:	4914      	ldr	r1, [pc, #80]	; (800aabc <_dtoa_r+0x60c>)
 800aa6c:	f7f5 fbb8 	bl	80001e0 <__aeabi_dsub>
 800aa70:	4602      	mov	r2, r0
 800aa72:	460b      	mov	r3, r1
 800aa74:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa78:	f7f5 ffdc 	bl	8000a34 <__aeabi_dcmplt>
 800aa7c:	2800      	cmp	r0, #0
 800aa7e:	f43f af30 	beq.w	800a8e2 <_dtoa_r+0x432>
 800aa82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aa86:	2b30      	cmp	r3, #48	; 0x30
 800aa88:	f105 32ff 	add.w	r2, r5, #4294967295
 800aa8c:	d002      	beq.n	800aa94 <_dtoa_r+0x5e4>
 800aa8e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800aa92:	e04a      	b.n	800ab2a <_dtoa_r+0x67a>
 800aa94:	4615      	mov	r5, r2
 800aa96:	e7f4      	b.n	800aa82 <_dtoa_r+0x5d2>
 800aa98:	4b05      	ldr	r3, [pc, #20]	; (800aab0 <_dtoa_r+0x600>)
 800aa9a:	f7f5 fd59 	bl	8000550 <__aeabi_dmul>
 800aa9e:	e9cd 0100 	strd	r0, r1, [sp]
 800aaa2:	e7bc      	b.n	800aa1e <_dtoa_r+0x56e>
 800aaa4:	08014000 	.word	0x08014000
 800aaa8:	08013fd8 	.word	0x08013fd8
 800aaac:	3ff00000 	.word	0x3ff00000
 800aab0:	40240000 	.word	0x40240000
 800aab4:	401c0000 	.word	0x401c0000
 800aab8:	40140000 	.word	0x40140000
 800aabc:	3fe00000 	.word	0x3fe00000
 800aac0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aac4:	465d      	mov	r5, fp
 800aac6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aaca:	4630      	mov	r0, r6
 800aacc:	4639      	mov	r1, r7
 800aace:	f7f5 fe69 	bl	80007a4 <__aeabi_ddiv>
 800aad2:	f7f5 ffed 	bl	8000ab0 <__aeabi_d2iz>
 800aad6:	4680      	mov	r8, r0
 800aad8:	f7f5 fcd0 	bl	800047c <__aeabi_i2d>
 800aadc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aae0:	f7f5 fd36 	bl	8000550 <__aeabi_dmul>
 800aae4:	4602      	mov	r2, r0
 800aae6:	460b      	mov	r3, r1
 800aae8:	4630      	mov	r0, r6
 800aaea:	4639      	mov	r1, r7
 800aaec:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800aaf0:	f7f5 fb76 	bl	80001e0 <__aeabi_dsub>
 800aaf4:	f805 6b01 	strb.w	r6, [r5], #1
 800aaf8:	eba5 060b 	sub.w	r6, r5, fp
 800aafc:	45b1      	cmp	r9, r6
 800aafe:	4602      	mov	r2, r0
 800ab00:	460b      	mov	r3, r1
 800ab02:	d139      	bne.n	800ab78 <_dtoa_r+0x6c8>
 800ab04:	f7f5 fb6e 	bl	80001e4 <__adddf3>
 800ab08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab0c:	4606      	mov	r6, r0
 800ab0e:	460f      	mov	r7, r1
 800ab10:	f7f5 ffae 	bl	8000a70 <__aeabi_dcmpgt>
 800ab14:	b9c8      	cbnz	r0, 800ab4a <_dtoa_r+0x69a>
 800ab16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab1a:	4630      	mov	r0, r6
 800ab1c:	4639      	mov	r1, r7
 800ab1e:	f7f5 ff7f 	bl	8000a20 <__aeabi_dcmpeq>
 800ab22:	b110      	cbz	r0, 800ab2a <_dtoa_r+0x67a>
 800ab24:	f018 0f01 	tst.w	r8, #1
 800ab28:	d10f      	bne.n	800ab4a <_dtoa_r+0x69a>
 800ab2a:	9904      	ldr	r1, [sp, #16]
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	f000 fabb 	bl	800b0a8 <_Bfree>
 800ab32:	2300      	movs	r3, #0
 800ab34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ab36:	702b      	strb	r3, [r5, #0]
 800ab38:	f10a 0301 	add.w	r3, sl, #1
 800ab3c:	6013      	str	r3, [r2, #0]
 800ab3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	f000 8241 	beq.w	800afc8 <_dtoa_r+0xb18>
 800ab46:	601d      	str	r5, [r3, #0]
 800ab48:	e23e      	b.n	800afc8 <_dtoa_r+0xb18>
 800ab4a:	f8cd a020 	str.w	sl, [sp, #32]
 800ab4e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab52:	2a39      	cmp	r2, #57	; 0x39
 800ab54:	f105 33ff 	add.w	r3, r5, #4294967295
 800ab58:	d108      	bne.n	800ab6c <_dtoa_r+0x6bc>
 800ab5a:	459b      	cmp	fp, r3
 800ab5c:	d10a      	bne.n	800ab74 <_dtoa_r+0x6c4>
 800ab5e:	9b08      	ldr	r3, [sp, #32]
 800ab60:	3301      	adds	r3, #1
 800ab62:	9308      	str	r3, [sp, #32]
 800ab64:	2330      	movs	r3, #48	; 0x30
 800ab66:	f88b 3000 	strb.w	r3, [fp]
 800ab6a:	465b      	mov	r3, fp
 800ab6c:	781a      	ldrb	r2, [r3, #0]
 800ab6e:	3201      	adds	r2, #1
 800ab70:	701a      	strb	r2, [r3, #0]
 800ab72:	e78c      	b.n	800aa8e <_dtoa_r+0x5de>
 800ab74:	461d      	mov	r5, r3
 800ab76:	e7ea      	b.n	800ab4e <_dtoa_r+0x69e>
 800ab78:	2200      	movs	r2, #0
 800ab7a:	4b9b      	ldr	r3, [pc, #620]	; (800ade8 <_dtoa_r+0x938>)
 800ab7c:	f7f5 fce8 	bl	8000550 <__aeabi_dmul>
 800ab80:	2200      	movs	r2, #0
 800ab82:	2300      	movs	r3, #0
 800ab84:	4606      	mov	r6, r0
 800ab86:	460f      	mov	r7, r1
 800ab88:	f7f5 ff4a 	bl	8000a20 <__aeabi_dcmpeq>
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	d09a      	beq.n	800aac6 <_dtoa_r+0x616>
 800ab90:	e7cb      	b.n	800ab2a <_dtoa_r+0x67a>
 800ab92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab94:	2a00      	cmp	r2, #0
 800ab96:	f000 808b 	beq.w	800acb0 <_dtoa_r+0x800>
 800ab9a:	9a06      	ldr	r2, [sp, #24]
 800ab9c:	2a01      	cmp	r2, #1
 800ab9e:	dc6e      	bgt.n	800ac7e <_dtoa_r+0x7ce>
 800aba0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aba2:	2a00      	cmp	r2, #0
 800aba4:	d067      	beq.n	800ac76 <_dtoa_r+0x7c6>
 800aba6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800abaa:	9f07      	ldr	r7, [sp, #28]
 800abac:	9d05      	ldr	r5, [sp, #20]
 800abae:	9a05      	ldr	r2, [sp, #20]
 800abb0:	2101      	movs	r1, #1
 800abb2:	441a      	add	r2, r3
 800abb4:	4620      	mov	r0, r4
 800abb6:	9205      	str	r2, [sp, #20]
 800abb8:	4498      	add	r8, r3
 800abba:	f000 fb15 	bl	800b1e8 <__i2b>
 800abbe:	4606      	mov	r6, r0
 800abc0:	2d00      	cmp	r5, #0
 800abc2:	dd0c      	ble.n	800abde <_dtoa_r+0x72e>
 800abc4:	f1b8 0f00 	cmp.w	r8, #0
 800abc8:	dd09      	ble.n	800abde <_dtoa_r+0x72e>
 800abca:	4545      	cmp	r5, r8
 800abcc:	9a05      	ldr	r2, [sp, #20]
 800abce:	462b      	mov	r3, r5
 800abd0:	bfa8      	it	ge
 800abd2:	4643      	movge	r3, r8
 800abd4:	1ad2      	subs	r2, r2, r3
 800abd6:	9205      	str	r2, [sp, #20]
 800abd8:	1aed      	subs	r5, r5, r3
 800abda:	eba8 0803 	sub.w	r8, r8, r3
 800abde:	9b07      	ldr	r3, [sp, #28]
 800abe0:	b1eb      	cbz	r3, 800ac1e <_dtoa_r+0x76e>
 800abe2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d067      	beq.n	800acb8 <_dtoa_r+0x808>
 800abe8:	b18f      	cbz	r7, 800ac0e <_dtoa_r+0x75e>
 800abea:	4631      	mov	r1, r6
 800abec:	463a      	mov	r2, r7
 800abee:	4620      	mov	r0, r4
 800abf0:	f000 fb9a 	bl	800b328 <__pow5mult>
 800abf4:	9a04      	ldr	r2, [sp, #16]
 800abf6:	4601      	mov	r1, r0
 800abf8:	4606      	mov	r6, r0
 800abfa:	4620      	mov	r0, r4
 800abfc:	f000 fafd 	bl	800b1fa <__multiply>
 800ac00:	9904      	ldr	r1, [sp, #16]
 800ac02:	9008      	str	r0, [sp, #32]
 800ac04:	4620      	mov	r0, r4
 800ac06:	f000 fa4f 	bl	800b0a8 <_Bfree>
 800ac0a:	9b08      	ldr	r3, [sp, #32]
 800ac0c:	9304      	str	r3, [sp, #16]
 800ac0e:	9b07      	ldr	r3, [sp, #28]
 800ac10:	1bda      	subs	r2, r3, r7
 800ac12:	d004      	beq.n	800ac1e <_dtoa_r+0x76e>
 800ac14:	9904      	ldr	r1, [sp, #16]
 800ac16:	4620      	mov	r0, r4
 800ac18:	f000 fb86 	bl	800b328 <__pow5mult>
 800ac1c:	9004      	str	r0, [sp, #16]
 800ac1e:	2101      	movs	r1, #1
 800ac20:	4620      	mov	r0, r4
 800ac22:	f000 fae1 	bl	800b1e8 <__i2b>
 800ac26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac28:	4607      	mov	r7, r0
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	f000 81d0 	beq.w	800afd0 <_dtoa_r+0xb20>
 800ac30:	461a      	mov	r2, r3
 800ac32:	4601      	mov	r1, r0
 800ac34:	4620      	mov	r0, r4
 800ac36:	f000 fb77 	bl	800b328 <__pow5mult>
 800ac3a:	9b06      	ldr	r3, [sp, #24]
 800ac3c:	2b01      	cmp	r3, #1
 800ac3e:	4607      	mov	r7, r0
 800ac40:	dc40      	bgt.n	800acc4 <_dtoa_r+0x814>
 800ac42:	9b00      	ldr	r3, [sp, #0]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d139      	bne.n	800acbc <_dtoa_r+0x80c>
 800ac48:	9b01      	ldr	r3, [sp, #4]
 800ac4a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d136      	bne.n	800acc0 <_dtoa_r+0x810>
 800ac52:	9b01      	ldr	r3, [sp, #4]
 800ac54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac58:	0d1b      	lsrs	r3, r3, #20
 800ac5a:	051b      	lsls	r3, r3, #20
 800ac5c:	b12b      	cbz	r3, 800ac6a <_dtoa_r+0x7ba>
 800ac5e:	9b05      	ldr	r3, [sp, #20]
 800ac60:	3301      	adds	r3, #1
 800ac62:	9305      	str	r3, [sp, #20]
 800ac64:	f108 0801 	add.w	r8, r8, #1
 800ac68:	2301      	movs	r3, #1
 800ac6a:	9307      	str	r3, [sp, #28]
 800ac6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d12a      	bne.n	800acc8 <_dtoa_r+0x818>
 800ac72:	2001      	movs	r0, #1
 800ac74:	e030      	b.n	800acd8 <_dtoa_r+0x828>
 800ac76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ac78:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ac7c:	e795      	b.n	800abaa <_dtoa_r+0x6fa>
 800ac7e:	9b07      	ldr	r3, [sp, #28]
 800ac80:	f109 37ff 	add.w	r7, r9, #4294967295
 800ac84:	42bb      	cmp	r3, r7
 800ac86:	bfbf      	itttt	lt
 800ac88:	9b07      	ldrlt	r3, [sp, #28]
 800ac8a:	9707      	strlt	r7, [sp, #28]
 800ac8c:	1afa      	sublt	r2, r7, r3
 800ac8e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800ac90:	bfbb      	ittet	lt
 800ac92:	189b      	addlt	r3, r3, r2
 800ac94:	930e      	strlt	r3, [sp, #56]	; 0x38
 800ac96:	1bdf      	subge	r7, r3, r7
 800ac98:	2700      	movlt	r7, #0
 800ac9a:	f1b9 0f00 	cmp.w	r9, #0
 800ac9e:	bfb5      	itete	lt
 800aca0:	9b05      	ldrlt	r3, [sp, #20]
 800aca2:	9d05      	ldrge	r5, [sp, #20]
 800aca4:	eba3 0509 	sublt.w	r5, r3, r9
 800aca8:	464b      	movge	r3, r9
 800acaa:	bfb8      	it	lt
 800acac:	2300      	movlt	r3, #0
 800acae:	e77e      	b.n	800abae <_dtoa_r+0x6fe>
 800acb0:	9f07      	ldr	r7, [sp, #28]
 800acb2:	9d05      	ldr	r5, [sp, #20]
 800acb4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800acb6:	e783      	b.n	800abc0 <_dtoa_r+0x710>
 800acb8:	9a07      	ldr	r2, [sp, #28]
 800acba:	e7ab      	b.n	800ac14 <_dtoa_r+0x764>
 800acbc:	2300      	movs	r3, #0
 800acbe:	e7d4      	b.n	800ac6a <_dtoa_r+0x7ba>
 800acc0:	9b00      	ldr	r3, [sp, #0]
 800acc2:	e7d2      	b.n	800ac6a <_dtoa_r+0x7ba>
 800acc4:	2300      	movs	r3, #0
 800acc6:	9307      	str	r3, [sp, #28]
 800acc8:	693b      	ldr	r3, [r7, #16]
 800acca:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800acce:	6918      	ldr	r0, [r3, #16]
 800acd0:	f000 fa3c 	bl	800b14c <__hi0bits>
 800acd4:	f1c0 0020 	rsb	r0, r0, #32
 800acd8:	4440      	add	r0, r8
 800acda:	f010 001f 	ands.w	r0, r0, #31
 800acde:	d047      	beq.n	800ad70 <_dtoa_r+0x8c0>
 800ace0:	f1c0 0320 	rsb	r3, r0, #32
 800ace4:	2b04      	cmp	r3, #4
 800ace6:	dd3b      	ble.n	800ad60 <_dtoa_r+0x8b0>
 800ace8:	9b05      	ldr	r3, [sp, #20]
 800acea:	f1c0 001c 	rsb	r0, r0, #28
 800acee:	4403      	add	r3, r0
 800acf0:	9305      	str	r3, [sp, #20]
 800acf2:	4405      	add	r5, r0
 800acf4:	4480      	add	r8, r0
 800acf6:	9b05      	ldr	r3, [sp, #20]
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	dd05      	ble.n	800ad08 <_dtoa_r+0x858>
 800acfc:	461a      	mov	r2, r3
 800acfe:	9904      	ldr	r1, [sp, #16]
 800ad00:	4620      	mov	r0, r4
 800ad02:	f000 fb5f 	bl	800b3c4 <__lshift>
 800ad06:	9004      	str	r0, [sp, #16]
 800ad08:	f1b8 0f00 	cmp.w	r8, #0
 800ad0c:	dd05      	ble.n	800ad1a <_dtoa_r+0x86a>
 800ad0e:	4639      	mov	r1, r7
 800ad10:	4642      	mov	r2, r8
 800ad12:	4620      	mov	r0, r4
 800ad14:	f000 fb56 	bl	800b3c4 <__lshift>
 800ad18:	4607      	mov	r7, r0
 800ad1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad1c:	b353      	cbz	r3, 800ad74 <_dtoa_r+0x8c4>
 800ad1e:	4639      	mov	r1, r7
 800ad20:	9804      	ldr	r0, [sp, #16]
 800ad22:	f000 fba3 	bl	800b46c <__mcmp>
 800ad26:	2800      	cmp	r0, #0
 800ad28:	da24      	bge.n	800ad74 <_dtoa_r+0x8c4>
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	220a      	movs	r2, #10
 800ad2e:	9904      	ldr	r1, [sp, #16]
 800ad30:	4620      	mov	r0, r4
 800ad32:	f000 f9d0 	bl	800b0d6 <__multadd>
 800ad36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad38:	9004      	str	r0, [sp, #16]
 800ad3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	f000 814d 	beq.w	800afde <_dtoa_r+0xb2e>
 800ad44:	2300      	movs	r3, #0
 800ad46:	4631      	mov	r1, r6
 800ad48:	220a      	movs	r2, #10
 800ad4a:	4620      	mov	r0, r4
 800ad4c:	f000 f9c3 	bl	800b0d6 <__multadd>
 800ad50:	9b02      	ldr	r3, [sp, #8]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	4606      	mov	r6, r0
 800ad56:	dc4f      	bgt.n	800adf8 <_dtoa_r+0x948>
 800ad58:	9b06      	ldr	r3, [sp, #24]
 800ad5a:	2b02      	cmp	r3, #2
 800ad5c:	dd4c      	ble.n	800adf8 <_dtoa_r+0x948>
 800ad5e:	e011      	b.n	800ad84 <_dtoa_r+0x8d4>
 800ad60:	d0c9      	beq.n	800acf6 <_dtoa_r+0x846>
 800ad62:	9a05      	ldr	r2, [sp, #20]
 800ad64:	331c      	adds	r3, #28
 800ad66:	441a      	add	r2, r3
 800ad68:	9205      	str	r2, [sp, #20]
 800ad6a:	441d      	add	r5, r3
 800ad6c:	4498      	add	r8, r3
 800ad6e:	e7c2      	b.n	800acf6 <_dtoa_r+0x846>
 800ad70:	4603      	mov	r3, r0
 800ad72:	e7f6      	b.n	800ad62 <_dtoa_r+0x8b2>
 800ad74:	f1b9 0f00 	cmp.w	r9, #0
 800ad78:	dc38      	bgt.n	800adec <_dtoa_r+0x93c>
 800ad7a:	9b06      	ldr	r3, [sp, #24]
 800ad7c:	2b02      	cmp	r3, #2
 800ad7e:	dd35      	ble.n	800adec <_dtoa_r+0x93c>
 800ad80:	f8cd 9008 	str.w	r9, [sp, #8]
 800ad84:	9b02      	ldr	r3, [sp, #8]
 800ad86:	b963      	cbnz	r3, 800ada2 <_dtoa_r+0x8f2>
 800ad88:	4639      	mov	r1, r7
 800ad8a:	2205      	movs	r2, #5
 800ad8c:	4620      	mov	r0, r4
 800ad8e:	f000 f9a2 	bl	800b0d6 <__multadd>
 800ad92:	4601      	mov	r1, r0
 800ad94:	4607      	mov	r7, r0
 800ad96:	9804      	ldr	r0, [sp, #16]
 800ad98:	f000 fb68 	bl	800b46c <__mcmp>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	f73f adcc 	bgt.w	800a93a <_dtoa_r+0x48a>
 800ada2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ada4:	465d      	mov	r5, fp
 800ada6:	ea6f 0a03 	mvn.w	sl, r3
 800adaa:	f04f 0900 	mov.w	r9, #0
 800adae:	4639      	mov	r1, r7
 800adb0:	4620      	mov	r0, r4
 800adb2:	f000 f979 	bl	800b0a8 <_Bfree>
 800adb6:	2e00      	cmp	r6, #0
 800adb8:	f43f aeb7 	beq.w	800ab2a <_dtoa_r+0x67a>
 800adbc:	f1b9 0f00 	cmp.w	r9, #0
 800adc0:	d005      	beq.n	800adce <_dtoa_r+0x91e>
 800adc2:	45b1      	cmp	r9, r6
 800adc4:	d003      	beq.n	800adce <_dtoa_r+0x91e>
 800adc6:	4649      	mov	r1, r9
 800adc8:	4620      	mov	r0, r4
 800adca:	f000 f96d 	bl	800b0a8 <_Bfree>
 800adce:	4631      	mov	r1, r6
 800add0:	4620      	mov	r0, r4
 800add2:	f000 f969 	bl	800b0a8 <_Bfree>
 800add6:	e6a8      	b.n	800ab2a <_dtoa_r+0x67a>
 800add8:	2700      	movs	r7, #0
 800adda:	463e      	mov	r6, r7
 800addc:	e7e1      	b.n	800ada2 <_dtoa_r+0x8f2>
 800adde:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ade2:	463e      	mov	r6, r7
 800ade4:	e5a9      	b.n	800a93a <_dtoa_r+0x48a>
 800ade6:	bf00      	nop
 800ade8:	40240000 	.word	0x40240000
 800adec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adee:	f8cd 9008 	str.w	r9, [sp, #8]
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	f000 80fa 	beq.w	800afec <_dtoa_r+0xb3c>
 800adf8:	2d00      	cmp	r5, #0
 800adfa:	dd05      	ble.n	800ae08 <_dtoa_r+0x958>
 800adfc:	4631      	mov	r1, r6
 800adfe:	462a      	mov	r2, r5
 800ae00:	4620      	mov	r0, r4
 800ae02:	f000 fadf 	bl	800b3c4 <__lshift>
 800ae06:	4606      	mov	r6, r0
 800ae08:	9b07      	ldr	r3, [sp, #28]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d04c      	beq.n	800aea8 <_dtoa_r+0x9f8>
 800ae0e:	6871      	ldr	r1, [r6, #4]
 800ae10:	4620      	mov	r0, r4
 800ae12:	f000 f915 	bl	800b040 <_Balloc>
 800ae16:	6932      	ldr	r2, [r6, #16]
 800ae18:	3202      	adds	r2, #2
 800ae1a:	4605      	mov	r5, r0
 800ae1c:	0092      	lsls	r2, r2, #2
 800ae1e:	f106 010c 	add.w	r1, r6, #12
 800ae22:	300c      	adds	r0, #12
 800ae24:	f7fe feee 	bl	8009c04 <memcpy>
 800ae28:	2201      	movs	r2, #1
 800ae2a:	4629      	mov	r1, r5
 800ae2c:	4620      	mov	r0, r4
 800ae2e:	f000 fac9 	bl	800b3c4 <__lshift>
 800ae32:	9b00      	ldr	r3, [sp, #0]
 800ae34:	f8cd b014 	str.w	fp, [sp, #20]
 800ae38:	f003 0301 	and.w	r3, r3, #1
 800ae3c:	46b1      	mov	r9, r6
 800ae3e:	9307      	str	r3, [sp, #28]
 800ae40:	4606      	mov	r6, r0
 800ae42:	4639      	mov	r1, r7
 800ae44:	9804      	ldr	r0, [sp, #16]
 800ae46:	f7ff faa5 	bl	800a394 <quorem>
 800ae4a:	4649      	mov	r1, r9
 800ae4c:	4605      	mov	r5, r0
 800ae4e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ae52:	9804      	ldr	r0, [sp, #16]
 800ae54:	f000 fb0a 	bl	800b46c <__mcmp>
 800ae58:	4632      	mov	r2, r6
 800ae5a:	9000      	str	r0, [sp, #0]
 800ae5c:	4639      	mov	r1, r7
 800ae5e:	4620      	mov	r0, r4
 800ae60:	f000 fb1e 	bl	800b4a0 <__mdiff>
 800ae64:	68c3      	ldr	r3, [r0, #12]
 800ae66:	4602      	mov	r2, r0
 800ae68:	bb03      	cbnz	r3, 800aeac <_dtoa_r+0x9fc>
 800ae6a:	4601      	mov	r1, r0
 800ae6c:	9008      	str	r0, [sp, #32]
 800ae6e:	9804      	ldr	r0, [sp, #16]
 800ae70:	f000 fafc 	bl	800b46c <__mcmp>
 800ae74:	9a08      	ldr	r2, [sp, #32]
 800ae76:	4603      	mov	r3, r0
 800ae78:	4611      	mov	r1, r2
 800ae7a:	4620      	mov	r0, r4
 800ae7c:	9308      	str	r3, [sp, #32]
 800ae7e:	f000 f913 	bl	800b0a8 <_Bfree>
 800ae82:	9b08      	ldr	r3, [sp, #32]
 800ae84:	b9a3      	cbnz	r3, 800aeb0 <_dtoa_r+0xa00>
 800ae86:	9a06      	ldr	r2, [sp, #24]
 800ae88:	b992      	cbnz	r2, 800aeb0 <_dtoa_r+0xa00>
 800ae8a:	9a07      	ldr	r2, [sp, #28]
 800ae8c:	b982      	cbnz	r2, 800aeb0 <_dtoa_r+0xa00>
 800ae8e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800ae92:	d029      	beq.n	800aee8 <_dtoa_r+0xa38>
 800ae94:	9b00      	ldr	r3, [sp, #0]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	dd01      	ble.n	800ae9e <_dtoa_r+0x9ee>
 800ae9a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800ae9e:	9b05      	ldr	r3, [sp, #20]
 800aea0:	1c5d      	adds	r5, r3, #1
 800aea2:	f883 8000 	strb.w	r8, [r3]
 800aea6:	e782      	b.n	800adae <_dtoa_r+0x8fe>
 800aea8:	4630      	mov	r0, r6
 800aeaa:	e7c2      	b.n	800ae32 <_dtoa_r+0x982>
 800aeac:	2301      	movs	r3, #1
 800aeae:	e7e3      	b.n	800ae78 <_dtoa_r+0x9c8>
 800aeb0:	9a00      	ldr	r2, [sp, #0]
 800aeb2:	2a00      	cmp	r2, #0
 800aeb4:	db04      	blt.n	800aec0 <_dtoa_r+0xa10>
 800aeb6:	d125      	bne.n	800af04 <_dtoa_r+0xa54>
 800aeb8:	9a06      	ldr	r2, [sp, #24]
 800aeba:	bb1a      	cbnz	r2, 800af04 <_dtoa_r+0xa54>
 800aebc:	9a07      	ldr	r2, [sp, #28]
 800aebe:	bb0a      	cbnz	r2, 800af04 <_dtoa_r+0xa54>
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	ddec      	ble.n	800ae9e <_dtoa_r+0x9ee>
 800aec4:	2201      	movs	r2, #1
 800aec6:	9904      	ldr	r1, [sp, #16]
 800aec8:	4620      	mov	r0, r4
 800aeca:	f000 fa7b 	bl	800b3c4 <__lshift>
 800aece:	4639      	mov	r1, r7
 800aed0:	9004      	str	r0, [sp, #16]
 800aed2:	f000 facb 	bl	800b46c <__mcmp>
 800aed6:	2800      	cmp	r0, #0
 800aed8:	dc03      	bgt.n	800aee2 <_dtoa_r+0xa32>
 800aeda:	d1e0      	bne.n	800ae9e <_dtoa_r+0x9ee>
 800aedc:	f018 0f01 	tst.w	r8, #1
 800aee0:	d0dd      	beq.n	800ae9e <_dtoa_r+0x9ee>
 800aee2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aee6:	d1d8      	bne.n	800ae9a <_dtoa_r+0x9ea>
 800aee8:	9b05      	ldr	r3, [sp, #20]
 800aeea:	9a05      	ldr	r2, [sp, #20]
 800aeec:	1c5d      	adds	r5, r3, #1
 800aeee:	2339      	movs	r3, #57	; 0x39
 800aef0:	7013      	strb	r3, [r2, #0]
 800aef2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aef6:	2b39      	cmp	r3, #57	; 0x39
 800aef8:	f105 32ff 	add.w	r2, r5, #4294967295
 800aefc:	d04f      	beq.n	800af9e <_dtoa_r+0xaee>
 800aefe:	3301      	adds	r3, #1
 800af00:	7013      	strb	r3, [r2, #0]
 800af02:	e754      	b.n	800adae <_dtoa_r+0x8fe>
 800af04:	9a05      	ldr	r2, [sp, #20]
 800af06:	2b00      	cmp	r3, #0
 800af08:	f102 0501 	add.w	r5, r2, #1
 800af0c:	dd06      	ble.n	800af1c <_dtoa_r+0xa6c>
 800af0e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800af12:	d0e9      	beq.n	800aee8 <_dtoa_r+0xa38>
 800af14:	f108 0801 	add.w	r8, r8, #1
 800af18:	9b05      	ldr	r3, [sp, #20]
 800af1a:	e7c2      	b.n	800aea2 <_dtoa_r+0x9f2>
 800af1c:	9a02      	ldr	r2, [sp, #8]
 800af1e:	f805 8c01 	strb.w	r8, [r5, #-1]
 800af22:	eba5 030b 	sub.w	r3, r5, fp
 800af26:	4293      	cmp	r3, r2
 800af28:	d021      	beq.n	800af6e <_dtoa_r+0xabe>
 800af2a:	2300      	movs	r3, #0
 800af2c:	220a      	movs	r2, #10
 800af2e:	9904      	ldr	r1, [sp, #16]
 800af30:	4620      	mov	r0, r4
 800af32:	f000 f8d0 	bl	800b0d6 <__multadd>
 800af36:	45b1      	cmp	r9, r6
 800af38:	9004      	str	r0, [sp, #16]
 800af3a:	f04f 0300 	mov.w	r3, #0
 800af3e:	f04f 020a 	mov.w	r2, #10
 800af42:	4649      	mov	r1, r9
 800af44:	4620      	mov	r0, r4
 800af46:	d105      	bne.n	800af54 <_dtoa_r+0xaa4>
 800af48:	f000 f8c5 	bl	800b0d6 <__multadd>
 800af4c:	4681      	mov	r9, r0
 800af4e:	4606      	mov	r6, r0
 800af50:	9505      	str	r5, [sp, #20]
 800af52:	e776      	b.n	800ae42 <_dtoa_r+0x992>
 800af54:	f000 f8bf 	bl	800b0d6 <__multadd>
 800af58:	4631      	mov	r1, r6
 800af5a:	4681      	mov	r9, r0
 800af5c:	2300      	movs	r3, #0
 800af5e:	220a      	movs	r2, #10
 800af60:	4620      	mov	r0, r4
 800af62:	f000 f8b8 	bl	800b0d6 <__multadd>
 800af66:	4606      	mov	r6, r0
 800af68:	e7f2      	b.n	800af50 <_dtoa_r+0xaa0>
 800af6a:	f04f 0900 	mov.w	r9, #0
 800af6e:	2201      	movs	r2, #1
 800af70:	9904      	ldr	r1, [sp, #16]
 800af72:	4620      	mov	r0, r4
 800af74:	f000 fa26 	bl	800b3c4 <__lshift>
 800af78:	4639      	mov	r1, r7
 800af7a:	9004      	str	r0, [sp, #16]
 800af7c:	f000 fa76 	bl	800b46c <__mcmp>
 800af80:	2800      	cmp	r0, #0
 800af82:	dcb6      	bgt.n	800aef2 <_dtoa_r+0xa42>
 800af84:	d102      	bne.n	800af8c <_dtoa_r+0xadc>
 800af86:	f018 0f01 	tst.w	r8, #1
 800af8a:	d1b2      	bne.n	800aef2 <_dtoa_r+0xa42>
 800af8c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af90:	2b30      	cmp	r3, #48	; 0x30
 800af92:	f105 32ff 	add.w	r2, r5, #4294967295
 800af96:	f47f af0a 	bne.w	800adae <_dtoa_r+0x8fe>
 800af9a:	4615      	mov	r5, r2
 800af9c:	e7f6      	b.n	800af8c <_dtoa_r+0xadc>
 800af9e:	4593      	cmp	fp, r2
 800afa0:	d105      	bne.n	800afae <_dtoa_r+0xafe>
 800afa2:	2331      	movs	r3, #49	; 0x31
 800afa4:	f10a 0a01 	add.w	sl, sl, #1
 800afa8:	f88b 3000 	strb.w	r3, [fp]
 800afac:	e6ff      	b.n	800adae <_dtoa_r+0x8fe>
 800afae:	4615      	mov	r5, r2
 800afb0:	e79f      	b.n	800aef2 <_dtoa_r+0xa42>
 800afb2:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b018 <_dtoa_r+0xb68>
 800afb6:	e007      	b.n	800afc8 <_dtoa_r+0xb18>
 800afb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afba:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b01c <_dtoa_r+0xb6c>
 800afbe:	b11b      	cbz	r3, 800afc8 <_dtoa_r+0xb18>
 800afc0:	f10b 0308 	add.w	r3, fp, #8
 800afc4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800afc6:	6013      	str	r3, [r2, #0]
 800afc8:	4658      	mov	r0, fp
 800afca:	b017      	add	sp, #92	; 0x5c
 800afcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afd0:	9b06      	ldr	r3, [sp, #24]
 800afd2:	2b01      	cmp	r3, #1
 800afd4:	f77f ae35 	ble.w	800ac42 <_dtoa_r+0x792>
 800afd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afda:	9307      	str	r3, [sp, #28]
 800afdc:	e649      	b.n	800ac72 <_dtoa_r+0x7c2>
 800afde:	9b02      	ldr	r3, [sp, #8]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	dc03      	bgt.n	800afec <_dtoa_r+0xb3c>
 800afe4:	9b06      	ldr	r3, [sp, #24]
 800afe6:	2b02      	cmp	r3, #2
 800afe8:	f73f aecc 	bgt.w	800ad84 <_dtoa_r+0x8d4>
 800afec:	465d      	mov	r5, fp
 800afee:	4639      	mov	r1, r7
 800aff0:	9804      	ldr	r0, [sp, #16]
 800aff2:	f7ff f9cf 	bl	800a394 <quorem>
 800aff6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800affa:	f805 8b01 	strb.w	r8, [r5], #1
 800affe:	9a02      	ldr	r2, [sp, #8]
 800b000:	eba5 030b 	sub.w	r3, r5, fp
 800b004:	429a      	cmp	r2, r3
 800b006:	ddb0      	ble.n	800af6a <_dtoa_r+0xaba>
 800b008:	2300      	movs	r3, #0
 800b00a:	220a      	movs	r2, #10
 800b00c:	9904      	ldr	r1, [sp, #16]
 800b00e:	4620      	mov	r0, r4
 800b010:	f000 f861 	bl	800b0d6 <__multadd>
 800b014:	9004      	str	r0, [sp, #16]
 800b016:	e7ea      	b.n	800afee <_dtoa_r+0xb3e>
 800b018:	08013fc4 	.word	0x08013fc4
 800b01c:	08013fc6 	.word	0x08013fc6

0800b020 <_localeconv_r>:
 800b020:	4b04      	ldr	r3, [pc, #16]	; (800b034 <_localeconv_r+0x14>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	6a18      	ldr	r0, [r3, #32]
 800b026:	4b04      	ldr	r3, [pc, #16]	; (800b038 <_localeconv_r+0x18>)
 800b028:	2800      	cmp	r0, #0
 800b02a:	bf08      	it	eq
 800b02c:	4618      	moveq	r0, r3
 800b02e:	30f0      	adds	r0, #240	; 0xf0
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop
 800b034:	20000028 	.word	0x20000028
 800b038:	2000008c 	.word	0x2000008c

0800b03c <__malloc_lock>:
 800b03c:	4770      	bx	lr

0800b03e <__malloc_unlock>:
 800b03e:	4770      	bx	lr

0800b040 <_Balloc>:
 800b040:	b570      	push	{r4, r5, r6, lr}
 800b042:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b044:	4604      	mov	r4, r0
 800b046:	460e      	mov	r6, r1
 800b048:	b93d      	cbnz	r5, 800b05a <_Balloc+0x1a>
 800b04a:	2010      	movs	r0, #16
 800b04c:	f7fe fdd2 	bl	8009bf4 <malloc>
 800b050:	6260      	str	r0, [r4, #36]	; 0x24
 800b052:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b056:	6005      	str	r5, [r0, #0]
 800b058:	60c5      	str	r5, [r0, #12]
 800b05a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b05c:	68eb      	ldr	r3, [r5, #12]
 800b05e:	b183      	cbz	r3, 800b082 <_Balloc+0x42>
 800b060:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b062:	68db      	ldr	r3, [r3, #12]
 800b064:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b068:	b9b8      	cbnz	r0, 800b09a <_Balloc+0x5a>
 800b06a:	2101      	movs	r1, #1
 800b06c:	fa01 f506 	lsl.w	r5, r1, r6
 800b070:	1d6a      	adds	r2, r5, #5
 800b072:	0092      	lsls	r2, r2, #2
 800b074:	4620      	mov	r0, r4
 800b076:	f000 fabf 	bl	800b5f8 <_calloc_r>
 800b07a:	b160      	cbz	r0, 800b096 <_Balloc+0x56>
 800b07c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b080:	e00e      	b.n	800b0a0 <_Balloc+0x60>
 800b082:	2221      	movs	r2, #33	; 0x21
 800b084:	2104      	movs	r1, #4
 800b086:	4620      	mov	r0, r4
 800b088:	f000 fab6 	bl	800b5f8 <_calloc_r>
 800b08c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b08e:	60e8      	str	r0, [r5, #12]
 800b090:	68db      	ldr	r3, [r3, #12]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d1e4      	bne.n	800b060 <_Balloc+0x20>
 800b096:	2000      	movs	r0, #0
 800b098:	bd70      	pop	{r4, r5, r6, pc}
 800b09a:	6802      	ldr	r2, [r0, #0]
 800b09c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b0a6:	e7f7      	b.n	800b098 <_Balloc+0x58>

0800b0a8 <_Bfree>:
 800b0a8:	b570      	push	{r4, r5, r6, lr}
 800b0aa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b0ac:	4606      	mov	r6, r0
 800b0ae:	460d      	mov	r5, r1
 800b0b0:	b93c      	cbnz	r4, 800b0c2 <_Bfree+0x1a>
 800b0b2:	2010      	movs	r0, #16
 800b0b4:	f7fe fd9e 	bl	8009bf4 <malloc>
 800b0b8:	6270      	str	r0, [r6, #36]	; 0x24
 800b0ba:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b0be:	6004      	str	r4, [r0, #0]
 800b0c0:	60c4      	str	r4, [r0, #12]
 800b0c2:	b13d      	cbz	r5, 800b0d4 <_Bfree+0x2c>
 800b0c4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b0c6:	686a      	ldr	r2, [r5, #4]
 800b0c8:	68db      	ldr	r3, [r3, #12]
 800b0ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0ce:	6029      	str	r1, [r5, #0]
 800b0d0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b0d4:	bd70      	pop	{r4, r5, r6, pc}

0800b0d6 <__multadd>:
 800b0d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0da:	690d      	ldr	r5, [r1, #16]
 800b0dc:	461f      	mov	r7, r3
 800b0de:	4606      	mov	r6, r0
 800b0e0:	460c      	mov	r4, r1
 800b0e2:	f101 0c14 	add.w	ip, r1, #20
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	f8dc 0000 	ldr.w	r0, [ip]
 800b0ec:	b281      	uxth	r1, r0
 800b0ee:	fb02 7101 	mla	r1, r2, r1, r7
 800b0f2:	0c0f      	lsrs	r7, r1, #16
 800b0f4:	0c00      	lsrs	r0, r0, #16
 800b0f6:	fb02 7000 	mla	r0, r2, r0, r7
 800b0fa:	b289      	uxth	r1, r1
 800b0fc:	3301      	adds	r3, #1
 800b0fe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b102:	429d      	cmp	r5, r3
 800b104:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b108:	f84c 1b04 	str.w	r1, [ip], #4
 800b10c:	dcec      	bgt.n	800b0e8 <__multadd+0x12>
 800b10e:	b1d7      	cbz	r7, 800b146 <__multadd+0x70>
 800b110:	68a3      	ldr	r3, [r4, #8]
 800b112:	42ab      	cmp	r3, r5
 800b114:	dc12      	bgt.n	800b13c <__multadd+0x66>
 800b116:	6861      	ldr	r1, [r4, #4]
 800b118:	4630      	mov	r0, r6
 800b11a:	3101      	adds	r1, #1
 800b11c:	f7ff ff90 	bl	800b040 <_Balloc>
 800b120:	6922      	ldr	r2, [r4, #16]
 800b122:	3202      	adds	r2, #2
 800b124:	f104 010c 	add.w	r1, r4, #12
 800b128:	4680      	mov	r8, r0
 800b12a:	0092      	lsls	r2, r2, #2
 800b12c:	300c      	adds	r0, #12
 800b12e:	f7fe fd69 	bl	8009c04 <memcpy>
 800b132:	4621      	mov	r1, r4
 800b134:	4630      	mov	r0, r6
 800b136:	f7ff ffb7 	bl	800b0a8 <_Bfree>
 800b13a:	4644      	mov	r4, r8
 800b13c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b140:	3501      	adds	r5, #1
 800b142:	615f      	str	r7, [r3, #20]
 800b144:	6125      	str	r5, [r4, #16]
 800b146:	4620      	mov	r0, r4
 800b148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b14c <__hi0bits>:
 800b14c:	0c02      	lsrs	r2, r0, #16
 800b14e:	0412      	lsls	r2, r2, #16
 800b150:	4603      	mov	r3, r0
 800b152:	b9b2      	cbnz	r2, 800b182 <__hi0bits+0x36>
 800b154:	0403      	lsls	r3, r0, #16
 800b156:	2010      	movs	r0, #16
 800b158:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b15c:	bf04      	itt	eq
 800b15e:	021b      	lsleq	r3, r3, #8
 800b160:	3008      	addeq	r0, #8
 800b162:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b166:	bf04      	itt	eq
 800b168:	011b      	lsleq	r3, r3, #4
 800b16a:	3004      	addeq	r0, #4
 800b16c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b170:	bf04      	itt	eq
 800b172:	009b      	lsleq	r3, r3, #2
 800b174:	3002      	addeq	r0, #2
 800b176:	2b00      	cmp	r3, #0
 800b178:	db06      	blt.n	800b188 <__hi0bits+0x3c>
 800b17a:	005b      	lsls	r3, r3, #1
 800b17c:	d503      	bpl.n	800b186 <__hi0bits+0x3a>
 800b17e:	3001      	adds	r0, #1
 800b180:	4770      	bx	lr
 800b182:	2000      	movs	r0, #0
 800b184:	e7e8      	b.n	800b158 <__hi0bits+0xc>
 800b186:	2020      	movs	r0, #32
 800b188:	4770      	bx	lr

0800b18a <__lo0bits>:
 800b18a:	6803      	ldr	r3, [r0, #0]
 800b18c:	f013 0207 	ands.w	r2, r3, #7
 800b190:	4601      	mov	r1, r0
 800b192:	d00b      	beq.n	800b1ac <__lo0bits+0x22>
 800b194:	07da      	lsls	r2, r3, #31
 800b196:	d423      	bmi.n	800b1e0 <__lo0bits+0x56>
 800b198:	0798      	lsls	r0, r3, #30
 800b19a:	bf49      	itett	mi
 800b19c:	085b      	lsrmi	r3, r3, #1
 800b19e:	089b      	lsrpl	r3, r3, #2
 800b1a0:	2001      	movmi	r0, #1
 800b1a2:	600b      	strmi	r3, [r1, #0]
 800b1a4:	bf5c      	itt	pl
 800b1a6:	600b      	strpl	r3, [r1, #0]
 800b1a8:	2002      	movpl	r0, #2
 800b1aa:	4770      	bx	lr
 800b1ac:	b298      	uxth	r0, r3
 800b1ae:	b9a8      	cbnz	r0, 800b1dc <__lo0bits+0x52>
 800b1b0:	0c1b      	lsrs	r3, r3, #16
 800b1b2:	2010      	movs	r0, #16
 800b1b4:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b1b8:	bf04      	itt	eq
 800b1ba:	0a1b      	lsreq	r3, r3, #8
 800b1bc:	3008      	addeq	r0, #8
 800b1be:	071a      	lsls	r2, r3, #28
 800b1c0:	bf04      	itt	eq
 800b1c2:	091b      	lsreq	r3, r3, #4
 800b1c4:	3004      	addeq	r0, #4
 800b1c6:	079a      	lsls	r2, r3, #30
 800b1c8:	bf04      	itt	eq
 800b1ca:	089b      	lsreq	r3, r3, #2
 800b1cc:	3002      	addeq	r0, #2
 800b1ce:	07da      	lsls	r2, r3, #31
 800b1d0:	d402      	bmi.n	800b1d8 <__lo0bits+0x4e>
 800b1d2:	085b      	lsrs	r3, r3, #1
 800b1d4:	d006      	beq.n	800b1e4 <__lo0bits+0x5a>
 800b1d6:	3001      	adds	r0, #1
 800b1d8:	600b      	str	r3, [r1, #0]
 800b1da:	4770      	bx	lr
 800b1dc:	4610      	mov	r0, r2
 800b1de:	e7e9      	b.n	800b1b4 <__lo0bits+0x2a>
 800b1e0:	2000      	movs	r0, #0
 800b1e2:	4770      	bx	lr
 800b1e4:	2020      	movs	r0, #32
 800b1e6:	4770      	bx	lr

0800b1e8 <__i2b>:
 800b1e8:	b510      	push	{r4, lr}
 800b1ea:	460c      	mov	r4, r1
 800b1ec:	2101      	movs	r1, #1
 800b1ee:	f7ff ff27 	bl	800b040 <_Balloc>
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	6144      	str	r4, [r0, #20]
 800b1f6:	6102      	str	r2, [r0, #16]
 800b1f8:	bd10      	pop	{r4, pc}

0800b1fa <__multiply>:
 800b1fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1fe:	4614      	mov	r4, r2
 800b200:	690a      	ldr	r2, [r1, #16]
 800b202:	6923      	ldr	r3, [r4, #16]
 800b204:	429a      	cmp	r2, r3
 800b206:	bfb8      	it	lt
 800b208:	460b      	movlt	r3, r1
 800b20a:	4688      	mov	r8, r1
 800b20c:	bfbc      	itt	lt
 800b20e:	46a0      	movlt	r8, r4
 800b210:	461c      	movlt	r4, r3
 800b212:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b216:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b21a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b21e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b222:	eb07 0609 	add.w	r6, r7, r9
 800b226:	42b3      	cmp	r3, r6
 800b228:	bfb8      	it	lt
 800b22a:	3101      	addlt	r1, #1
 800b22c:	f7ff ff08 	bl	800b040 <_Balloc>
 800b230:	f100 0514 	add.w	r5, r0, #20
 800b234:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b238:	462b      	mov	r3, r5
 800b23a:	2200      	movs	r2, #0
 800b23c:	4573      	cmp	r3, lr
 800b23e:	d316      	bcc.n	800b26e <__multiply+0x74>
 800b240:	f104 0214 	add.w	r2, r4, #20
 800b244:	f108 0114 	add.w	r1, r8, #20
 800b248:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b24c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b250:	9300      	str	r3, [sp, #0]
 800b252:	9b00      	ldr	r3, [sp, #0]
 800b254:	9201      	str	r2, [sp, #4]
 800b256:	4293      	cmp	r3, r2
 800b258:	d80c      	bhi.n	800b274 <__multiply+0x7a>
 800b25a:	2e00      	cmp	r6, #0
 800b25c:	dd03      	ble.n	800b266 <__multiply+0x6c>
 800b25e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b262:	2b00      	cmp	r3, #0
 800b264:	d05d      	beq.n	800b322 <__multiply+0x128>
 800b266:	6106      	str	r6, [r0, #16]
 800b268:	b003      	add	sp, #12
 800b26a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b26e:	f843 2b04 	str.w	r2, [r3], #4
 800b272:	e7e3      	b.n	800b23c <__multiply+0x42>
 800b274:	f8b2 b000 	ldrh.w	fp, [r2]
 800b278:	f1bb 0f00 	cmp.w	fp, #0
 800b27c:	d023      	beq.n	800b2c6 <__multiply+0xcc>
 800b27e:	4689      	mov	r9, r1
 800b280:	46ac      	mov	ip, r5
 800b282:	f04f 0800 	mov.w	r8, #0
 800b286:	f859 4b04 	ldr.w	r4, [r9], #4
 800b28a:	f8dc a000 	ldr.w	sl, [ip]
 800b28e:	b2a3      	uxth	r3, r4
 800b290:	fa1f fa8a 	uxth.w	sl, sl
 800b294:	fb0b a303 	mla	r3, fp, r3, sl
 800b298:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b29c:	f8dc 4000 	ldr.w	r4, [ip]
 800b2a0:	4443      	add	r3, r8
 800b2a2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b2a6:	fb0b 840a 	mla	r4, fp, sl, r8
 800b2aa:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b2ae:	46e2      	mov	sl, ip
 800b2b0:	b29b      	uxth	r3, r3
 800b2b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b2b6:	454f      	cmp	r7, r9
 800b2b8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b2bc:	f84a 3b04 	str.w	r3, [sl], #4
 800b2c0:	d82b      	bhi.n	800b31a <__multiply+0x120>
 800b2c2:	f8cc 8004 	str.w	r8, [ip, #4]
 800b2c6:	9b01      	ldr	r3, [sp, #4]
 800b2c8:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b2cc:	3204      	adds	r2, #4
 800b2ce:	f1ba 0f00 	cmp.w	sl, #0
 800b2d2:	d020      	beq.n	800b316 <__multiply+0x11c>
 800b2d4:	682b      	ldr	r3, [r5, #0]
 800b2d6:	4689      	mov	r9, r1
 800b2d8:	46a8      	mov	r8, r5
 800b2da:	f04f 0b00 	mov.w	fp, #0
 800b2de:	f8b9 c000 	ldrh.w	ip, [r9]
 800b2e2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b2e6:	fb0a 440c 	mla	r4, sl, ip, r4
 800b2ea:	445c      	add	r4, fp
 800b2ec:	46c4      	mov	ip, r8
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b2f4:	f84c 3b04 	str.w	r3, [ip], #4
 800b2f8:	f859 3b04 	ldr.w	r3, [r9], #4
 800b2fc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b300:	0c1b      	lsrs	r3, r3, #16
 800b302:	fb0a b303 	mla	r3, sl, r3, fp
 800b306:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b30a:	454f      	cmp	r7, r9
 800b30c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b310:	d805      	bhi.n	800b31e <__multiply+0x124>
 800b312:	f8c8 3004 	str.w	r3, [r8, #4]
 800b316:	3504      	adds	r5, #4
 800b318:	e79b      	b.n	800b252 <__multiply+0x58>
 800b31a:	46d4      	mov	ip, sl
 800b31c:	e7b3      	b.n	800b286 <__multiply+0x8c>
 800b31e:	46e0      	mov	r8, ip
 800b320:	e7dd      	b.n	800b2de <__multiply+0xe4>
 800b322:	3e01      	subs	r6, #1
 800b324:	e799      	b.n	800b25a <__multiply+0x60>
	...

0800b328 <__pow5mult>:
 800b328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b32c:	4615      	mov	r5, r2
 800b32e:	f012 0203 	ands.w	r2, r2, #3
 800b332:	4606      	mov	r6, r0
 800b334:	460f      	mov	r7, r1
 800b336:	d007      	beq.n	800b348 <__pow5mult+0x20>
 800b338:	3a01      	subs	r2, #1
 800b33a:	4c21      	ldr	r4, [pc, #132]	; (800b3c0 <__pow5mult+0x98>)
 800b33c:	2300      	movs	r3, #0
 800b33e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b342:	f7ff fec8 	bl	800b0d6 <__multadd>
 800b346:	4607      	mov	r7, r0
 800b348:	10ad      	asrs	r5, r5, #2
 800b34a:	d035      	beq.n	800b3b8 <__pow5mult+0x90>
 800b34c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b34e:	b93c      	cbnz	r4, 800b360 <__pow5mult+0x38>
 800b350:	2010      	movs	r0, #16
 800b352:	f7fe fc4f 	bl	8009bf4 <malloc>
 800b356:	6270      	str	r0, [r6, #36]	; 0x24
 800b358:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b35c:	6004      	str	r4, [r0, #0]
 800b35e:	60c4      	str	r4, [r0, #12]
 800b360:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b364:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b368:	b94c      	cbnz	r4, 800b37e <__pow5mult+0x56>
 800b36a:	f240 2171 	movw	r1, #625	; 0x271
 800b36e:	4630      	mov	r0, r6
 800b370:	f7ff ff3a 	bl	800b1e8 <__i2b>
 800b374:	2300      	movs	r3, #0
 800b376:	f8c8 0008 	str.w	r0, [r8, #8]
 800b37a:	4604      	mov	r4, r0
 800b37c:	6003      	str	r3, [r0, #0]
 800b37e:	f04f 0800 	mov.w	r8, #0
 800b382:	07eb      	lsls	r3, r5, #31
 800b384:	d50a      	bpl.n	800b39c <__pow5mult+0x74>
 800b386:	4639      	mov	r1, r7
 800b388:	4622      	mov	r2, r4
 800b38a:	4630      	mov	r0, r6
 800b38c:	f7ff ff35 	bl	800b1fa <__multiply>
 800b390:	4639      	mov	r1, r7
 800b392:	4681      	mov	r9, r0
 800b394:	4630      	mov	r0, r6
 800b396:	f7ff fe87 	bl	800b0a8 <_Bfree>
 800b39a:	464f      	mov	r7, r9
 800b39c:	106d      	asrs	r5, r5, #1
 800b39e:	d00b      	beq.n	800b3b8 <__pow5mult+0x90>
 800b3a0:	6820      	ldr	r0, [r4, #0]
 800b3a2:	b938      	cbnz	r0, 800b3b4 <__pow5mult+0x8c>
 800b3a4:	4622      	mov	r2, r4
 800b3a6:	4621      	mov	r1, r4
 800b3a8:	4630      	mov	r0, r6
 800b3aa:	f7ff ff26 	bl	800b1fa <__multiply>
 800b3ae:	6020      	str	r0, [r4, #0]
 800b3b0:	f8c0 8000 	str.w	r8, [r0]
 800b3b4:	4604      	mov	r4, r0
 800b3b6:	e7e4      	b.n	800b382 <__pow5mult+0x5a>
 800b3b8:	4638      	mov	r0, r7
 800b3ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3be:	bf00      	nop
 800b3c0:	080140c8 	.word	0x080140c8

0800b3c4 <__lshift>:
 800b3c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3c8:	460c      	mov	r4, r1
 800b3ca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b3ce:	6923      	ldr	r3, [r4, #16]
 800b3d0:	6849      	ldr	r1, [r1, #4]
 800b3d2:	eb0a 0903 	add.w	r9, sl, r3
 800b3d6:	68a3      	ldr	r3, [r4, #8]
 800b3d8:	4607      	mov	r7, r0
 800b3da:	4616      	mov	r6, r2
 800b3dc:	f109 0501 	add.w	r5, r9, #1
 800b3e0:	42ab      	cmp	r3, r5
 800b3e2:	db32      	blt.n	800b44a <__lshift+0x86>
 800b3e4:	4638      	mov	r0, r7
 800b3e6:	f7ff fe2b 	bl	800b040 <_Balloc>
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	4680      	mov	r8, r0
 800b3ee:	f100 0114 	add.w	r1, r0, #20
 800b3f2:	461a      	mov	r2, r3
 800b3f4:	4553      	cmp	r3, sl
 800b3f6:	db2b      	blt.n	800b450 <__lshift+0x8c>
 800b3f8:	6920      	ldr	r0, [r4, #16]
 800b3fa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b3fe:	f104 0314 	add.w	r3, r4, #20
 800b402:	f016 021f 	ands.w	r2, r6, #31
 800b406:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b40a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b40e:	d025      	beq.n	800b45c <__lshift+0x98>
 800b410:	f1c2 0e20 	rsb	lr, r2, #32
 800b414:	2000      	movs	r0, #0
 800b416:	681e      	ldr	r6, [r3, #0]
 800b418:	468a      	mov	sl, r1
 800b41a:	4096      	lsls	r6, r2
 800b41c:	4330      	orrs	r0, r6
 800b41e:	f84a 0b04 	str.w	r0, [sl], #4
 800b422:	f853 0b04 	ldr.w	r0, [r3], #4
 800b426:	459c      	cmp	ip, r3
 800b428:	fa20 f00e 	lsr.w	r0, r0, lr
 800b42c:	d814      	bhi.n	800b458 <__lshift+0x94>
 800b42e:	6048      	str	r0, [r1, #4]
 800b430:	b108      	cbz	r0, 800b436 <__lshift+0x72>
 800b432:	f109 0502 	add.w	r5, r9, #2
 800b436:	3d01      	subs	r5, #1
 800b438:	4638      	mov	r0, r7
 800b43a:	f8c8 5010 	str.w	r5, [r8, #16]
 800b43e:	4621      	mov	r1, r4
 800b440:	f7ff fe32 	bl	800b0a8 <_Bfree>
 800b444:	4640      	mov	r0, r8
 800b446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b44a:	3101      	adds	r1, #1
 800b44c:	005b      	lsls	r3, r3, #1
 800b44e:	e7c7      	b.n	800b3e0 <__lshift+0x1c>
 800b450:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b454:	3301      	adds	r3, #1
 800b456:	e7cd      	b.n	800b3f4 <__lshift+0x30>
 800b458:	4651      	mov	r1, sl
 800b45a:	e7dc      	b.n	800b416 <__lshift+0x52>
 800b45c:	3904      	subs	r1, #4
 800b45e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b462:	f841 2f04 	str.w	r2, [r1, #4]!
 800b466:	459c      	cmp	ip, r3
 800b468:	d8f9      	bhi.n	800b45e <__lshift+0x9a>
 800b46a:	e7e4      	b.n	800b436 <__lshift+0x72>

0800b46c <__mcmp>:
 800b46c:	6903      	ldr	r3, [r0, #16]
 800b46e:	690a      	ldr	r2, [r1, #16]
 800b470:	1a9b      	subs	r3, r3, r2
 800b472:	b530      	push	{r4, r5, lr}
 800b474:	d10c      	bne.n	800b490 <__mcmp+0x24>
 800b476:	0092      	lsls	r2, r2, #2
 800b478:	3014      	adds	r0, #20
 800b47a:	3114      	adds	r1, #20
 800b47c:	1884      	adds	r4, r0, r2
 800b47e:	4411      	add	r1, r2
 800b480:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b484:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b488:	4295      	cmp	r5, r2
 800b48a:	d003      	beq.n	800b494 <__mcmp+0x28>
 800b48c:	d305      	bcc.n	800b49a <__mcmp+0x2e>
 800b48e:	2301      	movs	r3, #1
 800b490:	4618      	mov	r0, r3
 800b492:	bd30      	pop	{r4, r5, pc}
 800b494:	42a0      	cmp	r0, r4
 800b496:	d3f3      	bcc.n	800b480 <__mcmp+0x14>
 800b498:	e7fa      	b.n	800b490 <__mcmp+0x24>
 800b49a:	f04f 33ff 	mov.w	r3, #4294967295
 800b49e:	e7f7      	b.n	800b490 <__mcmp+0x24>

0800b4a0 <__mdiff>:
 800b4a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4a4:	460d      	mov	r5, r1
 800b4a6:	4607      	mov	r7, r0
 800b4a8:	4611      	mov	r1, r2
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	4614      	mov	r4, r2
 800b4ae:	f7ff ffdd 	bl	800b46c <__mcmp>
 800b4b2:	1e06      	subs	r6, r0, #0
 800b4b4:	d108      	bne.n	800b4c8 <__mdiff+0x28>
 800b4b6:	4631      	mov	r1, r6
 800b4b8:	4638      	mov	r0, r7
 800b4ba:	f7ff fdc1 	bl	800b040 <_Balloc>
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b4c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4c8:	bfa4      	itt	ge
 800b4ca:	4623      	movge	r3, r4
 800b4cc:	462c      	movge	r4, r5
 800b4ce:	4638      	mov	r0, r7
 800b4d0:	6861      	ldr	r1, [r4, #4]
 800b4d2:	bfa6      	itte	ge
 800b4d4:	461d      	movge	r5, r3
 800b4d6:	2600      	movge	r6, #0
 800b4d8:	2601      	movlt	r6, #1
 800b4da:	f7ff fdb1 	bl	800b040 <_Balloc>
 800b4de:	692b      	ldr	r3, [r5, #16]
 800b4e0:	60c6      	str	r6, [r0, #12]
 800b4e2:	6926      	ldr	r6, [r4, #16]
 800b4e4:	f105 0914 	add.w	r9, r5, #20
 800b4e8:	f104 0214 	add.w	r2, r4, #20
 800b4ec:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b4f0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b4f4:	f100 0514 	add.w	r5, r0, #20
 800b4f8:	f04f 0e00 	mov.w	lr, #0
 800b4fc:	f852 ab04 	ldr.w	sl, [r2], #4
 800b500:	f859 4b04 	ldr.w	r4, [r9], #4
 800b504:	fa1e f18a 	uxtah	r1, lr, sl
 800b508:	b2a3      	uxth	r3, r4
 800b50a:	1ac9      	subs	r1, r1, r3
 800b50c:	0c23      	lsrs	r3, r4, #16
 800b50e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b512:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b516:	b289      	uxth	r1, r1
 800b518:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b51c:	45c8      	cmp	r8, r9
 800b51e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b522:	4694      	mov	ip, r2
 800b524:	f845 3b04 	str.w	r3, [r5], #4
 800b528:	d8e8      	bhi.n	800b4fc <__mdiff+0x5c>
 800b52a:	45bc      	cmp	ip, r7
 800b52c:	d304      	bcc.n	800b538 <__mdiff+0x98>
 800b52e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b532:	b183      	cbz	r3, 800b556 <__mdiff+0xb6>
 800b534:	6106      	str	r6, [r0, #16]
 800b536:	e7c5      	b.n	800b4c4 <__mdiff+0x24>
 800b538:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b53c:	fa1e f381 	uxtah	r3, lr, r1
 800b540:	141a      	asrs	r2, r3, #16
 800b542:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b546:	b29b      	uxth	r3, r3
 800b548:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b54c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b550:	f845 3b04 	str.w	r3, [r5], #4
 800b554:	e7e9      	b.n	800b52a <__mdiff+0x8a>
 800b556:	3e01      	subs	r6, #1
 800b558:	e7e9      	b.n	800b52e <__mdiff+0x8e>

0800b55a <__d2b>:
 800b55a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b55e:	460e      	mov	r6, r1
 800b560:	2101      	movs	r1, #1
 800b562:	ec59 8b10 	vmov	r8, r9, d0
 800b566:	4615      	mov	r5, r2
 800b568:	f7ff fd6a 	bl	800b040 <_Balloc>
 800b56c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b570:	4607      	mov	r7, r0
 800b572:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b576:	bb34      	cbnz	r4, 800b5c6 <__d2b+0x6c>
 800b578:	9301      	str	r3, [sp, #4]
 800b57a:	f1b8 0300 	subs.w	r3, r8, #0
 800b57e:	d027      	beq.n	800b5d0 <__d2b+0x76>
 800b580:	a802      	add	r0, sp, #8
 800b582:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b586:	f7ff fe00 	bl	800b18a <__lo0bits>
 800b58a:	9900      	ldr	r1, [sp, #0]
 800b58c:	b1f0      	cbz	r0, 800b5cc <__d2b+0x72>
 800b58e:	9a01      	ldr	r2, [sp, #4]
 800b590:	f1c0 0320 	rsb	r3, r0, #32
 800b594:	fa02 f303 	lsl.w	r3, r2, r3
 800b598:	430b      	orrs	r3, r1
 800b59a:	40c2      	lsrs	r2, r0
 800b59c:	617b      	str	r3, [r7, #20]
 800b59e:	9201      	str	r2, [sp, #4]
 800b5a0:	9b01      	ldr	r3, [sp, #4]
 800b5a2:	61bb      	str	r3, [r7, #24]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	bf14      	ite	ne
 800b5a8:	2102      	movne	r1, #2
 800b5aa:	2101      	moveq	r1, #1
 800b5ac:	6139      	str	r1, [r7, #16]
 800b5ae:	b1c4      	cbz	r4, 800b5e2 <__d2b+0x88>
 800b5b0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b5b4:	4404      	add	r4, r0
 800b5b6:	6034      	str	r4, [r6, #0]
 800b5b8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b5bc:	6028      	str	r0, [r5, #0]
 800b5be:	4638      	mov	r0, r7
 800b5c0:	b003      	add	sp, #12
 800b5c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b5c6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b5ca:	e7d5      	b.n	800b578 <__d2b+0x1e>
 800b5cc:	6179      	str	r1, [r7, #20]
 800b5ce:	e7e7      	b.n	800b5a0 <__d2b+0x46>
 800b5d0:	a801      	add	r0, sp, #4
 800b5d2:	f7ff fdda 	bl	800b18a <__lo0bits>
 800b5d6:	9b01      	ldr	r3, [sp, #4]
 800b5d8:	617b      	str	r3, [r7, #20]
 800b5da:	2101      	movs	r1, #1
 800b5dc:	6139      	str	r1, [r7, #16]
 800b5de:	3020      	adds	r0, #32
 800b5e0:	e7e5      	b.n	800b5ae <__d2b+0x54>
 800b5e2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b5e6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b5ea:	6030      	str	r0, [r6, #0]
 800b5ec:	6918      	ldr	r0, [r3, #16]
 800b5ee:	f7ff fdad 	bl	800b14c <__hi0bits>
 800b5f2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b5f6:	e7e1      	b.n	800b5bc <__d2b+0x62>

0800b5f8 <_calloc_r>:
 800b5f8:	b538      	push	{r3, r4, r5, lr}
 800b5fa:	fb02 f401 	mul.w	r4, r2, r1
 800b5fe:	4621      	mov	r1, r4
 800b600:	f7fe fb14 	bl	8009c2c <_malloc_r>
 800b604:	4605      	mov	r5, r0
 800b606:	b118      	cbz	r0, 800b610 <_calloc_r+0x18>
 800b608:	4622      	mov	r2, r4
 800b60a:	2100      	movs	r1, #0
 800b60c:	f7fe fb05 	bl	8009c1a <memset>
 800b610:	4628      	mov	r0, r5
 800b612:	bd38      	pop	{r3, r4, r5, pc}

0800b614 <__ascii_mbtowc>:
 800b614:	b082      	sub	sp, #8
 800b616:	b901      	cbnz	r1, 800b61a <__ascii_mbtowc+0x6>
 800b618:	a901      	add	r1, sp, #4
 800b61a:	b142      	cbz	r2, 800b62e <__ascii_mbtowc+0x1a>
 800b61c:	b14b      	cbz	r3, 800b632 <__ascii_mbtowc+0x1e>
 800b61e:	7813      	ldrb	r3, [r2, #0]
 800b620:	600b      	str	r3, [r1, #0]
 800b622:	7812      	ldrb	r2, [r2, #0]
 800b624:	1c10      	adds	r0, r2, #0
 800b626:	bf18      	it	ne
 800b628:	2001      	movne	r0, #1
 800b62a:	b002      	add	sp, #8
 800b62c:	4770      	bx	lr
 800b62e:	4610      	mov	r0, r2
 800b630:	e7fb      	b.n	800b62a <__ascii_mbtowc+0x16>
 800b632:	f06f 0001 	mvn.w	r0, #1
 800b636:	e7f8      	b.n	800b62a <__ascii_mbtowc+0x16>

0800b638 <__ascii_wctomb>:
 800b638:	b149      	cbz	r1, 800b64e <__ascii_wctomb+0x16>
 800b63a:	2aff      	cmp	r2, #255	; 0xff
 800b63c:	bf85      	ittet	hi
 800b63e:	238a      	movhi	r3, #138	; 0x8a
 800b640:	6003      	strhi	r3, [r0, #0]
 800b642:	700a      	strbls	r2, [r1, #0]
 800b644:	f04f 30ff 	movhi.w	r0, #4294967295
 800b648:	bf98      	it	ls
 800b64a:	2001      	movls	r0, #1
 800b64c:	4770      	bx	lr
 800b64e:	4608      	mov	r0, r1
 800b650:	4770      	bx	lr
	...

0800b654 <sqrtf>:
 800b654:	b510      	push	{r4, lr}
 800b656:	ed2d 8b02 	vpush	{d8}
 800b65a:	b08a      	sub	sp, #40	; 0x28
 800b65c:	eeb0 8a40 	vmov.f32	s16, s0
 800b660:	f000 f848 	bl	800b6f4 <__ieee754_sqrtf>
 800b664:	4b21      	ldr	r3, [pc, #132]	; (800b6ec <sqrtf+0x98>)
 800b666:	f993 4000 	ldrsb.w	r4, [r3]
 800b66a:	1c63      	adds	r3, r4, #1
 800b66c:	d02c      	beq.n	800b6c8 <sqrtf+0x74>
 800b66e:	eeb4 8a48 	vcmp.f32	s16, s16
 800b672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b676:	d627      	bvs.n	800b6c8 <sqrtf+0x74>
 800b678:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800b67c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b680:	d522      	bpl.n	800b6c8 <sqrtf+0x74>
 800b682:	2301      	movs	r3, #1
 800b684:	9300      	str	r3, [sp, #0]
 800b686:	4b1a      	ldr	r3, [pc, #104]	; (800b6f0 <sqrtf+0x9c>)
 800b688:	9301      	str	r3, [sp, #4]
 800b68a:	ee18 0a10 	vmov	r0, s16
 800b68e:	2300      	movs	r3, #0
 800b690:	9308      	str	r3, [sp, #32]
 800b692:	f7f4 ff05 	bl	80004a0 <__aeabi_f2d>
 800b696:	2200      	movs	r2, #0
 800b698:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b69c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	b9ac      	cbnz	r4, 800b6d0 <sqrtf+0x7c>
 800b6a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b6a8:	4668      	mov	r0, sp
 800b6aa:	f000 f826 	bl	800b6fa <matherr>
 800b6ae:	b1b8      	cbz	r0, 800b6e0 <sqrtf+0x8c>
 800b6b0:	9b08      	ldr	r3, [sp, #32]
 800b6b2:	b11b      	cbz	r3, 800b6bc <sqrtf+0x68>
 800b6b4:	f7fe fa74 	bl	8009ba0 <__errno>
 800b6b8:	9b08      	ldr	r3, [sp, #32]
 800b6ba:	6003      	str	r3, [r0, #0]
 800b6bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6c0:	f7f5 fa1e 	bl	8000b00 <__aeabi_d2f>
 800b6c4:	ee00 0a10 	vmov	s0, r0
 800b6c8:	b00a      	add	sp, #40	; 0x28
 800b6ca:	ecbd 8b02 	vpop	{d8}
 800b6ce:	bd10      	pop	{r4, pc}
 800b6d0:	4610      	mov	r0, r2
 800b6d2:	4619      	mov	r1, r3
 800b6d4:	f7f5 f866 	bl	80007a4 <__aeabi_ddiv>
 800b6d8:	2c02      	cmp	r4, #2
 800b6da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800b6de:	d1e3      	bne.n	800b6a8 <sqrtf+0x54>
 800b6e0:	f7fe fa5e 	bl	8009ba0 <__errno>
 800b6e4:	2321      	movs	r3, #33	; 0x21
 800b6e6:	6003      	str	r3, [r0, #0]
 800b6e8:	e7e2      	b.n	800b6b0 <sqrtf+0x5c>
 800b6ea:	bf00      	nop
 800b6ec:	200001f8 	.word	0x200001f8
 800b6f0:	080141df 	.word	0x080141df

0800b6f4 <__ieee754_sqrtf>:
 800b6f4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b6f8:	4770      	bx	lr

0800b6fa <matherr>:
 800b6fa:	2000      	movs	r0, #0
 800b6fc:	4770      	bx	lr
	...

0800b700 <_init>:
 800b700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b702:	bf00      	nop
 800b704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b706:	bc08      	pop	{r3}
 800b708:	469e      	mov	lr, r3
 800b70a:	4770      	bx	lr

0800b70c <_fini>:
 800b70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b70e:	bf00      	nop
 800b710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b712:	bc08      	pop	{r3}
 800b714:	469e      	mov	lr, r3
 800b716:	4770      	bx	lr
