{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 06 17:43:28 2025 " "Info: Processing started: Sun Apr 06 17:43:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[23\] " "Warning: Node \"spi_slave:inst1\|rx\[23\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[22\] " "Warning: Node \"spi_slave:inst1\|rx\[22\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[21\] " "Warning: Node \"spi_slave:inst1\|rx\[21\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[20\] " "Warning: Node \"spi_slave:inst1\|rx\[20\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[19\] " "Warning: Node \"spi_slave:inst1\|rx\[19\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[18\] " "Warning: Node \"spi_slave:inst1\|rx\[18\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[17\] " "Warning: Node \"spi_slave:inst1\|rx\[17\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[16\] " "Warning: Node \"spi_slave:inst1\|rx\[16\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[15\] " "Warning: Node \"spi_slave:inst1\|rx\[15\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[14\] " "Warning: Node \"spi_slave:inst1\|rx\[14\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[13\] " "Warning: Node \"spi_slave:inst1\|rx\[13\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[12\] " "Warning: Node \"spi_slave:inst1\|rx\[12\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[11\] " "Warning: Node \"spi_slave:inst1\|rx\[11\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[10\] " "Warning: Node \"spi_slave:inst1\|rx\[10\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[9\] " "Warning: Node \"spi_slave:inst1\|rx\[9\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[8\] " "Warning: Node \"spi_slave:inst1\|rx\[8\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[7\] " "Warning: Node \"spi_slave:inst1\|rx\[7\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[6\] " "Warning: Node \"spi_slave:inst1\|rx\[6\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[5\] " "Warning: Node \"spi_slave:inst1\|rx\[5\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[4\] " "Warning: Node \"spi_slave:inst1\|rx\[4\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[3\] " "Warning: Node \"spi_slave:inst1\|rx\[3\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[2\] " "Warning: Node \"spi_slave:inst1\|rx\[2\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[1\] " "Warning: Node \"spi_slave:inst1\|rx\[1\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "spi_slave:inst1\|rx\[0\] " "Warning: Node \"spi_slave:inst1\|rx\[0\]\" is a latch" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 59 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 24 192 112 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "RXenable " "Info: Assuming node \"RXenable\" is a latch enable. Will not compute fmax for this pin." {  } { { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 168 1024 1192 184 "RXenable" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "spi_slave:inst1\|process_2~0 " "Info: Detected gated clock \"spi_slave:inst1\|process_2~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi_slave:inst1\|process_2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "spi_slave:inst1\|clk " "Info: Detected gated clock \"spi_slave:inst1\|clk\" as buffer" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi_slave:inst1\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "spi_master:inst\|INT_sclk " "Info: Detected ripple clock \"spi_master:inst\|INT_sclk\" as buffer" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi_master:inst\|INT_sclk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "spi_master:inst\|INT_ss_n " "Info: Detected ripple clock \"spi_master:inst\|INT_ss_n\" as buffer" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "spi_master:inst\|INT_ss_n" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register spi_slave:inst1\|miso~reg0 register spi_master:inst\|rxBuffer\[0\] 66.5 MHz 15.038 ns Internal " "Info: Clock \"clock\" has Internal fmax of 66.5 MHz between source register \"spi_slave:inst1\|miso~reg0\" and destination register \"spi_master:inst\|rxBuffer\[0\]\" (period= 15.038 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.103 ns + Longest register register " "Info: + Longest register to register delay is 1.103 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi_slave:inst1\|miso~reg0 1 REG LC_X1_Y12_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y12_N4; Fanout = 2; REG Node = 'spi_slave:inst1\|miso~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 94 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.601 ns) + CELL(0.502 ns) 1.103 ns spi_master:inst\|rxBuffer\[0\] 2 REG LC_X1_Y12_N0 2 " "Info: 2: + IC(0.601 ns) + CELL(0.502 ns) = 1.103 ns; Loc. = LC_X1_Y12_N0; Fanout = 2; REG Node = 'spi_master:inst\|rxBuffer\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { spi_slave:inst1|miso~reg0 spi_master:inst|rxBuffer[0] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 45.51 % ) " "Info: Total cell delay = 0.502 ns ( 45.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.601 ns ( 54.49 % ) " "Info: Total interconnect delay = 0.601 ns ( 54.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { spi_slave:inst1|miso~reg0 spi_master:inst|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { spi_slave:inst1|miso~reg0 {} spi_master:inst|rxBuffer[0] {} } { 0.000ns 0.601ns } { 0.000ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.973 ns - Smallest " "Info: - Smallest clock skew is -5.973 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 113 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 113; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 24 192 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns spi_master:inst\|rxBuffer\[0\] 2 REG LC_X1_Y12_N0 2 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X1_Y12_N0; Fanout = 2; REG Node = 'spi_master:inst\|rxBuffer\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock spi_master:inst|rxBuffer[0] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock spi_master:inst|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} spi_master:inst|rxBuffer[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.445 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 113 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 113; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 24 192 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns spi_master:inst\|INT_sclk 2 REG LC_X5_Y12_N5 4 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X5_Y12_N5; Fanout = 4; REG Node = 'spi_master:inst\|INT_sclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { clock spi_master:inst|INT_sclk } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.319 ns) 5.967 ns spi_slave:inst1\|clk 3 COMB LC_X14_Y3_N9 73 " "Info: 3: + IC(2.941 ns) + CELL(0.319 ns) = 5.967 ns; Loc. = LC_X14_Y3_N9; Fanout = 73; COMB Node = 'spi_slave:inst1\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { spi_master:inst|INT_sclk spi_slave:inst1|clk } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.574 ns) 8.445 ns spi_slave:inst1\|miso~reg0 4 REG LC_X1_Y12_N4 2 " "Info: 4: + IC(1.904 ns) + CELL(0.574 ns) = 8.445 ns; Loc. = LC_X1_Y12_N4; Fanout = 2; REG Node = 'spi_slave:inst1\|miso~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { spi_slave:inst1|clk spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 94 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.429 ns ( 28.76 % ) " "Info: Total cell delay = 2.429 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.016 ns ( 71.24 % ) " "Info: Total interconnect delay = 6.016 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clock spi_master:inst|INT_sclk spi_slave:inst1|clk spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clock {} clock~combout {} spi_master:inst|INT_sclk {} spi_slave:inst1|clk {} spi_slave:inst1|miso~reg0 {} } { 0.000ns 0.000ns 1.171ns 2.941ns 1.904ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock spi_master:inst|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} spi_master:inst|rxBuffer[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clock spi_master:inst|INT_sclk spi_slave:inst1|clk spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clock {} clock~combout {} spi_master:inst|INT_sclk {} spi_slave:inst1|clk {} spi_slave:inst1|miso~reg0 {} } { 0.000ns 0.000ns 1.171ns 2.941ns 1.904ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 94 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 94 0 0 } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.103 ns" { spi_slave:inst1|miso~reg0 spi_master:inst|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.103 ns" { spi_slave:inst1|miso~reg0 {} spi_master:inst|rxBuffer[0] {} } { 0.000ns 0.601ns } { 0.000ns 0.502ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock spi_master:inst|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} spi_master:inst|rxBuffer[0] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clock spi_master:inst|INT_sclk spi_slave:inst1|clk spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clock {} clock~combout {} spi_master:inst|INT_sclk {} spi_slave:inst1|clk {} spi_slave:inst1|miso~reg0 {} } { 0.000ns 0.000ns 1.171ns 2.941ns 1.904ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 15 " "Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "spi_master:inst\|mosi~en spi_slave:inst1\|rxBuffer\[0\] clock 3.27 ns " "Info: Found hold time violation between source  pin or register \"spi_master:inst\|mosi~en\" and destination pin or register \"spi_slave:inst1\|rxBuffer\[0\]\" for clock \"clock\" (Hold time is 3.27 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.973 ns + Largest " "Info: + Largest clock skew is 5.973 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.445 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 113 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 113; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 24 192 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns spi_master:inst\|INT_sclk 2 REG LC_X5_Y12_N5 4 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X5_Y12_N5; Fanout = 4; REG Node = 'spi_master:inst\|INT_sclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { clock spi_master:inst|INT_sclk } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.319 ns) 5.967 ns spi_slave:inst1\|clk 3 COMB LC_X14_Y3_N9 73 " "Info: 3: + IC(2.941 ns) + CELL(0.319 ns) = 5.967 ns; Loc. = LC_X14_Y3_N9; Fanout = 73; COMB Node = 'spi_slave:inst1\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { spi_master:inst|INT_sclk spi_slave:inst1|clk } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.574 ns) 8.445 ns spi_slave:inst1\|rxBuffer\[0\] 4 REG LC_X1_Y6_N1 2 " "Info: 4: + IC(1.904 ns) + CELL(0.574 ns) = 8.445 ns; Loc. = LC_X1_Y6_N1; Fanout = 2; REG Node = 'spi_slave:inst1\|rxBuffer\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { spi_slave:inst1|clk spi_slave:inst1|rxBuffer[0] } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.429 ns ( 28.76 % ) " "Info: Total cell delay = 2.429 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.016 ns ( 71.24 % ) " "Info: Total interconnect delay = 6.016 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clock spi_master:inst|INT_sclk spi_slave:inst1|clk spi_slave:inst1|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clock {} clock~combout {} spi_master:inst|INT_sclk {} spi_slave:inst1|clk {} spi_slave:inst1|rxBuffer[0] {} } { 0.000ns 0.000ns 1.171ns 2.941ns 1.904ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 113 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 113; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 24 192 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns spi_master:inst\|mosi~en 2 REG LC_X5_Y11_N1 2 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X5_Y11_N1; Fanout = 2; REG Node = 'spi_master:inst\|mosi~en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock spi_master:inst|mosi~en } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock spi_master:inst|mosi~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} spi_master:inst|mosi~en {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clock spi_master:inst|INT_sclk spi_slave:inst1|clk spi_slave:inst1|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clock {} clock~combout {} spi_master:inst|INT_sclk {} spi_slave:inst1|clk {} spi_slave:inst1|rxBuffer[0] {} } { 0.000ns 0.000ns 1.171ns 2.941ns 1.904ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock spi_master:inst|mosi~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} spi_master:inst|mosi~en {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns - " "Info: - Micro clock to output delay of source is 0.235 ns" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.606 ns - Shortest register register " "Info: - Shortest register to register delay is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi_master:inst\|mosi~en 1 REG LC_X5_Y11_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y11_N1; Fanout = 2; REG Node = 'spi_master:inst\|mosi~en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_master:inst|mosi~en } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.104 ns) + CELL(0.502 ns) 2.606 ns spi_slave:inst1\|rxBuffer\[0\] 2 REG LC_X1_Y6_N1 2 " "Info: 2: + IC(2.104 ns) + CELL(0.502 ns) = 2.606 ns; Loc. = LC_X1_Y6_N1; Fanout = 2; REG Node = 'spi_slave:inst1\|rxBuffer\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { spi_master:inst|mosi~en spi_slave:inst1|rxBuffer[0] } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.502 ns ( 19.26 % ) " "Info: Total cell delay = 0.502 ns ( 19.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 80.74 % ) " "Info: Total interconnect delay = 2.104 ns ( 80.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { spi_master:inst|mosi~en spi_slave:inst1|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { spi_master:inst|mosi~en {} spi_slave:inst1|rxBuffer[0] {} } { 0.000ns 2.104ns } { 0.000ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clock spi_master:inst|INT_sclk spi_slave:inst1|clk spi_slave:inst1|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clock {} clock~combout {} spi_master:inst|INT_sclk {} spi_slave:inst1|clk {} spi_slave:inst1|rxBuffer[0] {} } { 0.000ns 0.000ns 1.171ns 2.941ns 1.904ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock spi_master:inst|mosi~en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} spi_master:inst|mosi~en {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { spi_master:inst|mosi~en spi_slave:inst1|rxBuffer[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { spi_master:inst|mosi~en {} spi_slave:inst1|rxBuffer[0] {} } { 0.000ns 2.104ns } { 0.000ns 0.502ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PulseOnChange:inst2\|pulse TX\[15\] clock 3.660 ns register " "Info: tsu for register \"PulseOnChange:inst2\|pulse\" (data pin = \"TX\[15\]\", clock pin = \"clock\") is 3.660 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.924 ns + Longest pin register " "Info: + Longest pin to register delay is 5.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns TX\[15\] 1 PIN PIN_B9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B9; Fanout = 3; PIN Node = 'TX\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX[15] } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 216 -128 40 232 "TX\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.755 ns) + CELL(0.462 ns) 3.925 ns PulseOnChange:inst2\|Equal0~8 2 COMB LC_X9_Y13_N4 1 " "Info: 2: + IC(2.755 ns) + CELL(0.462 ns) = 3.925 ns; Loc. = LC_X9_Y13_N4; Fanout = 1; COMB Node = 'PulseOnChange:inst2\|Equal0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.217 ns" { TX[15] PulseOnChange:inst2|Equal0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.571 ns) 4.935 ns PulseOnChange:inst2\|Equal0~9 3 COMB LC_X9_Y13_N7 1 " "Info: 3: + IC(0.439 ns) + CELL(0.571 ns) = 4.935 ns; Loc. = LC_X9_Y13_N7; Fanout = 1; COMB Node = 'PulseOnChange:inst2\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.010 ns" { PulseOnChange:inst2|Equal0~8 PulseOnChange:inst2|Equal0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(0.502 ns) 5.924 ns PulseOnChange:inst2\|pulse 4 REG LC_X9_Y13_N2 8 " "Info: 4: + IC(0.487 ns) + CELL(0.502 ns) = 5.924 ns; Loc. = LC_X9_Y13_N2; Fanout = 8; REG Node = 'PulseOnChange:inst2\|pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { PulseOnChange:inst2|Equal0~9 PulseOnChange:inst2|pulse } "NODE_NAME" } } { "PulseOnChange.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/PulseOnChange.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.243 ns ( 37.86 % ) " "Info: Total cell delay = 2.243 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.681 ns ( 62.14 % ) " "Info: Total interconnect delay = 3.681 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { TX[15] PulseOnChange:inst2|Equal0~8 PulseOnChange:inst2|Equal0~9 PulseOnChange:inst2|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { TX[15] {} TX[15]~combout {} PulseOnChange:inst2|Equal0~8 {} PulseOnChange:inst2|Equal0~9 {} PulseOnChange:inst2|pulse {} } { 0.000ns 0.000ns 2.755ns 0.439ns 0.487ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.208 ns + " "Info: + Micro setup delay of destination is 0.208 ns" {  } { { "PulseOnChange.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/PulseOnChange.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 113 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 113; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 24 192 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns PulseOnChange:inst2\|pulse 2 REG LC_X9_Y13_N2 8 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X9_Y13_N2; Fanout = 8; REG Node = 'PulseOnChange:inst2\|pulse'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock PulseOnChange:inst2|pulse } "NODE_NAME" } } { "PulseOnChange.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/PulseOnChange.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock PulseOnChange:inst2|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} PulseOnChange:inst2|pulse {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.924 ns" { TX[15] PulseOnChange:inst2|Equal0~8 PulseOnChange:inst2|Equal0~9 PulseOnChange:inst2|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.924 ns" { TX[15] {} TX[15]~combout {} PulseOnChange:inst2|Equal0~8 {} PulseOnChange:inst2|Equal0~9 {} PulseOnChange:inst2|pulse {} } { 0.000ns 0.000ns 2.755ns 0.439ns 0.487ns } { 0.000ns 0.708ns 0.462ns 0.571ns 0.502ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock PulseOnChange:inst2|pulse } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} PulseOnChange:inst2|pulse {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock SPI_miso spi_slave:inst1\|miso~reg0 10.617 ns register " "Info: tco from clock \"clock\" to destination pin \"SPI_miso\" through register \"spi_slave:inst1\|miso~reg0\" is 10.617 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.445 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 8.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 113 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 113; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 24 192 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.809 ns) 2.707 ns spi_master:inst\|INT_sclk 2 REG LC_X5_Y12_N5 4 " "Info: 2: + IC(1.171 ns) + CELL(0.809 ns) = 2.707 ns; Loc. = LC_X5_Y12_N5; Fanout = 4; REG Node = 'spi_master:inst\|INT_sclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { clock spi_master:inst|INT_sclk } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.941 ns) + CELL(0.319 ns) 5.967 ns spi_slave:inst1\|clk 3 COMB LC_X14_Y3_N9 73 " "Info: 3: + IC(2.941 ns) + CELL(0.319 ns) = 5.967 ns; Loc. = LC_X14_Y3_N9; Fanout = 73; COMB Node = 'spi_slave:inst1\|clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.260 ns" { spi_master:inst|INT_sclk spi_slave:inst1|clk } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.904 ns) + CELL(0.574 ns) 8.445 ns spi_slave:inst1\|miso~reg0 4 REG LC_X1_Y12_N4 2 " "Info: 4: + IC(1.904 ns) + CELL(0.574 ns) = 8.445 ns; Loc. = LC_X1_Y12_N4; Fanout = 2; REG Node = 'spi_slave:inst1\|miso~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { spi_slave:inst1|clk spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 94 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.429 ns ( 28.76 % ) " "Info: Total cell delay = 2.429 ns ( 28.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.016 ns ( 71.24 % ) " "Info: Total interconnect delay = 6.016 ns ( 71.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clock spi_master:inst|INT_sclk spi_slave:inst1|clk spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clock {} clock~combout {} spi_master:inst|INT_sclk {} spi_slave:inst1|clk {} spi_slave:inst1|miso~reg0 {} } { 0.000ns 0.000ns 1.171ns 2.941ns 1.904ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.235 ns + " "Info: + Micro clock to output delay of source is 0.235 ns" {  } { { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 94 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.937 ns + Longest register pin " "Info: + Longest register to pin delay is 1.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi_slave:inst1\|miso~reg0 1 REG LC_X1_Y12_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y12_N4; Fanout = 2; REG Node = 'spi_slave:inst1\|miso~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "spi_slave.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_slave.vhd" 94 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(1.454 ns) 1.937 ns SPI_miso 2 PIN PIN_F3 0 " "Info: 2: + IC(0.483 ns) + CELL(1.454 ns) = 1.937 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'SPI_miso'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { spi_slave:inst1|miso~reg0 SPI_miso } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { -80 984 1160 -64 "SPI_miso" "" } { -8 0 1464 8 "SPI_miso" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 75.06 % ) " "Info: Total cell delay = 1.454 ns ( 75.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.483 ns ( 24.94 % ) " "Info: Total interconnect delay = 0.483 ns ( 24.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { spi_slave:inst1|miso~reg0 SPI_miso } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.937 ns" { spi_slave:inst1|miso~reg0 {} SPI_miso {} } { 0.000ns 0.483ns } { 0.000ns 1.454ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.445 ns" { clock spi_master:inst|INT_sclk spi_slave:inst1|clk spi_slave:inst1|miso~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.445 ns" { clock {} clock~combout {} spi_master:inst|INT_sclk {} spi_slave:inst1|clk {} spi_slave:inst1|miso~reg0 {} } { 0.000ns 0.000ns 1.171ns 2.941ns 1.904ns } { 0.000ns 0.727ns 0.809ns 0.319ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { spi_slave:inst1|miso~reg0 SPI_miso } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.937 ns" { spi_slave:inst1|miso~reg0 {} SPI_miso {} } { 0.000ns 0.483ns } { 0.000ns 1.454ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "spi_master:inst\|txBuffer\[6\] TX\[6\] clock -0.747 ns register " "Info: th for register \"spi_master:inst\|txBuffer\[6\]\" (data pin = \"TX\[6\]\", clock pin = \"clock\") is -0.747 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.727 ns) 0.727 ns clock 1 CLK PIN_J6 113 " "Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_J6; Fanout = 113; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 96 24 192 112 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.574 ns) 2.472 ns spi_master:inst\|txBuffer\[6\] 2 REG LC_X9_Y11_N5 1 " "Info: 2: + IC(1.171 ns) + CELL(0.574 ns) = 2.472 ns; Loc. = LC_X9_Y11_N5; Fanout = 1; REG Node = 'spi_master:inst\|txBuffer\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { clock spi_master:inst|txBuffer[6] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.301 ns ( 52.63 % ) " "Info: Total cell delay = 1.301 ns ( 52.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.171 ns ( 47.37 % ) " "Info: Total interconnect delay = 1.171 ns ( 47.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock spi_master:inst|txBuffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} spi_master:inst|txBuffer[6] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.138 ns + " "Info: + Micro hold delay of destination is 0.138 ns" {  } { { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.357 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.708 ns) 0.708 ns TX\[6\] 1 PIN PIN_A10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_A10; Fanout = 3; PIN Node = 'TX\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TX[6] } "NODE_NAME" } } { "SPI_in_out_test.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/SPI_in_out_test.bdf" { { 216 -128 40 232 "TX\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.502 ns) 3.357 ns spi_master:inst\|txBuffer\[6\] 2 REG LC_X9_Y11_N5 1 " "Info: 2: + IC(2.147 ns) + CELL(0.502 ns) = 3.357 ns; Loc. = LC_X9_Y11_N5; Fanout = 1; REG Node = 'spi_master:inst\|txBuffer\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { TX[6] spi_master:inst|txBuffer[6] } "NODE_NAME" } } { "spi_master.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/spi_master.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.210 ns ( 36.04 % ) " "Info: Total cell delay = 1.210 ns ( 36.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.147 ns ( 63.96 % ) " "Info: Total interconnect delay = 2.147 ns ( 63.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { TX[6] spi_master:inst|txBuffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { TX[6] {} TX[6]~combout {} spi_master:inst|txBuffer[6] {} } { 0.000ns 0.000ns 2.147ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock spi_master:inst|txBuffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} spi_master:inst|txBuffer[6] {} } { 0.000ns 0.000ns 1.171ns } { 0.000ns 0.727ns 0.574ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.357 ns" { TX[6] spi_master:inst|txBuffer[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.357 ns" { TX[6] {} TX[6]~combout {} spi_master:inst|txBuffer[6] {} } { 0.000ns 0.000ns 2.147ns } { 0.000ns 0.708ns 0.502ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 06 17:43:28 2025 " "Info: Processing ended: Sun Apr 06 17:43:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
