/*
 * Stm32f103x6.h
 *
 *  Created on: Oct 13, 2023
 *      Author: Dell
 */

#ifndef INC_STM32F103X6_H_
#define INC_STM32F103X6_H_

/************************************_Includes************************************/

#include "stdlib.h"
#include <stdint.h>

//=======================================================================================================
//=======================================================================================================

//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
//Base Addresses:
//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

/************************************_Base_Addresses_For_Memories************************************/

#define	FLASH_MEMORY_BASE						0x08000000UL
#define	System_MEMORY_BASE						0x1FFFF000UL
#define	SRAM_MEMORY_BASE						0x20000000UL


#define	Peripherals_BASE						0x40000000UL

#define Cortex_M3_Internal_Peripherals_BASE		0xE0000000UL
//NVIC register Map
#define NVIC_Base								0xE000E100UL
#define NVIC_ISER0								*(volatile uint32_t *) (NVIC_Base + 0x0)
#define NVIC_ISER1								*(volatile uint32_t *) (NVIC_Base + 0x4)
#define NVIC_ISER0								*(volatile uint32_t *) (NVIC_Base + 0x0)
#define NVIC_ISER0								*(volatile uint32_t *) (NVIC_Base + 0x0)


/************************************_Base_Addresses_For_AHB_Peripherals************************************/

//RCC
#define RCC_BASE								0x40021000UL

/************************************_Base_Addresses_For_APB2_Peripherals************************************/

//GPIO
//A,b Fully included in LQFP48 Package
#define GPIOA_BASE								0x40010800UL
#define GPIOB_BASE								0x40010C00UL


//C,D Partially included in LQFP48 Package
#define GPIOC_BASE								0x40011000UL
#define GPIOD_BASE								0x40011400UL


//E,F Not included in LQFP48 Package
#define GPIOE_BASE								0x40011800UL
#define GPIOF_BASE								0x40011C00UL

//EXTI
#define EXTI_BASE								0x40010400UL

//AFIO
#define AFIO_BASE								0x40010000UL

/************************************_Base_Addresses_For_APB1_Peripherals************************************/

//=======================================================================================================
//=======================================================================================================

//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
//Peripheral Register:
//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*


/************************************_Peripheral_Register_GPIO************************************/

typedef struct
{
	volatile uint32_t CRL;
	volatile uint32_t CRH;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t BRR;
	volatile uint32_t LCKR;
}GPIO_TypeDef;

/************************************_Peripheral_Register_RCC************************************/

typedef struct
{
	volatile uint32_t CR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t APB2RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t AHBENR;
	volatile uint32_t APB2ENR;
	volatile uint32_t APB1ENR;
	volatile uint32_t BDCR;
	volatile uint32_t CSR;
}RCC_TypeDef;

/************************************_Peripheral_Register_EXTI************************************/

typedef struct
{
	volatile uint32_t IMR;
	volatile uint32_t EMR;
	volatile uint32_t RTSR;
	volatile uint32_t FTSR;
	volatile uint32_t SWIER;
	volatile uint32_t PR;


}EXTI_TypeDef;

/************************************_Peripheral_Register_AFIO************************************/

typedef struct
{
	volatile uint32_t EVCR;
	volatile uint32_t MAPR;
	volatile uint32_t EXTICR1;
	volatile uint32_t EXTICR2;
	volatile uint32_t EXTICR3;
	volatile uint32_t EXTICR4;
	volatile uint32_t Reserved0;
	volatile uint32_t MAPR2;

}AFIO_TypeDef;

//=======================================================================================================
//=======================================================================================================

//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
//Peripheral Instants:
//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*


#define	GPIOA						((GPIO_TypeDef *)GPIOA_BASE)
#define	GPIOB						((GPIO_TypeDef *)GPIOB_BASE)
#define	GPIOC						((GPIO_TypeDef *)GPIOC_BASE)
#define	GPIOD						((GPIO_TypeDef *)GPIOD_BASE)
#define	GPIOE						((GPIO_TypeDef *)GPIOE_BASE)
#define	GPIOF						((GPIO_TypeDef *)GPIOF_BASE)

#define RCC							((RCC_TypeDef *)RCC_BASE)

#define EXTI						((EXTI_TypeDef *)EXTI_BASE)


#define AFIO						((AFIO_TypeDef *)AFIO_BASE)


//=======================================================================================================
//=======================================================================================================

//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
//Clock Enable Macros:
//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*

//GPIO
#define	RCC_GPIOA_CLCK_EN()		(RCC->APB2ENR |= 1<<2)
#define	RCC_GPIOB_CLCK_EN()		(RCC->APB2ENR |= 1<<3)
#define	RCC_GPIOC_CLCK_EN()		(RCC->APB2ENR |= 1<<4)
#define	RCC_GPIOD_CLCK_EN()		(RCC->APB2ENR |= 1<<5)
#define	RCC_GPIOE_CLCK_EN()		(RCC->APB2ENR |= 1<<6)
#define	RCC_GPIOF_CLCK_EN()		(RCC->APB2ENR |= 1<<7)


#define	RCC_AFIO_CLCK_EN()		(RCC->APB2ENR |= 1<<0)


//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
//IVT
//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
//EXTI
#define EXTI0_IRQ				6
#define EXTI1_IRQ				7
#define EXTI2_IRQ				8
#define EXTI3_IRQ				9
#define EXTI4_IRQ				10
#define EXTI5_IRQ				23
#define EXTI6_IRQ				23
#define EXTI7_IRQ				23
#define EXTI8_IRQ				23
#define EXTI9_IRQ				23
#define EXTI10_IRQ				40
#define EXTI11_IRQ				40
#define EXTI12_IRQ				40
#define EXTI13_IRQ				40
#define EXTI14_IRQ				40
#define EXTI15_IRQ				40


//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*
//NVIC IRQ enable/Disable Macros:
//-*-*-*--*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*



#endif /* INC_STM32F103X6_H_ */
