v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45300 44500 1 0 0 74151-2.sym
{
T 45600 49840 5 10 0 0 0 0 1
device=74151
T 45600 49640 5 10 0 0 0 0 1
footprint=DIP16
T 47000 49500 5 10 1 1 0 6 1
refdes=U25
T 45300 44500 5 10 0 0 0 0 1
x-appdesc=Output multiplexer (bit 5)
}
N 44700 49100 45300 49100 4
N 44700 48700 45300 48700 4
N 45300 48300 44700 48300 4
N 44700 47900 45300 47900 4
N 45300 47100 45100 47100 4
N 45100 47100 45100 47500 4
N 45100 47500 45300 47500 4
N 44700 47300 45100 47300 4
N 44700 46300 45300 46300 4
C 43300 49000 1 0 0 input-2.sym
{
T 43300 49200 5 10 0 0 0 0 1
net=A5:1
T 43900 49700 5 10 0 0 0 0 1
device=none
T 43800 49100 5 10 1 1 0 7 1
value=A5
}
C 43300 48600 1 0 0 input-2.sym
{
T 43300 48800 5 10 0 0 0 0 1
net=AND5:1
T 43900 49300 5 10 0 0 0 0 1
device=none
T 43800 48700 5 10 1 1 0 7 1
value=AND5
}
C 43300 48200 1 0 0 input-2.sym
{
T 43300 48400 5 10 0 0 0 0 1
net=OR5:1
T 43900 48900 5 10 0 0 0 0 1
device=none
T 43800 48300 5 10 1 1 0 7 1
value=OR5
}
C 43300 47800 1 0 0 input-2.sym
{
T 43300 48000 5 10 0 0 0 0 1
net=XOR5:1
T 43900 48500 5 10 0 0 0 0 1
device=none
T 43800 47900 5 10 1 1 0 7 1
value=XOR5
}
C 43300 47200 1 0 0 input-2.sym
{
T 43300 47400 5 10 0 0 0 0 1
net=ADD5:1
T 43900 47900 5 10 0 0 0 0 1
device=none
T 43800 47300 5 10 1 1 0 7 1
value=ADD5
}
C 43300 46200 1 0 0 input-2.sym
{
T 43300 46400 5 10 0 0 0 0 1
net=B/I5:1
T 43900 46900 5 10 0 0 0 0 1
device=none
T 43800 46300 5 10 1 1 0 7 1
value=B/I5
}
C 47700 49000 1 0 0 output-2.sym
{
T 48600 49200 5 10 0 0 0 0 1
net=RES5:1
T 47900 49700 5 10 0 0 0 0 1
device=none
T 48600 49100 5 10 1 1 0 1 1
value=RES5
}
N 47300 49100 47700 49100 4
C 51800 44500 1 0 0 74151-2.sym
{
T 52100 49840 5 10 0 0 0 0 1
device=74151
T 52100 49640 5 10 0 0 0 0 1
footprint=DIP16
T 53500 49500 5 10 1 1 0 6 1
refdes=U24
T 51800 44500 5 10 0 0 0 0 1
x-appdesc=Output multiplexer (bit 4)
}
N 51200 49100 51800 49100 4
N 51200 48700 51800 48700 4
N 51800 48300 51200 48300 4
N 51200 47900 51800 47900 4
N 51800 47100 51600 47100 4
N 51600 47100 51600 47500 4
N 51600 47500 51800 47500 4
N 51200 47300 51600 47300 4
N 51200 46300 51800 46300 4
C 49800 49000 1 0 0 input-2.sym
{
T 49800 49200 5 10 0 0 0 0 1
net=A4:1
T 50400 49700 5 10 0 0 0 0 1
device=none
T 50300 49100 5 10 1 1 0 7 1
value=A4
}
C 49800 48600 1 0 0 input-2.sym
{
T 49800 48800 5 10 0 0 0 0 1
net=AND4:1
T 50400 49300 5 10 0 0 0 0 1
device=none
T 50300 48700 5 10 1 1 0 7 1
value=AND4
}
C 49800 48200 1 0 0 input-2.sym
{
T 49800 48400 5 10 0 0 0 0 1
net=OR4:1
T 50400 48900 5 10 0 0 0 0 1
device=none
T 50300 48300 5 10 1 1 0 7 1
value=OR4
}
C 49800 47800 1 0 0 input-2.sym
{
T 49800 48000 5 10 0 0 0 0 1
net=XOR4:1
T 50400 48500 5 10 0 0 0 0 1
device=none
T 50300 47900 5 10 1 1 0 7 1
value=XOR4
}
C 49800 47200 1 0 0 input-2.sym
{
T 49800 47400 5 10 0 0 0 0 1
net=ADD4:1
T 50400 47900 5 10 0 0 0 0 1
device=none
T 50300 47300 5 10 1 1 0 7 1
value=ADD4
}
C 49800 46200 1 0 0 input-2.sym
{
T 49800 46400 5 10 0 0 0 0 1
net=B/I4:1
T 50400 46900 5 10 0 0 0 0 1
device=none
T 50300 46300 5 10 1 1 0 7 1
value=B/I4
}
C 54200 49000 1 0 0 output-2.sym
{
T 55100 49200 5 10 0 0 0 0 1
net=RES4:1
T 54400 49700 5 10 0 0 0 0 1
device=none
T 55100 49100 5 10 1 1 0 1 1
value=RES4
}
N 53800 49100 54200 49100 4
N 45300 45900 43700 45900 4
N 45300 45500 44100 45500 4
N 44100 45500 44100 43600 4
N 45300 45100 44500 45100 4
N 44500 45100 44500 43200 4
N 45300 44700 44900 44700 4
N 51800 45900 50200 45900 4
N 50200 44000 50200 45900 4
N 51800 45500 50600 45500 4
N 50600 43600 50600 45500 4
N 51800 45100 51000 45100 4
N 51000 43200 51000 45100 4
N 51800 44700 51400 44700 4
N 51400 42800 51400 44700 4
N 43300 44000 50200 44000 4
N 43700 44000 43700 45900 4
N 43300 43600 50600 43600 4
N 43300 43200 51000 43200 4
C 41900 43900 1 0 0 input-2.sym
{
T 41900 44100 5 10 0 0 0 0 1
net=INST8:1
T 42500 44600 5 10 0 0 0 0 1
device=none
T 42400 44000 5 10 1 1 0 7 1
value=INST8
}
C 41900 43500 1 0 0 input-2.sym
{
T 41900 43700 5 10 0 0 0 0 1
net=INST9:1
T 42500 44200 5 10 0 0 0 0 1
device=none
T 42400 43600 5 10 1 1 0 7 1
value=INST9
}
C 41900 43100 1 0 0 input-2.sym
{
T 41900 43300 5 10 0 0 0 0 1
net=INST10:1
T 42500 43800 5 10 0 0 0 0 1
device=none
T 42400 43200 5 10 1 1 0 7 1
value=INST10
}
T 50000 40700 9 10 1 0 0 0 1
ALU output multiplexer (bits 5 & 4)
T 53800 40400 9 10 1 0 0 0 1
REVISION
T 49900 40400 9 10 1 0 0 0 1
outmux54.sch
C 44800 42100 1 0 0 gnd-1.sym
N 44900 42800 51400 42800 4
N 51200 46700 51800 46700 4
C 43300 46600 1 0 0 input-2.sym
{
T 43300 46800 5 10 0 0 0 0 1
net=A6:1
T 43900 47300 5 10 0 0 0 0 1
device=none
T 43800 46700 5 10 1 1 0 7 1
value=A6
}
C 49800 46600 1 0 0 input-2.sym
{
T 49800 46800 5 10 0 0 0 0 1
net=A5:1
T 50400 47300 5 10 0 0 0 0 1
device=none
T 50300 46700 5 10 1 1 0 7 1
value=A5
}
N 44900 44700 44900 42400 4
N 44700 46700 45300 46700 4
