Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 23 16:17:16 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AXI4_LITE_I2C_PERIPH_wrapper_timing_summary_routed.rpt -pb AXI4_LITE_I2C_PERIPH_wrapper_timing_summary_routed.pb -rpx AXI4_LITE_I2C_PERIPH_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : AXI4_LITE_I2C_PERIPH_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (6)
7. checking multiple_clock (1738)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1738)
---------------------------------
 There are 1738 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.385        0.000                      0                 6156        0.035        0.000                      0                 6156        3.000        0.000                       0                  2017  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                   ------------       ----------      --------------
AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                             {0.000 5.000}      10.000          100.000         
  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
sys_clock                                                               {0.000 5.000}      10.000          100.000         
  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.652        0.000                      0                  222        0.052        0.000                      0                  222       15.686        0.000                       0                   233  
AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.838        0.000                      0                   46        0.262        0.000                      0                   46       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1                                 1.386        0.000                      0                 5807        0.109        0.000                      0                 5807        3.750        0.000                       0                  1740  
  clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0                                   1.385        0.000                      0                 5807        0.109        0.000                      0                 5807        3.750        0.000                       0                  1740  
  clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                   To Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                   --------                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0    clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1        1.385        0.000                      0                 5807        0.035        0.000                      0                 5807  
clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0          1.385        0.000                      0                 5807        0.035        0.000                      0                 5807  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                   ----------                                   --------                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                            clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0    clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0          3.081        0.000                      0                   81        0.985        0.000                      0                   81  
**async_default**                            clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0          3.081        0.000                      0                   81        0.910        0.000                      0                   81  
**async_default**                            clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0    clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1        3.081        0.000                      0                   81        0.910        0.000                      0                   81  
**async_default**                            clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1        3.082        0.000                      0                   81        0.985        0.000                      0                   81  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.652ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.704ns (25.590%)  route 2.047ns (74.410%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.148ns = ( 19.815 - 16.667 ) 
    Source Clock Delay      (SCD):    3.541ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905     1.905    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     2.001 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.540     3.541    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X32Y79         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDRE (Prop_fdre_C_Q)         0.456     3.997 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.133     5.130    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X32Y75         LUT6 (Prop_lut6_I4_O)        0.124     5.254 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     5.688    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X32Y75         LUT5 (Prop_lut5_I0_O)        0.124     5.812 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.481     6.293    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    18.303    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.394 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.421    19.815    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.367    20.182    
                         clock uncertainty           -0.035    20.147    
    SLICE_X31Y77         FDRE (Setup_fdre_C_CE)      -0.202    19.945    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.945    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                 13.652    

Slack (MET) :             13.834ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.835ns  (logic 0.707ns (24.940%)  route 2.128ns (75.060%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 36.479 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.581    21.244    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.368 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.547    22.915    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y73         LUT3 (Prop_lut3_I2_O)        0.124    23.039 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.039    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X34Y73         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.419    36.479    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y73         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.352    36.831    
                         clock uncertainty           -0.035    36.796    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.077    36.873    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.873    
                         arrival time                         -23.039    
  -------------------------------------------------------------------
                         slack                                 13.834    

Slack (MET) :             13.848ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.825ns  (logic 0.707ns (25.028%)  route 2.118ns (74.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 36.479 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.581    21.244    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.368 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.537    22.905    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y73         LUT6 (Prop_lut6_I4_O)        0.124    23.029 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.029    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X34Y73         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.419    36.479    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y73         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.352    36.831    
                         clock uncertainty           -0.035    36.796    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.081    36.877    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.877    
                         arrival time                         -23.029    
  -------------------------------------------------------------------
                         slack                                 13.848    

Slack (MET) :             14.151ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.516ns  (logic 0.707ns (28.099%)  route 1.809ns (71.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 36.477 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.581    21.244    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.368 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.228    22.596    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y74         LUT2 (Prop_lut2_I0_O)        0.124    22.720 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.720    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.417    36.477    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y74         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.352    36.829    
                         clock uncertainty           -0.035    36.794    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.077    36.871    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.871    
                         arrival time                         -22.720    
  -------------------------------------------------------------------
                         slack                                 14.151    

Slack (MET) :             14.197ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.475ns  (logic 0.707ns (28.570%)  route 1.768ns (71.430%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 36.477 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.581    21.244    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.368 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.187    22.555    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y74         LUT4 (Prop_lut4_I2_O)        0.124    22.679 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.679    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.417    36.477    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y74         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.352    36.829    
                         clock uncertainty           -0.035    36.794    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.081    36.875    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                         -22.679    
  -------------------------------------------------------------------
                         slack                                 14.197    

Slack (MET) :             14.208ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.501ns  (logic 0.733ns (29.313%)  route 1.768ns (70.687%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 36.477 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.581    21.244    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.368 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.187    22.555    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y74         LUT5 (Prop_lut5_I3_O)        0.150    22.705 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.705    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.417    36.477    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y74         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.352    36.829    
                         clock uncertainty           -0.035    36.794    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.118    36.912    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.912    
                         arrival time                         -22.705    
  -------------------------------------------------------------------
                         slack                                 14.208    

Slack (MET) :             14.291ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.331ns  (logic 0.707ns (30.334%)  route 1.624ns (69.666%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 36.480 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.581    21.244    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.368 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.043    22.411    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X33Y73         LUT3 (Prop_lut3_I1_O)        0.124    22.535 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.535    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X33Y73         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.420    36.480    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y73         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.352    36.832    
                         clock uncertainty           -0.035    36.797    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.029    36.826    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.826    
                         arrival time                         -22.535    
  -------------------------------------------------------------------
                         slack                                 14.291    

Slack (MET) :             14.309ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.359ns  (logic 0.735ns (31.161%)  route 1.624ns (68.839%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 36.480 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.581    21.244    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.368 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.043    22.411    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X33Y73         LUT4 (Prop_lut4_I2_O)        0.152    22.563 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.563    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X33Y73         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.420    36.480    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y73         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.352    36.832    
                         clock uncertainty           -0.035    36.797    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.075    36.872    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.872    
                         arrival time                         -22.563    
  -------------------------------------------------------------------
                         slack                                 14.309    

Slack (MET) :             14.316ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.353ns  (logic 0.707ns (30.045%)  route 1.646ns (69.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 36.477 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.581    21.244    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X31Y77         LUT6 (Prop_lut6_I0_O)        0.124    21.368 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.065    22.433    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X34Y74         LUT6 (Prop_lut6_I4_O)        0.124    22.557 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.557    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X34Y74         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.417    36.477    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y74         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.352    36.829    
                         clock uncertainty           -0.035    36.794    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)        0.079    36.873    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.873    
                         arrival time                         -22.557    
  -------------------------------------------------------------------
                         slack                                 14.316    

Slack (MET) :             14.635ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.056ns  (logic 0.707ns (34.387%)  route 1.349ns (65.613%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.151ns = ( 36.484 - 33.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 20.204 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.905    18.572    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.668 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.536    20.204    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.459    20.663 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.775    21.438    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X30Y78         LUT6 (Prop_lut6_I4_O)        0.124    21.562 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.574    22.136    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X30Y80         LUT6 (Prop_lut6_I1_O)        0.124    22.260 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X30Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.636    34.969    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.060 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.424    36.484    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X30Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.367    36.851    
                         clock uncertainty           -0.035    36.816    
    SLICE_X30Y80         FDRE (Setup_fdre_C_D)        0.079    36.895    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.895    
                         arrival time                         -22.260    
  -------------------------------------------------------------------
                         slack                                 14.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.404%)  route 0.246ns (63.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.345    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     1.486 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.246     1.733    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X36Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.737    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                         clock pessimism             -0.128     1.609    
    SLICE_X36Y59         FDRE (Hold_fdre_C_D)         0.072     1.681    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.453%)  route 0.257ns (64.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.343    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     1.484 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.257     1.741    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X37Y61         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.736    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y61         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.128     1.608    
    SLICE_X37Y61         FDRE (Hold_fdre_C_D)         0.066     1.674    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.074%)  route 0.063ns (30.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.345    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     1.486 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.063     1.549    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X37Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.737    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.379     1.358    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.047     1.405    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.433%)  route 0.327ns (66.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDRE (Prop_fdre_C_Q)         0.164     1.508 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.327     1.835    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X37Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.737    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.128     1.609    
    SLICE_X37Y59         FDRE (Hold_fdre_C_D)         0.066     1.675    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
                            (rising edge-triggered cell SRL16E clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y83         FDPE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.469 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.586    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y83         SRL16E                                       r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.731    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y83         SRL16E                                       r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
                         clock pessimism             -0.377     1.354    
    SLICE_X30Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.417    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.586    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/D
                            (rising edge-triggered cell SRL16E clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.341    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X31Y83         FDPE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDPE (Prop_fdpe_C_Q)         0.128     1.469 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.585    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X30Y83         SRL16E                                       r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.731    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X30Y83         SRL16E                                       r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
                         clock pessimism             -0.377     1.354    
    SLICE_X30Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.416    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.074%)  route 0.115ns (44.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.115     1.600    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X31Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.737    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.376     1.361    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.070     1.431    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.192%)  route 0.129ns (47.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.129     1.614    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X35Y61         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.826     1.735    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y61         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.357     1.378    
    SLICE_X35Y61         FDRE (Hold_fdre_C_D)         0.066     1.444    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.560     1.345    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141     1.486 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.113     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X31Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.737    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.376     1.361    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.066     1.427    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.278%)  route 0.129ns (47.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.759     0.759    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.785 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.559     1.344    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.129     1.614    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[19]
    SLICE_X34Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.879     0.879    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.908 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.827     1.736    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X34Y59         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                         clock pessimism             -0.357     1.379    
    SLICE_X34Y59         FDRE (Hold_fdre_C_D)         0.060     1.439    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X31Y73   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X33Y57   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X31Y73   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X37Y59   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X35Y59   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X37Y59   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X35Y59   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X35Y61   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X37Y61   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y68   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y70   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y71   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y83   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y83   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y83   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_16/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y74   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y74   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y74   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y74   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y74   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y63   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y63   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y64   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.566ns  (logic 0.831ns (18.200%)  route 3.735ns (81.800%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 36.223 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    23.046    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.170 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.287    24.457    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y60         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.435    36.223    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y60         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.312    36.535    
                         clock uncertainty           -0.035    36.500    
    SLICE_X28Y60         FDCE (Setup_fdce_C_CE)      -0.205    36.295    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.295    
                         arrival time                         -24.457    
  -------------------------------------------------------------------
                         slack                                 11.838    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.569ns  (logic 0.831ns (18.189%)  route 3.738ns (81.811%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 36.219 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    23.046    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.170 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.289    24.459    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.431    36.219    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.312    36.531    
                         clock uncertainty           -0.035    36.496    
    SLICE_X30Y62         FDRE (Setup_fdre_C_CE)      -0.169    36.327    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.327    
                         arrival time                         -24.459    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.569ns  (logic 0.831ns (18.189%)  route 3.738ns (81.811%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 36.219 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    23.046    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.170 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.289    24.459    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.431    36.219    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.312    36.531    
                         clock uncertainty           -0.035    36.496    
    SLICE_X30Y62         FDRE (Setup_fdre_C_CE)      -0.169    36.327    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.327    
                         arrival time                         -24.459    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.569ns  (logic 0.831ns (18.189%)  route 3.738ns (81.811%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 36.219 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    23.046    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.170 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.289    24.459    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.431    36.219    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.312    36.531    
                         clock uncertainty           -0.035    36.496    
    SLICE_X30Y62         FDRE (Setup_fdre_C_CE)      -0.169    36.327    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.327    
                         arrival time                         -24.459    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.569ns  (logic 0.831ns (18.189%)  route 3.738ns (81.811%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.886ns = ( 36.219 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    23.046    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.170 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.289    24.459    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.431    36.219    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y62         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.312    36.531    
                         clock uncertainty           -0.035    36.496    
    SLICE_X30Y62         FDRE (Setup_fdre_C_CE)      -0.169    36.327    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.327    
                         arrival time                         -24.459    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             11.978ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.425ns  (logic 0.831ns (18.779%)  route 3.594ns (81.221%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 36.222 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    23.046    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.170 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.146    24.316    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y61         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.434    36.222    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y61         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.312    36.534    
                         clock uncertainty           -0.035    36.499    
    SLICE_X28Y61         FDCE (Setup_fdce_C_CE)      -0.205    36.294    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.294    
                         arrival time                         -24.316    
  -------------------------------------------------------------------
                         slack                                 11.978    

Slack (MET) :             12.119ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.282ns  (logic 0.831ns (19.407%)  route 3.451ns (80.593%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 36.220 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    23.046    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.170 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.003    24.173    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y63         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.432    36.220    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y63         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.312    36.532    
                         clock uncertainty           -0.035    36.497    
    SLICE_X29Y63         FDCE (Setup_fdce_C_CE)      -0.205    36.292    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.292    
                         arrival time                         -24.173    
  -------------------------------------------------------------------
                         slack                                 12.119    

Slack (MET) :             12.488ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.904ns  (logic 0.831ns (21.285%)  route 3.073ns (78.715%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 36.211 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.446    23.047    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.171 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.624    23.795    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y72         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.423    36.211    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y72         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.312    36.523    
                         clock uncertainty           -0.035    36.488    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205    36.283    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.283    
                         arrival time                         -23.795    
  -------------------------------------------------------------------
                         slack                                 12.488    

Slack (MET) :             12.488ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.904ns  (logic 0.831ns (21.285%)  route 3.073ns (78.715%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 36.211 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.446    23.047    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.171 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.624    23.795    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X29Y72         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.423    36.211    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y72         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.312    36.523    
                         clock uncertainty           -0.035    36.488    
    SLICE_X29Y72         FDCE (Setup_fdce_C_CE)      -0.205    36.283    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.283    
                         arrival time                         -23.795    
  -------------------------------------------------------------------
                         slack                                 12.488    

Slack (MET) :             12.490ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.904ns  (logic 0.831ns (21.286%)  route 3.073ns (78.714%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.880ns = ( 36.213 - 33.333 ) 
    Source Clock Delay      (SCD):    3.224ns = ( 19.891 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.593    18.260    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.356 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.535    19.891    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDRE (Prop_fdre_C_Q)         0.459    20.350 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/Q
                         net (fo=13, routed)          1.032    21.381    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[2]
    SLICE_X31Y77         LUT3 (Prop_lut3_I2_O)        0.124    21.505 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.971    22.476    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X31Y74         LUT4 (Prop_lut4_I0_O)        0.124    22.600 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.445    23.046    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y74         LUT5 (Prop_lut5_I4_O)        0.124    23.170 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.625    23.795    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y71         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.364    34.697    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.788 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.425    36.213    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y71         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.312    36.525    
                         clock uncertainty           -0.035    36.490    
    SLICE_X29Y71         FDCE (Setup_fdce_C_CE)      -0.205    36.285    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.285    
                         arrival time                         -23.795    
  -------------------------------------------------------------------
                         slack                                 12.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.552     1.174    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     1.315 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.167     1.482    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y79         LUT3 (Prop_lut3_I2_O)        0.045     1.527 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.527    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X33Y79         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.818     1.544    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y79         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.370     1.174    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.091     1.265    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.171ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.549     1.171    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_fdre_C_Q)         0.164     1.335 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.510    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X30Y76         LUT6 (Prop_lut6_I5_O)        0.045     1.555 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.555    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X30Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.814     1.540    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.369     1.171    
    SLICE_X30Y76         FDRE (Hold_fdre_C_D)         0.120     1.291    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.542ns
    Source Clock Delay      (SCD):    1.173ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596     0.596    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.622 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.551     1.173    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.141     1.314 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.499    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X32Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.544 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.544    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X32Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696     0.696    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.725 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.816     1.542    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.369     1.173    
    SLICE_X32Y77         FDRE (Hold_fdre_C_D)         0.091     1.264    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.913%)  route 0.326ns (63.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.549    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y76         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.145    18.129    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y76         LUT5 (Prop_lut5_I1_O)        0.045    18.174 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.355    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.813    18.205    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.032    17.836    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.355    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.913%)  route 0.326ns (63.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.549    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y76         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.145    18.129    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y76         LUT5 (Prop_lut5_I1_O)        0.045    18.174 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.355    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.813    18.205    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.032    17.836    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.355    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.913%)  route 0.326ns (63.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.549    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y76         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.145    18.129    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y76         LUT5 (Prop_lut5_I1_O)        0.045    18.174 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.355    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.813    18.205    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.032    17.836    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.355    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.517ns  (logic 0.191ns (36.913%)  route 0.326ns (63.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 18.205 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.549    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y76         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.145    18.129    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y76         LUT5 (Prop_lut5_I1_O)        0.045    18.174 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.181    18.355    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.813    18.205    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.868    
    SLICE_X31Y75         FDRE (Hold_fdre_C_CE)       -0.032    17.836    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.836    
                         arrival time                          18.355    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.523ns  (logic 0.191ns (36.499%)  route 0.332ns (63.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 18.206 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.549    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y76         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.145    18.129    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y76         LUT5 (Prop_lut5_I1_O)        0.045    18.174 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.187    18.361    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.814    18.206    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.869    
    SLICE_X32Y76         FDRE (Hold_fdre_C_CE)       -0.032    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.837    
                         arrival time                          18.361    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.523ns  (logic 0.191ns (36.499%)  route 0.332ns (63.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 18.206 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.549    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y76         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.145    18.129    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y76         LUT5 (Prop_lut5_I1_O)        0.045    18.174 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.187    18.361    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.814    18.206    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.869    
    SLICE_X32Y76         FDRE (Hold_fdre_C_CE)       -0.032    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.837    
                         arrival time                          18.361    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.523ns  (logic 0.191ns (36.499%)  route 0.332ns (63.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 18.206 - 16.667 ) 
    Source Clock Delay      (SCD):    1.171ns = ( 17.837 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.596    17.263    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.289 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.549    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X28Y76         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.146    17.983 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.145    18.129    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X29Y76         LUT5 (Prop_lut5_I1_O)        0.045    18.174 r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.187    18.361    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.696    17.363    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.392 f  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.814    18.206    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X32Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.337    17.869    
    SLICE_X32Y76         FDRE (Hold_fdre_C_CE)       -0.032    17.837    AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.837    
                         arrival time                          18.361    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X28Y60   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X30Y62   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X30Y62   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X30Y62   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X30Y62   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y71   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y63   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y72   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y60   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X30Y62   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X30Y62   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X30Y62   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X30Y62   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y71   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y63   AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y77   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y77   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X31Y75   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X31Y75   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y76   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y76   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X31Y75   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y76   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y76   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X31Y75   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X32Y76   AXI4_LITE_I2C_PERIPH_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  To Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 2.273ns (29.477%)  route 5.438ns (70.523%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.329     3.851 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           2.902     6.753    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.481     8.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756     8.139    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.986ns (25.522%)  route 5.795ns (74.478%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.451     6.811    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.483     8.487    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.331    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 2.273ns (31.249%)  route 5.001ns (68.751%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.329     3.851 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           2.465     6.316    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.486     8.490    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756     8.144    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.986ns (26.681%)  route 5.457ns (73.319%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.113     6.473    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.488     8.492    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.976    
                         clock uncertainty           -0.074     8.902    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.336    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.247ns (30.136%)  route 5.209ns (69.864%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.303     3.825 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.673     6.498    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.490     8.494    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.372    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  1.874    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.015ns (28.219%)  route 5.126ns (71.781%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.402     3.390 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.781     6.171    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.478     8.482    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.966    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.773     8.119    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.942ns (26.734%)  route 5.322ns (73.266%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.618     6.296    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.487     8.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.255    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.942ns (26.746%)  route 5.319ns (73.254%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.615     6.293    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.486     8.490    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.254    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.942ns (26.975%)  route 5.257ns (73.025%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.553     6.231    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.490     8.494    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.258    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.986ns (27.484%)  route 5.240ns (72.516%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          2.896     6.256    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.492     8.496    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.340    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.551    -0.630    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.433    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[23]
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.388 r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X52Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.818    -0.871    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.120    -0.497    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.461%)  route 0.261ns (55.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.557    -0.624    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Clk
    SLICE_X38Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/Q
                         net (fo=6, routed)           0.261    -0.199    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_is_swx_instr_s
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_load_store_access_i_1/O
                         net (fo=1, routed)           0.000    -0.154    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst_n_1
    SLICE_X33Y68         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.820    -0.869    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y68         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/C
                         clock pessimism              0.503    -0.365    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.091    -0.274    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.550    -0.631    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.434    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.815    -0.874    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.243    -0.631    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.075    -0.556    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.548    -0.633    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.436    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.813    -0.876    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.243    -0.633    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.075    -0.558    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.552    -0.629    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.432    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.818    -0.871    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.629    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.075    -0.554    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.559    -0.622    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.425    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.829    -0.861    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.075    -0.547    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.559    -0.622    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.425    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/sync[1]
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.829    -0.861    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.071    -0.551    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.551    -0.630    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/Q
                         net (fo=3, routed)           0.077    -0.412    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_rvalid[4]
    SLICE_X38Y77         LUT5 (Prop_lut5_I3_O)        0.045    -0.367 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.367    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.816    -0.873    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.256    -0.617    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.121    -0.496    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.554    -0.627    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.421    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.820    -0.869    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.627    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.075    -0.552    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.553    -0.628    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.422    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.819    -0.870    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.628    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.075    -0.553    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y63     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y63     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y66     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y66     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  To Clock:  clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  To Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 2.273ns (29.477%)  route 5.438ns (70.523%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.329     3.851 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           2.902     6.753    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.481     8.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756     8.139    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.986ns (25.522%)  route 5.795ns (74.478%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.451     6.811    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.483     8.487    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.331    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 2.273ns (31.249%)  route 5.001ns (68.751%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.329     3.851 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           2.465     6.316    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.486     8.490    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756     8.144    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.986ns (26.681%)  route 5.457ns (73.319%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.113     6.473    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.488     8.492    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.976    
                         clock uncertainty           -0.074     8.902    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.336    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.247ns (30.136%)  route 5.209ns (69.864%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.303     3.825 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.673     6.498    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.490     8.494    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.372    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.015ns (28.219%)  route 5.126ns (71.781%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.402     3.390 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.781     6.171    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.478     8.482    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.966    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.773     8.119    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.942ns (26.734%)  route 5.322ns (73.266%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.618     6.296    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.487     8.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.255    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.942ns (26.746%)  route 5.319ns (73.254%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.615     6.293    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.486     8.490    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.254    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.942ns (26.975%)  route 5.257ns (73.025%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.553     6.231    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.490     8.494    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.258    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.986ns (27.484%)  route 5.240ns (72.516%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          2.896     6.256    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.492     8.496    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.340    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.551    -0.630    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.433    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[23]
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.388 r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X52Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.818    -0.871    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.254    -0.617    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.120    -0.497    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.461%)  route 0.261ns (55.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.557    -0.624    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Clk
    SLICE_X38Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/Q
                         net (fo=6, routed)           0.261    -0.199    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_is_swx_instr_s
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_load_store_access_i_1/O
                         net (fo=1, routed)           0.000    -0.154    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst_n_1
    SLICE_X33Y68         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.820    -0.869    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y68         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/C
                         clock pessimism              0.503    -0.365    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.091    -0.274    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.550    -0.631    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.434    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.815    -0.874    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.243    -0.631    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.075    -0.556    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.548    -0.633    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.436    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.813    -0.876    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.243    -0.633    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.075    -0.558    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.552    -0.629    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.432    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.818    -0.871    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.629    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.075    -0.554    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.559    -0.622    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.425    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.829    -0.861    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.075    -0.547    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.559    -0.622    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.425    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/sync[1]
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.829    -0.861    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.071    -0.551    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.551    -0.630    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/Q
                         net (fo=3, routed)           0.077    -0.412    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_rvalid[4]
    SLICE_X38Y77         LUT5 (Prop_lut5_I3_O)        0.045    -0.367 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.367    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.816    -0.873    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.256    -0.617    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.121    -0.496    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.554    -0.627    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.421    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.820    -0.869    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.627    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.075    -0.552    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.553    -0.628    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.422    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.819    -0.870    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.628    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.075    -0.553    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12     AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y64     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y63     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y63     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y72     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y66     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y66     AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  To Clock:  clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  To Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 2.273ns (29.477%)  route 5.438ns (70.523%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.329     3.851 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           2.902     6.753    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.481     8.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756     8.139    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.986ns (25.522%)  route 5.795ns (74.478%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.451     6.811    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.483     8.487    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.331    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 2.273ns (31.249%)  route 5.001ns (68.751%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.329     3.851 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           2.465     6.316    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.486     8.490    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756     8.144    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.986ns (26.681%)  route 5.457ns (73.319%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.113     6.473    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.488     8.492    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.976    
                         clock uncertainty           -0.074     8.902    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.336    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.247ns (30.136%)  route 5.209ns (69.864%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.303     3.825 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.673     6.498    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.490     8.494    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.372    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.015ns (28.219%)  route 5.126ns (71.781%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.402     3.390 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.781     6.171    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.478     8.482    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.966    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.773     8.119    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.942ns (26.734%)  route 5.322ns (73.266%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.618     6.296    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.487     8.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.255    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.942ns (26.746%)  route 5.319ns (73.254%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.615     6.293    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.486     8.490    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.254    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.942ns (26.975%)  route 5.257ns (73.025%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.553     6.231    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.490     8.494    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.258    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.986ns (27.484%)  route 5.240ns (72.516%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          2.896     6.256    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.492     8.496    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.340    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.551    -0.630    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.433    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[23]
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.388 r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X52Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.818    -0.871    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.120    -0.423    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.461%)  route 0.261ns (55.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.557    -0.624    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Clk
    SLICE_X38Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/Q
                         net (fo=6, routed)           0.261    -0.199    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_is_swx_instr_s
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_load_store_access_i_1/O
                         net (fo=1, routed)           0.000    -0.154    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst_n_1
    SLICE_X33Y68         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.820    -0.869    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y68         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.091    -0.200    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.550    -0.631    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.434    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.815    -0.874    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.243    -0.631    
                         clock uncertainty            0.074    -0.557    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.075    -0.482    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.548    -0.633    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.436    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.813    -0.876    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.243    -0.633    
                         clock uncertainty            0.074    -0.559    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.075    -0.484    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.552    -0.629    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.432    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.818    -0.871    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.074    -0.555    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.075    -0.480    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.559    -0.622    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.425    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.829    -0.861    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.075    -0.473    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.559    -0.622    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.425    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/sync[1]
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.829    -0.861    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.071    -0.477    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.551    -0.630    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/Q
                         net (fo=3, routed)           0.077    -0.412    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_rvalid[4]
    SLICE_X38Y77         LUT5 (Prop_lut5_I3_O)        0.045    -0.367 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.367    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.816    -0.873    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.121    -0.422    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.554    -0.627    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.421    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.820    -0.869    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.075    -0.478    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.553    -0.628    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.422    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.819    -0.870    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.075    -0.479    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  To Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.385ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 2.273ns (29.477%)  route 5.438ns (70.523%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.329     3.851 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           2.902     6.753    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.481     8.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.969    
                         clock uncertainty           -0.074     8.895    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756     8.139    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.139    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.519ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 1.986ns (25.522%)  route 5.795ns (74.478%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 8.487 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.451     6.811    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.483     8.487    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.971    
                         clock uncertainty           -0.074     8.897    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.331    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  1.519    

Slack (MET) :             1.828ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 2.273ns (31.249%)  route 5.001ns (68.751%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.329     3.851 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[2]_INST_0/O
                         net (fo=8, routed)           2.465     6.316    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.486     8.490    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.756     8.144    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  1.828    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.986ns (26.681%)  route 5.457ns (73.319%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          3.113     6.473    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.488     8.492    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.976    
                         clock uncertainty           -0.074     8.902    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.336    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.873ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 2.247ns (30.136%)  route 5.209ns (69.864%))
  Logic Levels:           9  (CARRY4=7 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.554    -0.958    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X50Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.518    -0.440 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[24]/Q
                         net (fo=2, routed)           1.403     0.963    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X43Y65         LUT6 (Prop_lut6_I0_O)        0.124     1.087 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     1.087    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.485 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.485    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.599 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[22].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.599    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.713 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[18].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.713    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.827 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[14].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.827    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.941 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[10].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.941    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.055 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[6].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.055    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.389 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[2].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[1]
                         net (fo=8, routed)           1.133     3.522    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/LMB_ABus[0]
    SLICE_X46Y74         LUT3 (Prop_lut3_I0_O)        0.303     3.825 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/BRAM_WEN_A[1]_INST_0/O
                         net (fo=8, routed)           2.673     6.498    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.490     8.494    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.372    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.372    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                  1.873    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 2.015ns (28.219%)  route 5.126ns (71.781%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.402     3.390 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=33, routed)          2.781     6.171    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.478     8.482    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.966    
                         clock uncertainty           -0.074     8.892    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.773     8.119    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.119    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 1.942ns (26.734%)  route 5.322ns (73.266%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.618     6.296    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X1Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.487     8.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.255    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.942ns (26.746%)  route 5.319ns (73.254%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 8.490 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.615     6.293    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.486     8.490    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.974    
                         clock uncertainty           -0.074     8.900    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.254    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.254    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.026ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.199ns  (logic 1.942ns (26.975%)  route 5.257ns (73.025%))
  Logic Levels:           4  (AND2B1L=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 8.494 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y67         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.456    -0.512 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/Q
                         net (fo=14, routed)          1.065     0.553    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_0
    SLICE_X33Y68         LUT3 (Prop_lut3_I2_O)        0.154     0.707 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Write_Strobe_INST_0_i_1/O
                         net (fo=10, routed)          0.438     1.145    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_232_in
    SLICE_X33Y68         LUT6 (Prop_lut6_I0_O)        0.327     1.472 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_1__5/O
                         net (fo=1, routed)           0.392     1.863    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X32Y68         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.748 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=3, routed)           0.810     3.558    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/ena
    SLICE_X33Y75         LUT2 (Prop_lut2_I1_O)        0.120     3.678 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          2.553     6.231    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.490     8.494    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.484     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     8.258    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.258    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  2.026    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 1.986ns (27.484%)  route 5.240ns (72.516%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 8.496 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.542    -0.970    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X41Y69         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.419    -0.551 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[7]/Q
                         net (fo=1, routed)           1.233     0.682    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[22]
    SLICE_X41Y65         LUT6 (Prop_lut6_I3_O)        0.297     0.979 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__3/i_/O
                         net (fo=1, routed)           0.000     0.979    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.377 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.377    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.491 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.491    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.605 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.605    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.876 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=46, routed)          1.112     2.988    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/in0
    SLICE_X38Y63         LUT3 (Prop_lut3_I1_O)        0.373     3.361 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=33, routed)          2.896     6.256    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X0Y8          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.492     8.496    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y8          RAMB36E1                                     r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.484     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566     8.340    AXI4_LITE_I2C_PERIPH_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -6.256    
  -------------------------------------------------------------------
                         slack                                  2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.551    -0.630    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg[23]/Q
                         net (fo=1, routed)           0.056    -0.433    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[23]
    SLICE_X52Y75         LUT6 (Prop_lut6_I1_O)        0.045    -0.388 r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.388    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X52Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.818    -0.871    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y75         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.254    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X52Y75         FDRE (Hold_fdre_C_D)         0.120    -0.423    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.461%)  route 0.261ns (55.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.557    -0.624    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Clk
    SLICE_X38Y64         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.460 f  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native/Q
                         net (fo=6, routed)           0.261    -0.199    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/ex_is_swx_instr_s
    SLICE_X33Y68         LUT6 (Prop_lut6_I2_O)        0.045    -0.154 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/mem_load_store_access_i_1/O
                         net (fo=1, routed)           0.000    -0.154    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst_n_1
    SLICE_X33Y68         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.820    -0.869    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X33Y68         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.091    -0.200    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_load_store_access_reg
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.550    -0.631    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.434    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.815    -0.874    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X35Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.243    -0.631    
                         clock uncertainty            0.074    -0.557    
    SLICE_X35Y77         FDRE (Hold_fdre_C_D)         0.075    -0.482    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.548    -0.633    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.492 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.436    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_1
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.813    -0.876    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y76         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.243    -0.633    
                         clock uncertainty            0.074    -0.559    
    SLICE_X35Y76         FDRE (Hold_fdre_C_D)         0.075    -0.484    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.552    -0.629    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.432    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_3
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.818    -0.871    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.629    
                         clock uncertainty            0.074    -0.555    
    SLICE_X35Y80         FDRE (Hold_fdre_C_D)         0.075    -0.480    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.559    -0.622    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.425    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.829    -0.861    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.075    -0.473    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.559    -0.622    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.425    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/sync[1]
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.829    -0.861    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Clk
    SLICE_X29Y60         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.074    -0.548    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.071    -0.477    AXI4_LITE_I2C_PERIPH_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[7].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.425    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.551    -0.630    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X39Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/Q
                         net (fo=3, routed)           0.077    -0.412    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_rvalid[4]
    SLICE_X38Y77         LUT5 (Prop_lut5_I3_O)        0.045    -0.367 r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000    -0.367    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X38Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.816    -0.873    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y77         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism              0.256    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X38Y77         FDRE (Hold_fdre_C_D)         0.121    -0.422    AXI4_LITE_I2C_PERIPH_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.554    -0.627    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.421    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_0
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.820    -0.869    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y81         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.627    
                         clock uncertainty            0.074    -0.553    
    SLICE_X36Y81         FDRE (Hold_fdre_C_D)         0.075    -0.478    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.421    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.553    -0.628    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.065    -0.422    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_level_out_bus_d2_2
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.819    -0.870    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y80         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.242    -0.628    
                         clock uncertainty            0.074    -0.554    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.075    -0.479    AXI4_LITE_I2C_PERIPH_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  To Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.592     8.262    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.550     8.304    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.550     8.304    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.612ns (10.155%)  route 5.415ns (89.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.654     5.059    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X57Y81         FDPE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.433     8.437    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X57Y81         FDPE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/C
                         clock pessimism              0.491     8.928    
                         clock uncertainty           -0.074     8.853    
    SLICE_X57Y81         FDPE (Recov_fdpe_C_PRE)     -0.590     8.263    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X54Y80         FDCE (Recov_fdce_C_CLR)     -0.592     8.259    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.529    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.529    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.529    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.529    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.188ns (15.497%)  route 1.025ns (84.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.361     0.587    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X46Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.868    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X46Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X46Y80         FDCE (Remov_fdce_C_CLR)     -0.141    -0.505    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  1.092    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  To Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.592     8.262    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.550     8.304    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.550     8.304    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.612ns (10.155%)  route 5.415ns (89.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.654     5.059    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X57Y81         FDPE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.433     8.437    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X57Y81         FDPE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/C
                         clock pessimism              0.491     8.928    
                         clock uncertainty           -0.074     8.853    
    SLICE_X57Y81         FDPE (Recov_fdpe_C_PRE)     -0.590     8.263    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X54Y80         FDCE (Recov_fdce_C_CLR)     -0.592     8.259    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.188ns (15.497%)  route 1.025ns (84.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.361     0.587    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X46Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.868    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X46Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/C
                         clock pessimism              0.503    -0.364    
                         clock uncertainty            0.074    -0.290    
    SLICE_X46Y80         FDCE (Remov_fdce_C_CLR)     -0.141    -0.431    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  1.018    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
  To Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.592     8.262    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.262    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.550     8.304    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.854    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.550     8.304    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.164ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.215    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.164    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.612ns (10.155%)  route 5.415ns (89.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.654     5.059    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X57Y81         FDPE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.433     8.437    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X57Y81         FDPE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/C
                         clock pessimism              0.491     8.928    
                         clock uncertainty           -0.074     8.853    
    SLICE_X57Y81         FDPE (Recov_fdpe_C_PRE)     -0.590     8.263    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.208ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.851    
    SLICE_X54Y80         FDCE (Recov_fdce_C_CLR)     -0.592     8.259    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/C
                         clock pessimism              0.503    -0.363    
                         clock uncertainty            0.074    -0.289    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/C
                         clock pessimism              0.503    -0.365    
                         clock uncertainty            0.074    -0.291    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.188ns (15.497%)  route 1.025ns (84.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.361     0.587    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X46Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.868    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X46Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/C
                         clock pessimism              0.503    -0.364    
                         clock uncertainty            0.074    -0.290    
    SLICE_X46Y80         FDCE (Remov_fdce_C_CLR)     -0.141    -0.431    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  1.018    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1
  To Clock:  clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.985ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.855    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.592     8.263    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.855    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.550     8.305    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 0.612ns (9.952%)  route 5.537ns (90.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 8.438 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.776     5.181    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y82         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.434     8.438    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y82         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]/C
                         clock pessimism              0.491     8.929    
                         clock uncertainty           -0.074     8.855    
    SLICE_X54Y82         FDCE (Recov_fdce_C_CLR)     -0.550     8.305    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/bit_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.305    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.216    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.216    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.216    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.216    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X55Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X55Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X55Y80         FDCE (Recov_fdce_C_CLR)     -0.636     8.216    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.027ns  (logic 0.612ns (10.155%)  route 5.415ns (89.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.654     5.059    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X57Y81         FDPE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.433     8.437    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X57Y81         FDPE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]/C
                         clock pessimism              0.491     8.928    
                         clock uncertainty           -0.074     8.854    
    SLICE_X57Y81         FDPE (Recov_fdpe_C_PRE)     -0.590     8.264    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/tx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.264    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@10.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 0.612ns (10.168%)  route 5.407ns (89.832%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns = ( 8.435 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.544    -0.968    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.456    -0.512 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.761     1.249    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.156     1.405 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         3.646     5.051    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X54Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        1.431     8.435    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X54Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]/C
                         clock pessimism              0.491     8.926    
                         clock uncertainty           -0.074     8.852    
    SLICE_X54Y80         FDCE (Recov_fdce_C_CLR)     -0.592     8.260    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/FSM_onehot_state_reg[20]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  3.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.529    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.529    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.529    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.188ns (17.385%)  route 0.893ns (82.615%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.229     0.455    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X45Y81         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.867    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X45Y81         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]/C
                         clock pessimism              0.503    -0.363    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.166    -0.529    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.124%)  route 1.044ns (84.876%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.045     0.224 f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/axi_spi_v1_0_S00_AXI_inst/temp_tx_data_reg[7]_i_3/O
                         net (fo=133, routed)         0.380     0.604    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/SR[0]
    SLICE_X47Y79         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.821    -0.869    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/s00_axi_aclk
    SLICE_X47Y79         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]/C
                         clock pessimism              0.503    -0.365    
    SLICE_X47Y79         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    AXI4_LITE_I2C_PERIPH_i/axi4_lite_spi_master_0/inst/U_SPI/temp_rx_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns - clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.188ns (15.497%)  route 1.025ns (84.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.555    -0.626    AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X35Y83         FDRE                                         r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  AXI4_LITE_I2C_PERIPH_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.664     0.179    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X42Y82         LUT1 (Prop_lut1_I0_O)        0.047     0.226 f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/AXI4_LITE_I2C_PERIPH_v1_0_S00_AXI_inst/scl_i_3/O
                         net (fo=194, routed)         0.361     0.587    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/AR[0]
    SLICE_X46Y80         FDCE                                         f  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_in1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clk_out1_AXI4_LITE_I2C_PERIPH_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  AXI4_LITE_I2C_PERIPH_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1738, routed)        0.822    -0.868    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/s00_axi_aclk
    SLICE_X46Y80         FDCE                                         r  AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]/C
                         clock pessimism              0.503    -0.364    
    SLICE_X46Y80         FDCE (Remov_fdce_C_CLR)     -0.141    -0.505    AXI4_LITE_I2C_PERIPH_i/AXI4_LITE_I2C_PERIPH_0/inst/U_I2C_Master/rx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  1.092    





