// Seed: 3437844176
module module_0 (
    output wire id_0,
    output tri  id_1,
    input  tri0 id_2,
    input  tri  id_3
);
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    output uwire id_2,
    input wand id_3,
    output uwire id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri id_9,
    input uwire id_10,
    input tri0 id_11,
    input supply0 id_12,
    input wand id_13,
    input wire id_14,
    output logic id_15
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_14,
      id_5
  );
  assign modCall_1.id_3 = 0;
  always @(*) #1 id_15 = id_8 & id_14 && id_12;
endmodule
