net \LCD_INTERFACE:state_2\
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[3].0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute4:LHO_Sel3.2"
	switch ":UDB_Array:UDBroute4:LHO_Sel3.lho3==>:UDB_Array:UDBroute4:TUI_Sel23.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel23.tui23==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_2"
	switch ":UDB_Array:UDBroute4:TUI_Sel23.tui23==>:UDB_Array:UDBroute4:LHO_Sel52.5"
	switch ":UDB_Array:UDBroute4:LHO_Sel52.lho52==>:UDB_Array:UDBroute4:BUI_Sel11.5"
	switch ":UDB_Array:UDBroute4:BUI_Sel11.bui11==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[2]_main_1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_1"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_1"
	switch ":UDB_Array:UDBroute4:LHO_Sel52.lho52==>:UDB_Array:UDBroute4:TUI_Sel24.5"
	switch ":UDB_Array:UDBroute4:TUI_Sel24.tui24==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.cs_addr_2==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_2"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute4:LHO_Sel46.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel46.lho46==>:UDB_Array:UDBroute4:TUI_Sel3.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel3.tui3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].main_1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[3]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].main_1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[2]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].main_1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[3]_main_1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].main_1"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].main_1"
end \LCD_INTERFACE:state_2\
net \LCD_INTERFACE:state_3\
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[3].1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[3].output_3==>:UDB_Array:UDBroute4:LHO_Sel93.2"
	switch ":UDB_Array:UDBroute4:LHO_Sel93.lho93==>:UDB_Array:UDBroute4:TUI_Sel20.7"
	switch ":UDB_Array:UDBroute4:TUI_Sel20.tui20==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_1"
	switch ":UDB_Array:UDBroute4:TUI_Sel20.tui20==>:UDB_Array:UDBroute4:LHO_Sel18.7"
	switch ":UDB_Array:UDBroute4:LHO_Sel18.lho18==>:UDB_Array:UDBroute4:BUI_Sel3.0"
	switch ":UDB_Array:UDBroute4:BUI_Sel3.bui3==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[1]_main_1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_1"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_1"
	switch ":UDB_Array:UDBroute4:LHO_Sel93.lho93==>:UDB_Array:UDBroute4:TUI_Sel4.7"
	switch ":UDB_Array:UDBroute4:TUI_Sel4.tui4==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_1"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].main_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[3]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].main_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].main_0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[3]_main_0==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].main_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].main_0"
end \LCD_INTERFACE:state_3\
net \LCD_INTERFACE:state_1\
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].q==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[0].0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute4:LHO_Sel25.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel25.lho25==>:UDB_Array:UDBroute4:TUI_Sel19.2"
	switch ":UDB_Array:UDBroute4:TUI_Sel19.tui19==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_3"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute4:LHO_Sel29.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel29.lho29==>:UDB_Array:UDBroute4:BUI_Sel4.3"
	switch ":UDB_Array:UDBroute4:BUI_Sel4.bui4==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.4"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[2]_main_2==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_2"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_2"
	switch ":UDB_Array:UDBroute4:LHO_Sel29.lho29==>:UDB_Array:UDBroute4:TUI_Sel27.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel27.tui27==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.cs_addr_1==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_3"
	switch ":UDB_Array:UDBroute4:TUI_Sel19.tui19==>:UDB_Array:UDBroute4:LHO_Sel51.4"
	switch ":UDB_Array:UDBroute4:LHO_Sel51.lho51==>:UDB_Array:UDBroute4:TUI_Sel7.5"
	switch ":UDB_Array:UDBroute4:TUI_Sel7.tui7==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_2"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[1]_main_2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].main_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].main_2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[2]_main_2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].main_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].main_2"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[3]_main_2==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].main_2"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].main_2"
end \LCD_INTERFACE:state_1\
net \LCD_INTERFACE:z0_detect\
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.z0_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.z0_comb==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.z0_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.1==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.1_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.1_limit==>:UDB_Array:UDBroute4:LHO_Sel23.5"
	switch ":UDB_Array:UDBroute4:LHO_Sel23.lho23==>:UDB_Array:UDBroute4:TUI_Sel16.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel16.tui16==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_5"
	switch ":UDB_Array:UDBroute4:LHO_Sel23.lho23==>:UDB_Array:UDBroute4:BUI_Sel7.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel7.bui7==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.7"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[2]_main_4==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_4"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_4"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_5"
end \LCD_INTERFACE:z0_detect\
net \LCD_INTERFACE:z1_detect\
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.z1_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.z1_comb==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.z1_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.0==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.0_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.0_limit==>:UDB_Array:UDBroute4:LHO_Sel65.7"
	switch ":UDB_Array:UDBroute4:LHO_Sel65.lho65==>:UDB_Array:UDBroute4:TUI_Sel17.5"
	switch ":UDB_Array:UDBroute4:TUI_Sel17.tui17==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_6"
	switch ":UDB_Array:UDBroute4:LHO_Sel65.lho65==>:UDB_Array:UDBroute4:TUI_Sel9.5"
	switch ":UDB_Array:UDBroute4:TUI_Sel9.tui9==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_4"
	switch ":UDB_Array:UDBroute4:TUI_Sel17.tui17==>:UDB_Array:UDBroute4:LHO_Sel13.7"
	switch ":UDB_Array:UDBroute4:LHO_Sel13.lho13==>:UDB_Array:UDBroute4:BUI_Sel9.0"
	switch ":UDB_Array:UDBroute4:BUI_Sel9.bui9==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.9"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_6==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_6"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_6"
end \LCD_INTERFACE:z1_detect\
net \LCD_INTERFACE:cmd_empty\
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.f0_blk_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.f0_blk_stat_comb==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.f0_blk_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.3==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.3_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.3_limit==>:UDB_Array:UDBroute4:LHO_Sel61.8"
	switch ":UDB_Array:UDBroute4:LHO_Sel61.lho61==>:UDB_Array:UDBroute4:TUI_Sel13.4"
	switch ":UDB_Array:UDBroute4:TUI_Sel13.tui13==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_0"
end \LCD_INTERFACE:cmd_empty\
net \LCD_INTERFACE:state_0\
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[1].0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute4:LHO_Sel35.4"
	switch ":UDB_Array:UDBroute4:LHO_Sel35.lho35==>:UDB_Array:UDBroute4:TUI_Sel18.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel18.tui18==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].main_4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[1].output_1==>:UDB_Array:UDBroute4:LHO_Sel88.4"
	switch ":UDB_Array:UDBroute4:LHO_Sel88.lho88==>:UDB_Array:UDBroute4:BUI_Sel1.7"
	switch ":UDB_Array:UDBroute4:BUI_Sel1.bui1==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.1"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[2]_main_3==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_3"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].main_3"
	switch ":UDB_Array:UDBroute4:LHO_Sel35.lho35==>:UDB_Array:UDBroute4:TUI_Sel26.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel26.tui26==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_input.cs_addr_0==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.cs_addr_0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_4"
	switch ":UDB_Array:UDBroute4:LHO_Sel35.lho35==>:UDB_Array:UDBroute4:TUI_Sel5.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel5.tui5==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_3"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_3"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_4==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_4"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[1]_main_3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].main_3"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].main_3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[3]_main_2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].main_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].main_2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_input.mc[2]_main_3==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].main_3"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].main_3"
end \LCD_INTERFACE:state_0\
net ClockBlock_PeriClk
	term   ":Clockcontainer:Clock[0].periclk"
	switch ":Clockcontainer:Clock[0].periclk==>:UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.9"
	switch ":UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_sc_clk==>:UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_sc_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_sc_clk_limit==>:UDB_Array:udb@[UDB=(1,1)]:StatusControl:statuscell.clock"
	term   ":UDB_Array:udb@[UDB=(1,1)]:StatusControl:statuscell.clock"
	switch ":Clockcontainer:Clock[0].periclk==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.9"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_sc_clk==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_sc_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_sc_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.clock"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.clock"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_dp_clk==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.clock"
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.clock"
	switch ":UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_pld0_clk==>:UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit"
	switch ":UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld0_clk==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[0].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].clock_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clktree.cr_pld1_clk_limit==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].clock_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].clock_0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:ClockReset:permute_clktree.cr_pld0_clk_limit==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].clock_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].clock_0"
end ClockBlock_PeriClk
net Net_127
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].q"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[3].q==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[2].3"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute4:LHO_Sel37.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel37.lho37==>:UDB_Array:UDBroute4:LVO_Sel6.3"
	switch ":UDB_Array:UDBroute4:LVO_Sel6.vo6==>:UDB_Array:DSI_new10:LVO_Sel6.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel6.vo6==>:UDB_Array:DSI_new10:LHO_Sel63.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel63.lho63==>:UDB_Array:DSI_new10:RHO_Sel63.1"
	switch ":UDB_Array:DSI_new10:RHO_Sel63.rho63==>:UDB_Array:DSI_new9:LHO_Sel63.0"
	switch ":UDB_Array:DSI_new9:LHO_Sel63.lho63==>:UDB_Array:DSI_new9:DOP_Sel0.12"
	switch ":UDB_Array:DSI_new9:DOP_Sel0.op0==>:UDB_Array:PortAdapter9:oeMux.dsiOe_0"
	switch ":UDB_Array:PortAdapter9:oeMux.paOe_0==>:ioport10:pin0.oe"
	term   ":ioport10:pin0.oe"
	switch ":UDB_Array:PortAdapter9:oeMux.paOe_1==>:ioport10:pin1.oe"
	term   ":ioport10:pin1.oe"
	switch ":UDB_Array:PortAdapter9:oeMux.paOe_2==>:ioport10:pin2.oe"
	term   ":ioport10:pin2.oe"
	switch ":UDB_Array:PortAdapter9:oeMux.paOe_3==>:ioport10:pin3.oe"
	term   ":ioport10:pin3.oe"
	switch ":UDB_Array:PortAdapter9:oeMux.paOe_4==>:ioport10:pin4.oe"
	term   ":ioport10:pin4.oe"
	switch ":UDB_Array:PortAdapter9:oeMux.paOe_5==>:ioport10:pin5.oe"
	term   ":ioport10:pin5.oe"
	switch ":UDB_Array:PortAdapter9:oeMux.paOe_6==>:ioport10:pin6.oe"
	term   ":ioport10:pin6.oe"
	switch ":UDB_Array:UDBroute4:LVO_Sel6.vo6==>:UDB_Array:DSI_new4:LVO_Sel6.15"
	switch ":UDB_Array:DSI_new4:LVO_Sel6.vo6==>:UDB_Array:DSI_new4:LHO_Sel63.13"
	switch ":UDB_Array:DSI_new4:LHO_Sel63.lho63==>:UDB_Array:DSI_new3:LHO_Sel63.15"
	switch ":UDB_Array:DSI_new3:LHO_Sel63.lho63==>:UDB_Array:DSI_new3:DOP_Sel0.12"
	switch ":UDB_Array:DSI_new3:DOP_Sel0.op0==>:UDB_Array:PortAdapter3:oeMux.dsiOe_0"
	switch ":UDB_Array:PortAdapter3:oeMux.paOe_6==>:ioport5:pin6.oe"
	term   ":ioport5:pin6.oe"
end Net_127
net Net_86_1
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_1==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[1].p_out_1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[1].out_1==>:UDB_Array:UDBroute4:LHO_Sel11.9"
	switch ":UDB_Array:UDBroute4:LHO_Sel11.lho11==>:UDB_Array:UDBroute4:RHO_Sel11.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel11.rho11==>:UDB_Array:UDBroute3:LHO_Sel11.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel11.lho11==>:UDB_Array:UDBroute3:LVO_Sel0.0"
	switch ":UDB_Array:UDBroute3:LVO_Sel0.vo0==>:UDB_Array:DSI_new9:LVO_Sel0.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel0.vo0==>:UDB_Array:DSI_new9:LHO_Sel60.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel60.lho60==>:UDB_Array:DSI_new9:DOT_Sel2.20"
	switch ":UDB_Array:DSI_new9:DOT_Sel2.ot2==>:UDB_Array:PortAdapter9:inputMux1.pinIn_2"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_1==>:ioport10:hsiomOut1.fixedIn1_DSI_GPIO"
	switch ":ioport10:hsiomOut1.hsiomOut1==>:ioport10:smartio_mux_in1.direct_out"
	switch ":ioport10:smartio_mux_in1.smartio_mux_in==>:ioport10:pin1.pin_input"
	term   ":ioport10:pin1.pin_input"
	switch ":UDB_Array:UDBroute4:LHO_Sel11.lho11==>:UDB_Array:UDBroute4:BUI_Sel5.1"
	switch ":UDB_Array:UDBroute4:BUI_Sel5.bui5==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.5"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[1]_main_5==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_5"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_5"
	switch ":UDB_Array:UDBroute4:LHO_Sel11.lho11==>:UDB_Array:UDBroute4:TUI_Sel10.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel10.tui10==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.10"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[0]_main_5==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_5"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[0].main_5"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_7==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_7"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_7"
end Net_86_1
net Net_132
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[2].1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[2].output_2==>:UDB_Array:UDBroute4:LHO_Sel54.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel54.lho54==>:UDB_Array:UDBroute4:LVO_Sel14.4"
	switch ":UDB_Array:UDBroute4:LVO_Sel14.vo14==>:UDB_Array:DSI_new10:LVO_Sel14.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel14.vo14==>:UDB_Array:DSI_new10:LHO_Sel44.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel44.lho44==>:UDB_Array:DSI_new10:DOT_Sel1.2"
	switch ":UDB_Array:DSI_new10:DOT_Sel1.ot1==>:UDB_Array:PortAdapter10:inputMux1.pinIn_1"
	switch ":UDB_Array:PortAdapter10:inputMux1.paOut_3==>:ioport9:hsiomOut3.fixedIn3_DSI_GPIO"
	switch ":ioport9:hsiomOut3.hsiomOut3==>:ioport9:smartio_mux_in3.direct_out"
	switch ":ioport9:smartio_mux_in3.smartio_mux_in==>:ioport9:pin3.pin_input"
	term   ":ioport9:pin3.pin_input"
	switch ":UDB_Array:UDBroute4:LHO_Sel54.lho54==>:UDB_Array:UDBroute4:TUI_Sel6.4"
	switch ":UDB_Array:UDBroute4:TUI_Sel6.tui6==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.6"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_4==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_4"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_4"
end Net_132
net Net_86_0
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_0==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[0].p_out_0"
	switch ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[0].out_0==>:UDB_Array:UDBroute4:LHO_Sel5.9"
	switch ":UDB_Array:UDBroute4:LHO_Sel5.lho5==>:UDB_Array:UDBroute4:LVO_Sel12.0"
	switch ":UDB_Array:UDBroute4:LVO_Sel12.vo12==>:UDB_Array:DSI_new10:LVO_Sel12.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel12.vo12==>:UDB_Array:DSI_new10:LHO_Sel67.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel67.lho67==>:UDB_Array:DSI_new10:RHO_Sel67.1"
	switch ":UDB_Array:DSI_new10:RHO_Sel67.rho67==>:UDB_Array:DSI_new9:LHO_Sel67.0"
	switch ":UDB_Array:DSI_new9:LHO_Sel67.lho67==>:UDB_Array:DSI_new9:DOT_Sel0.4"
	switch ":UDB_Array:DSI_new9:DOT_Sel0.ot0==>:UDB_Array:PortAdapter9:inputMux1.pinIn_0"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_0==>:ioport10:hsiomOut0.fixedIn0_DSI_GPIO"
	switch ":ioport10:hsiomOut0.hsiomOut0==>:ioport10:smartio_mux_in0.direct_out"
	switch ":ioport10:smartio_mux_in0.smartio_mux_in==>:ioport10:pin0.pin_input"
	term   ":ioport10:pin0.pin_input"
	switch ":UDB_Array:UDBroute4:LHO_Sel5.lho5==>:UDB_Array:UDBroute4:TUI_Sel11.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel11.tui11==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.11"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[1]_main_5==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_5"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[1].main_5"
end Net_86_0
net \LCD_INTERFACE:data_empty\
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.f1_blk_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.f1_blk_stat_comb==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.f1_blk_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.5==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.5_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.5_limit==>:UDB_Array:UDBroute4:LHO_Sel27.6"
	switch ":UDB_Array:UDBroute4:LHO_Sel27.lho27==>:UDB_Array:UDBroute4:BUI_Sel8.3"
	switch ":UDB_Array:UDBroute4:BUI_Sel8.bui8==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[1]_main_0==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[1].main_0"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_input.mc[0]_main_0==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[0].main_0"
end \LCD_INTERFACE:data_empty\
net \LCD_INTERFACE:status_1\
	term   ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:mc[2].q==>:UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[1].2"
	switch ":UDB_Array:udb@[UDB=(1,1)]:PLD[0]:permute_output[1].output_1==>:UDB_Array:UDBroute4:LHO_Sel60.4"
	switch ":UDB_Array:UDBroute4:LHO_Sel60.lho60==>:UDB_Array:UDBroute4:BUI_Sel31.4"
	switch ":UDB_Array:UDBroute4:BUI_Sel31.bui31==>:UDB_Array:udb@[UDB=(1,1)]:StatusControl:statuscell.status_1"
	term   ":UDB_Array:udb@[UDB=(1,1)]:StatusControl:statuscell.status_1"
	switch ":UDB_Array:UDBroute4:BUI_Sel31.bui31==>:UDB_Array:UDBroute4:LHO_Sel16.8"
	switch ":UDB_Array:UDBroute4:LHO_Sel16.lho16==>:UDB_Array:UDBroute4:TUI_Sel39.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel39.tui39==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clkin.1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clkin.cr_sc_clken==>:UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clkin.cr_sc_clken_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:ClockReset:permute_clkin.cr_sc_clken_limit==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.clk_en"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.clk_en"
end \LCD_INTERFACE:status_1\
net CPUSS_swj_swclk_tclk
	term   ":ioport6:pin7.fb"
	switch ":ioport6:pin7.fb==>:ioport6:smartio_mux_out7.direct_in"
	switch ":ioport6:smartio_mux_out7.smartio_mux_out==>:ioport6:hsiomIn7.hsiomIn7"
	switch ":ioport6:hsiomIn7.fixedOut7_DPSLP_5==>:CPUSS[0]swj_swclk_tclk_input_permute.ioport6_fixedOut7_DPSLP_5"
	switch ":CPUSS[0]swj_swclk_tclk_input_permute.CPUSS[0]swj_swclk_tclk==>:CPUSScontainer:CPUSS[0].swj_swclk_tclk"
	term   ":CPUSScontainer:CPUSS[0].swj_swclk_tclk"
end CPUSS_swj_swclk_tclk
net CPUSS_swj_swdio_tms
	term   ":ioport6:pin6.fb"
	switch ":ioport6:pin6.fb==>:ioport6:smartio_mux_out6.direct_in"
	switch ":ioport6:smartio_mux_out6.smartio_mux_out==>:ioport6:hsiomIn6.hsiomIn6"
	switch ":ioport6:hsiomIn6.fixedOut6_DPSLP_5==>:CPUSS[0]swj_swdio_tms_input_permute.ioport6_fixedOut6_DPSLP_5"
	switch ":CPUSS[0]swj_swdio_tms_input_permute.CPUSS[0]swj_swdio_tms==>:CPUSScontainer:CPUSS[0].swj_swdio_tms"
	term   ":CPUSScontainer:CPUSS[0].swj_swdio_tms"
end CPUSS_swj_swdio_tms
net ClockBlock_PumpClkPeri_ff48
	term   ":Clockcontainer:Clock[0].ff_div_48"
	switch ":Clockcontainer:Clock[0].ff_div_48==>:Clockcontainer:ff_permute.ff_div_48"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_56==>:PASSBLOCKcontainer:PASSBLOCK[0].clock_pump_peri"
	term   ":PASSBLOCKcontainer:PASSBLOCK[0].clock_pump_peri"
end ClockBlock_PumpClkPeri_ff48
net Net_129
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[1].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[0].1"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[0].output_0==>:UDB_Array:UDBroute4:LHO_Sel53.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel53.lho53==>:UDB_Array:UDBroute4:LVO_Sel0.4"
	switch ":UDB_Array:UDBroute4:LVO_Sel0.vo0==>:UDB_Array:DSI_new4:LVO_Sel0.15"
	switch ":UDB_Array:DSI_new4:LVO_Sel0.vo0==>:UDB_Array:DSI_new4:LHO_Sel55.13"
	switch ":UDB_Array:DSI_new4:LHO_Sel55.lho55==>:UDB_Array:DSI_new4:DOT_Sel6.12"
	switch ":UDB_Array:DSI_new4:DOT_Sel6.ot6==>:UDB_Array:PortAdapter4:inputMux2.pinIn_6"
	switch ":UDB_Array:PortAdapter4:inputMux2.paOut_4==>:ioport6:hsiomOut4.fixedIn4_DSI_GPIO"
	switch ":ioport6:hsiomOut4.hsiomOut4==>:ioport6:smartio_mux_in4.direct_out"
	switch ":ioport6:smartio_mux_in4.smartio_mux_in==>:ioport6:pin4.pin_input"
	term   ":ioport6:pin4.pin_input"
end Net_129
net Net_130
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[2].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[2].2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[2].output_2==>:UDB_Array:UDBroute4:LHO_Sel41.4"
	switch ":UDB_Array:UDBroute4:LHO_Sel41.lho41==>:UDB_Array:UDBroute4:LVO_Sel3.3"
	switch ":UDB_Array:UDBroute4:LVO_Sel3.vo3==>:UDB_Array:DSI_new10:LVO_Sel3.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel3.vo3==>:UDB_Array:DSI_new10:LHO_Sel93.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel93.lho93==>:UDB_Array:DSI_new10:DOT_Sel7.23"
	switch ":UDB_Array:DSI_new10:DOT_Sel7.ot7==>:UDB_Array:PortAdapter10:inputMux2.pinIn_7"
	switch ":UDB_Array:PortAdapter10:inputMux2.paOut_6==>:ioport9:hsiomOut6.fixedIn6_DSI_GPIO"
	switch ":ioport9:hsiomOut6.hsiomOut6==>:ioport9:smartio_mux_in6.direct_out"
	switch ":ioport9:smartio_mux_in6.smartio_mux_in==>:ioport9:pin6.pin_input"
	term   ":ioport9:pin6.pin_input"
end Net_130
net Net_131
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:mc[3].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[3].3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[1]:permute_output[3].output_3==>:UDB_Array:UDBroute4:LHO_Sel47.4"
	switch ":UDB_Array:UDBroute4:LHO_Sel47.lho47==>:UDB_Array:UDBroute4:LVO_Sel5.3"
	switch ":UDB_Array:UDBroute4:LVO_Sel5.vo5==>:UDB_Array:DSI_new10:LVO_Sel5.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel5.vo5==>:UDB_Array:DSI_new10:LHO_Sel27.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel27.lho27==>:UDB_Array:DSI_new10:DOT_Sel2.2"
	switch ":UDB_Array:DSI_new10:DOT_Sel2.ot2==>:UDB_Array:PortAdapter10:inputMux1.pinIn_2"
	switch ":UDB_Array:PortAdapter10:inputMux1.paOut_2==>:ioport9:hsiomOut2.fixedIn2_DSI_GPIO"
	switch ":ioport9:hsiomOut2.hsiomOut2==>:ioport9:smartio_mux_in2.direct_out"
	switch ":ioport9:smartio_mux_in2.smartio_mux_in==>:ioport9:pin2.pin_input"
	term   ":ioport9:pin2.pin_input"
end Net_131
net Net_133_0
	term   ":ioport10:pin0.fb"
	switch ":ioport10:pin0.fb==>:ioport10:smartio_mux_out0.direct_in"
	switch ":ioport10:smartio_mux_out0.smartio_mux_out==>:IO[10]_out[0]_input_permute.ioport10_dsiOut0"
	switch ":IO[10]_out[0]_input_permute.IO[10]_out[0]==>:UDB_Array:DSI_new9:LHO_Sel2.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel2.lho2==>:UDB_Array:DSI_new10:LHO_Sel2.15"
	switch ":UDB_Array:DSI_new10:LHO_Sel2.lho2==>:UDB_Array:DSI_new10:LVO_Sel7.0"
	switch ":UDB_Array:DSI_new10:LVO_Sel7.vo7==>:UDB_Array:UDBroute4:TOP_V_BOT7.1"
	switch ":UDB_Array:UDBroute4:TOP_V_BOT7.vi7==>:UDB_Array:UDBroute4:LVO_Sel7.15"
	switch ":UDB_Array:UDBroute4:LVO_Sel7.vo7==>:UDB_Array:UDBroute4:LHO_Sel19.13"
	switch ":UDB_Array:UDBroute4:LHO_Sel19.lho19==>:UDB_Array:UDBroute4:TUI_Sel30.0"
	switch ":UDB_Array:UDBroute4:TUI_Sel30.tui30==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_0"
end Net_133_0
net Net_133_1
	term   ":ioport10:pin1.fb"
	switch ":ioport10:pin1.fb==>:ioport10:smartio_mux_out1.direct_in"
	switch ":ioport10:smartio_mux_out1.smartio_mux_out==>:IO[10]_out[1]_input_permute.ioport10_dsiOut1"
	switch ":IO[10]_out[1]_input_permute.IO[10]_out[1]==>:UDB_Array:DSI_new9:LHO_Sel64.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel64.lho64==>:UDB_Array:DSI_new10:LHO_Sel64.15"
	switch ":UDB_Array:DSI_new10:LHO_Sel64.lho64==>:UDB_Array:DSI_new10:LVO_Sel2.5"
	switch ":UDB_Array:DSI_new10:LVO_Sel2.vo2==>:UDB_Array:UDBroute4:TOP_V_BOT2.1"
	switch ":UDB_Array:UDBroute4:TOP_V_BOT2.vi2==>:UDB_Array:UDBroute4:LVO_Sel2.15"
	switch ":UDB_Array:UDBroute4:LVO_Sel2.vo2==>:UDB_Array:UDBroute4:LHO_Sel85.13"
	switch ":UDB_Array:UDBroute4:LHO_Sel85.lho85==>:UDB_Array:UDBroute4:TUI_Sel31.6"
	switch ":UDB_Array:UDBroute4:TUI_Sel31.tui31==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_1"
end Net_133_1
net Net_133_2
	term   ":ioport10:pin2.fb"
	switch ":ioport10:pin2.fb==>:ioport10:smartio_mux_out2.direct_in"
	switch ":ioport10:smartio_mux_out2.smartio_mux_out==>:IO[10]_out[2]_input_permute.ioport10_dsiOut2"
	switch ":IO[10]_out[2]_input_permute.IO[10]_out[2]==>:UDB_Array:DSI_new9:LHO_Sel46.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel46.lho46==>:UDB_Array:DSI_new9:LVO_Sel12.3"
	switch ":UDB_Array:DSI_new9:LVO_Sel12.vo12==>:UDB_Array:UDBroute3:TOP_V_BOT12.1"
	switch ":UDB_Array:UDBroute3:TOP_V_BOT12.vi12==>:UDB_Array:UDBroute3:LVO_Sel12.15"
	switch ":UDB_Array:UDBroute3:LVO_Sel12.vo12==>:UDB_Array:UDBroute3:LHO_Sel7.13"
	switch ":UDB_Array:UDBroute3:LHO_Sel7.lho7==>:UDB_Array:UDBroute4:LHO_Sel7.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel7.lho7==>:UDB_Array:UDBroute4:TUI_Sel32.0"
	switch ":UDB_Array:UDBroute4:TUI_Sel32.tui32==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_2"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_2"
end Net_133_2
net Net_133_3
	term   ":ioport10:pin3.fb"
	switch ":ioport10:pin3.fb==>:ioport10:smartio_mux_out3.direct_in"
	switch ":ioport10:smartio_mux_out3.smartio_mux_out==>:IO[10]_out[3]_input_permute.ioport10_dsiOut3"
	switch ":IO[10]_out[3]_input_permute.IO[10]_out[3]==>:UDB_Array:DSI_new9:LHO_Sel52.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel52.lho52==>:UDB_Array:DSI_new9:LVO_Sel9.4"
	switch ":UDB_Array:DSI_new9:LVO_Sel9.vo9==>:UDB_Array:UDBroute3:TOP_V_BOT9.1"
	switch ":UDB_Array:UDBroute3:TOP_V_BOT9.vi9==>:UDB_Array:UDBroute3:LVO_Sel9.15"
	switch ":UDB_Array:UDBroute3:LVO_Sel9.vo9==>:UDB_Array:UDBroute3:LVO1_V_2_8.0"
	switch ":UDB_Array:UDBroute3:LVO1_V_2_8.lvo_for_h8==>:UDB_Array:UDBroute3:LHO_Sel28.13"
	switch ":UDB_Array:UDBroute3:LHO_Sel28.lho28==>:UDB_Array:UDBroute4:LHO_Sel28.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel28.lho28==>:UDB_Array:UDBroute4:TUI_Sel33.3"
	switch ":UDB_Array:UDBroute4:TUI_Sel33.tui33==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_3"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_3"
end Net_133_3
net Net_133_4
	term   ":ioport10:pin4.fb"
	switch ":ioport10:pin4.fb==>:ioport10:smartio_mux_out4.direct_in"
	switch ":ioport10:smartio_mux_out4.smartio_mux_out==>:IO[10]_out[4]_input_permute.ioport10_dsiOut4"
	switch ":IO[10]_out[4]_input_permute.IO[10]_out[4]==>:UDB_Array:DSI_new9:LHO_Sel10.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel10.lho10==>:UDB_Array:DSI_new10:LHO_Sel10.15"
	switch ":UDB_Array:DSI_new10:LHO_Sel10.lho10==>:UDB_Array:DSI_new10:LVO_Sel8.0"
	switch ":UDB_Array:DSI_new10:LVO_Sel8.vo8==>:UDB_Array:UDBroute4:TOP_V_BOT8.1"
	switch ":UDB_Array:UDBroute4:TOP_V_BOT8.vi8==>:UDB_Array:UDBroute4:LVO_Sel8.15"
	switch ":UDB_Array:UDBroute4:LVO_Sel8.vo8==>:UDB_Array:UDBroute4:LHO_Sel43.13"
	switch ":UDB_Array:UDBroute4:LHO_Sel43.lho43==>:UDB_Array:UDBroute4:TUI_Sel34.2"
	switch ":UDB_Array:UDBroute4:TUI_Sel34.tui34==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_4"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_4"
end Net_133_4
net Net_133_5
	term   ":ioport10:pin5.fb"
	switch ":ioport10:pin5.fb==>:ioport10:smartio_mux_out5.direct_in"
	switch ":ioport10:smartio_mux_out5.smartio_mux_out==>:IO[10]_out[5]_input_permute.ioport10_dsiOut5"
	switch ":IO[10]_out[5]_input_permute.IO[10]_out[5]==>:UDB_Array:DSI_new9:LHO_Sel62.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel62.lho62==>:UDB_Array:DSI_new9:LVO_Sel8.5"
	switch ":UDB_Array:DSI_new9:LVO_Sel8.vo8==>:UDB_Array:UDBroute3:TOP_V_BOT8.1"
	switch ":UDB_Array:UDBroute3:TOP_V_BOT8.vi8==>:UDB_Array:UDBroute3:LVO_Sel8.15"
	switch ":UDB_Array:UDBroute3:LVO_Sel8.vo8==>:UDB_Array:UDBroute3:LVO1_V_2_2.1"
	switch ":UDB_Array:UDBroute3:LVO1_V_2_2.lvo_for_h2==>:UDB_Array:UDBroute3:LHO_Sel10.13"
	switch ":UDB_Array:UDBroute3:LHO_Sel10.lho10==>:UDB_Array:UDBroute4:LHO_Sel10.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel10.lho10==>:UDB_Array:UDBroute4:TUI_Sel35.1"
	switch ":UDB_Array:UDBroute4:TUI_Sel35.tui35==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_5"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_5"
end Net_133_5
net Net_133_6
	term   ":ioport10:pin6.fb"
	switch ":ioport10:pin6.fb==>:ioport10:smartio_mux_out6.direct_in"
	switch ":ioport10:smartio_mux_out6.smartio_mux_out==>:IO[10]_out[6]_input_permute.ioport10_dsiOut6"
	switch ":IO[10]_out[6]_input_permute.IO[10]_out[6]==>:UDB_Array:DSI_new9:LHO_Sel22.1"
	switch ":UDB_Array:DSI_new9:LHO_Sel22.lho22==>:UDB_Array:DSI_new9:RHO_Sel22.1"
	switch ":UDB_Array:DSI_new9:RHO_Sel22.rho22==>:UDB_Array:DSI_new8:LHO_Sel22.0"
	switch ":UDB_Array:DSI_new8:LHO_Sel22.lho22==>:UDB_Array:DSI_new8:LVO_Sel4.1"
	switch ":UDB_Array:DSI_new8:LVO_Sel4.vo4==>:UDB_Array:UDBroute2:TOP_V_BOT4.1"
	switch ":UDB_Array:UDBroute2:TOP_V_BOT4.vi4==>:UDB_Array:UDBroute2:LVO_Sel4.15"
	switch ":UDB_Array:UDBroute2:LVO_Sel4.vo4==>:UDB_Array:UDBroute2:LHO_Sel31.13"
	switch ":UDB_Array:UDBroute2:LHO_Sel31.lho31==>:UDB_Array:UDBroute3:LHO_Sel31.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel31.lho31==>:UDB_Array:UDBroute4:LHO_Sel31.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel31.lho31==>:UDB_Array:UDBroute4:TUI_Sel36.2"
	switch ":UDB_Array:UDBroute4:TUI_Sel36.tui36==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_6"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_6"
end Net_133_6
net Net_133_7
	term   ":ioport5:pin6.fb"
	switch ":ioport5:pin6.fb==>:ioport5:smartio_mux_out6.direct_in"
	switch ":ioport5:smartio_mux_out6.smartio_mux_out==>:IO[5]_out[6]_input_permute.ioport5_dsiOut6"
	switch ":IO[5]_out[6]_input_permute.IO[5]_out[6]==>:UDB_Array:DSI_new3:LHO_Sel41.1"
	switch ":UDB_Array:DSI_new3:LHO_Sel41.lho41==>:UDB_Array:DSI_new2:LHO_Sel41.15"
	switch ":UDB_Array:DSI_new2:LHO_Sel41.lho41==>:UDB_Array:DSI_new2:LVO_Sel13.3"
	switch ":UDB_Array:DSI_new2:LVO_Sel13.vo13==>:UDB_Array:UDBroute2:TOP_V_BOT13.0"
	switch ":UDB_Array:UDBroute2:TOP_V_BOT13.vi13==>:UDB_Array:UDBroute2:LVO_Sel13.15"
	switch ":UDB_Array:UDBroute2:LVO_Sel13.vo13==>:UDB_Array:UDBroute2:LHO_Sel49.13"
	switch ":UDB_Array:UDBroute2:LHO_Sel49.lho49==>:UDB_Array:UDBroute3:LHO_Sel49.15"
	switch ":UDB_Array:UDBroute3:LHO_Sel49.lho49==>:UDB_Array:UDBroute4:LHO_Sel49.15"
	switch ":UDB_Array:UDBroute4:LHO_Sel49.lho49==>:UDB_Array:UDBroute4:TUI_Sel37.4"
	switch ":UDB_Array:UDBroute4:TUI_Sel37.tui37==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_7"
	term   ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:statuscell.status_7"
end Net_133_7
net Net_43_ff11
	term   ":Clockcontainer:Clock[0].ff_div_11"
	switch ":Clockcontainer:Clock[0].ff_div_11==>:Clockcontainer:ff_permute.ff_div_11"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_19==>:TCPWMcontainer:TCPWM[0].clock"
	term   ":TCPWMcontainer:TCPWM[0].clock"
end Net_43_ff11
net Net_54
	term   ":TCPWMcontainer:TCPWM[0].interrupt"
	switch ":TCPWMcontainer:TCPWM[0].interrupt==>:intc_0:interrupt90.interrupt"
	term   ":intc_0:interrupt90.interrupt"
end Net_54
net Net_79
	term   ":ioport9:pin0.fb"
	switch ":ioport9:pin0.fb==>:ioport9:smartio_mux_out0.direct_in"
	switch ":ioport9:smartio_mux_out0.smartio_mux_out==>:ioport9:hsiomIn0.hsiomIn0"
	switch ":ioport9:hsiomIn0.fixedOut0_ACT_7==>:SCB[2]i2c_scl_input_permute.ioport9_fixedOut0_ACT_7"
	switch ":SCB[2]i2c_scl_input_permute.SCB[2]i2c_scl==>:SCBcontainer:SCB[2].i2c_scl"
	term   ":SCBcontainer:SCB[2].i2c_scl"
end Net_79
net Net_80
	term   ":ioport9:pin1.fb"
	switch ":ioport9:pin1.fb==>:ioport9:smartio_mux_out1.direct_in"
	switch ":ioport9:smartio_mux_out1.smartio_mux_out==>:ioport9:hsiomIn1.hsiomIn1"
	switch ":ioport9:hsiomIn1.fixedOut1_ACT_7==>:SCB[2]i2c_sda_input_permute.ioport9_fixedOut1_ACT_7"
	switch ":SCB[2]i2c_sda_input_permute.SCB[2]i2c_sda==>:SCBcontainer:SCB[2].i2c_sda"
	term   ":SCBcontainer:SCB[2].i2c_sda"
end Net_80
net Net_86_2
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_2==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[2].p_out_2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[2].out_2==>:UDB_Array:UDBroute4:LHO_Sel17.9"
	switch ":UDB_Array:UDBroute4:LHO_Sel17.lho17==>:UDB_Array:UDBroute4:RHO_Sel17.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel17.rho17==>:UDB_Array:UDBroute3:LHO_Sel17.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel17.lho17==>:UDB_Array:UDBroute3:LVO_Sel14.1"
	switch ":UDB_Array:UDBroute3:LVO_Sel14.vo14==>:UDB_Array:DSI_new9:LVO_Sel14.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel14.vo14==>:UDB_Array:DSI_new9:LHO_Sel20.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel20.lho20==>:UDB_Array:DSI_new9:DOT_Sel1.0"
	switch ":UDB_Array:DSI_new9:DOT_Sel1.ot1==>:UDB_Array:PortAdapter9:inputMux1.pinIn_1"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_2==>:ioport10:hsiomOut2.fixedIn2_DSI_GPIO"
	switch ":ioport10:hsiomOut2.hsiomOut2==>:ioport10:smartio_mux_in2.direct_out"
	switch ":ioport10:smartio_mux_in2.smartio_mux_in==>:ioport10:pin2.pin_input"
	term   ":ioport10:pin2.pin_input"
end Net_86_2
net Net_86_3
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_3==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[3].p_out_3"
	switch ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[3].out_3==>:UDB_Array:UDBroute4:LHO_Sel91.10"
	switch ":UDB_Array:UDBroute4:LHO_Sel91.lho91==>:UDB_Array:UDBroute4:LVO_Sel4.7"
	switch ":UDB_Array:UDBroute4:LVO_Sel4.vo4==>:UDB_Array:DSI_new10:LVO_Sel4.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel4.vo4==>:UDB_Array:DSI_new10:LHO_Sel26.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel26.lho26==>:UDB_Array:DSI_new10:RHO_Sel26.1"
	switch ":UDB_Array:DSI_new10:RHO_Sel26.rho26==>:UDB_Array:DSI_new9:LHO_Sel26.0"
	switch ":UDB_Array:DSI_new9:LHO_Sel26.lho26==>:UDB_Array:DSI_new9:DOT_Sel3.2"
	switch ":UDB_Array:DSI_new9:DOT_Sel3.ot3==>:UDB_Array:PortAdapter9:inputMux1.pinIn_3"
	switch ":UDB_Array:PortAdapter9:inputMux1.paOut_3==>:ioport10:hsiomOut3.fixedIn3_DSI_GPIO"
	switch ":ioport10:hsiomOut3.hsiomOut3==>:ioport10:smartio_mux_in3.direct_out"
	switch ":ioport10:smartio_mux_in3.smartio_mux_in==>:ioport10:pin3.pin_input"
	term   ":ioport10:pin3.pin_input"
end Net_86_3
net Net_86_4
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_4==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[4].p_out_4"
	switch ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[4].out_4==>:UDB_Array:UDBroute4:LHO_Sel76.11"
	switch ":UDB_Array:UDBroute4:LHO_Sel76.lho76==>:UDB_Array:UDBroute4:LVO_Sel11.6"
	switch ":UDB_Array:UDBroute4:LVO_Sel11.vo11==>:UDB_Array:DSI_new10:LVO_Sel11.15"
	switch ":UDB_Array:DSI_new10:LVO_Sel11.vo11==>:UDB_Array:DSI_new10:LHO_Sel12.13"
	switch ":UDB_Array:DSI_new10:LHO_Sel12.lho12==>:UDB_Array:DSI_new10:RHO_Sel12.1"
	switch ":UDB_Array:DSI_new10:RHO_Sel12.rho12==>:UDB_Array:DSI_new9:LHO_Sel12.0"
	switch ":UDB_Array:DSI_new9:LHO_Sel12.lho12==>:UDB_Array:DSI_new9:DOT_Sel6.8"
	switch ":UDB_Array:DSI_new9:DOT_Sel6.ot6==>:UDB_Array:PortAdapter9:inputMux2.pinIn_6"
	switch ":UDB_Array:PortAdapter9:inputMux2.paOut_4==>:ioport10:hsiomOut4.fixedIn4_DSI_GPIO"
	switch ":ioport10:hsiomOut4.hsiomOut4==>:ioport10:smartio_mux_in4.direct_out"
	switch ":ioport10:smartio_mux_in4.smartio_mux_in==>:ioport10:pin4.pin_input"
	term   ":ioport10:pin4.pin_input"
end Net_86_4
net Net_86_5
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_5"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_5==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[5].p_out_5"
	switch ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[5].out_5==>:UDB_Array:UDBroute4:LHO_Sel58.11"
	switch ":UDB_Array:UDBroute4:LHO_Sel58.lho58==>:UDB_Array:UDBroute4:RHO_Sel58.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel58.rho58==>:UDB_Array:UDBroute3:LHO_Sel58.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel58.lho58==>:UDB_Array:UDBroute3:RHO_Sel58.1"
	switch ":UDB_Array:UDBroute3:RHO_Sel58.rho58==>:UDB_Array:UDBroute3:RVO_Sel4.4"
	switch ":UDB_Array:UDBroute3:RVO_Sel4.vo20==>:UDB_Array:DSI_new9:RVO_Sel4.31"
	switch ":UDB_Array:DSI_new9:RVO_Sel4.vo20==>:UDB_Array:DSI_new9:LHO_Sel31.14"
	switch ":UDB_Array:DSI_new9:LHO_Sel31.lho31==>:UDB_Array:DSI_new9:DOT_Sel4.2"
	switch ":UDB_Array:DSI_new9:DOT_Sel4.ot4==>:UDB_Array:PortAdapter9:inputMux2.pinIn_4"
	switch ":UDB_Array:PortAdapter9:inputMux2.paOut_5==>:ioport10:hsiomOut5.fixedIn5_DSI_GPIO"
	switch ":ioport10:hsiomOut5.hsiomOut5==>:ioport10:smartio_mux_in5.direct_out"
	switch ":ioport10:smartio_mux_in5.smartio_mux_in==>:ioport10:pin5.pin_input"
	term   ":ioport10:pin5.pin_input"
end Net_86_5
net Net_86_6
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_6"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_6==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[6].p_out_6"
	switch ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[6].out_6==>:UDB_Array:UDBroute4:LHO_Sel64.11"
	switch ":UDB_Array:UDBroute4:LHO_Sel64.lho64==>:UDB_Array:UDBroute4:RHO_Sel64.1"
	switch ":UDB_Array:UDBroute4:RHO_Sel64.rho64==>:UDB_Array:UDBroute3:LHO_Sel64.0"
	switch ":UDB_Array:UDBroute3:LHO_Sel64.lho64==>:UDB_Array:UDBroute3:LVO_Sel2.5"
	switch ":UDB_Array:UDBroute3:LVO_Sel2.vo2==>:UDB_Array:DSI_new9:LVO_Sel2.15"
	switch ":UDB_Array:DSI_new9:LVO_Sel2.vo2==>:UDB_Array:DSI_new9:LHO_Sel25.13"
	switch ":UDB_Array:DSI_new9:LHO_Sel25.lho25==>:UDB_Array:DSI_new9:DOT_Sel7.18"
	switch ":UDB_Array:DSI_new9:DOT_Sel7.ot7==>:UDB_Array:PortAdapter9:inputMux2.pinIn_7"
	switch ":UDB_Array:PortAdapter9:inputMux2.paOut_6==>:ioport10:hsiomOut6.fixedIn6_DSI_GPIO"
	switch ":ioport10:hsiomOut6.hsiomOut6==>:ioport10:smartio_mux_in6.direct_out"
	switch ":ioport10:smartio_mux_in6.smartio_mux_in==>:ioport10:pin6.pin_input"
	term   ":ioport10:pin6.pin_input"
end Net_86_6
net Net_86_7
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_7"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.p_out_7==>:UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[7].p_out_7"
	switch ":UDB_Array:udb@[UDB=(0,1)]:StatusControl:permute_control[7].out_7==>:UDB_Array:UDBroute4:LHO_Sel70.11"
	switch ":UDB_Array:UDBroute4:LHO_Sel70.lho70==>:UDB_Array:UDBroute4:LVO_Sel15.5"
	switch ":UDB_Array:UDBroute4:LVO_Sel15.vo15==>:UDB_Array:DSI_new4:LVO_Sel15.15"
	switch ":UDB_Array:DSI_new4:LVO_Sel15.vo15==>:UDB_Array:DSI_new4:LHO_Sel0.13"
	switch ":UDB_Array:DSI_new4:LHO_Sel0.lho0==>:UDB_Array:DSI_new3:LHO_Sel0.15"
	switch ":UDB_Array:DSI_new3:LHO_Sel0.lho0==>:UDB_Array:DSI_new3:DOT_Sel5.8"
	switch ":UDB_Array:DSI_new3:DOT_Sel5.ot5==>:UDB_Array:PortAdapter3:inputMux2.pinIn_5"
	switch ":UDB_Array:PortAdapter3:inputMux2.paOut_6==>:ioport5:hsiomOut6.fixedIn6_DSI_GPIO"
	switch ":ioport5:hsiomOut6.hsiomOut6==>:ioport5:smartio_mux_in6.direct_out"
	switch ":ioport5:smartio_mux_in6.smartio_mux_in==>:ioport5:pin6.pin_input"
	term   ":ioport5:pin6.pin_input"
end Net_86_7
net Net_93
	term   ":SCBcontainer:SCB[5].spi_miso"
	switch ":SCBcontainer:SCB[5].spi_miso==>:ioport5:hsiomOut1.fixedIn1_ACT_8"
	switch ":ioport5:hsiomOut1.hsiomOut1==>:ioport5:smartio_mux_in1.direct_out"
	switch ":ioport5:smartio_mux_in1.smartio_mux_in==>:ioport5:pin1.pin_input"
	term   ":ioport5:pin1.pin_input"
end Net_93
net Net_94
	term   ":SCBcontainer:SCB[5].spi_mosi"
	switch ":SCBcontainer:SCB[5].spi_mosi==>:ioport5:hsiomOut0.fixedIn0_ACT_8"
	switch ":ioport5:hsiomOut0.hsiomOut0==>:ioport5:smartio_mux_in0.direct_out"
	switch ":ioport5:smartio_mux_in0.smartio_mux_in==>:ioport5:pin0.pin_input"
	term   ":ioport5:pin0.pin_input"
end Net_94
net Net_95
	term   ":SCBcontainer:SCB[5].spi_clk"
	switch ":SCBcontainer:SCB[5].spi_clk==>:ioport5:hsiomOut2.fixedIn2_ACT_8"
	switch ":ioport5:hsiomOut2.hsiomOut2==>:ioport5:smartio_mux_in2.direct_out"
	switch ":ioport5:smartio_mux_in2.smartio_mux_in==>:ioport5:pin2.pin_input"
	term   ":ioport5:pin2.pin_input"
end Net_95
net Net_96
	term   ":SCBcontainer:SCB[5].spi_select_0"
	switch ":SCBcontainer:SCB[5].spi_select_0==>:SCBcontainer:SCB[5]_ss_permute.in_0"
	switch ":SCBcontainer:SCB[5]_ss_permute.out_0==>:SCBcontainer:SCB[5]_ss_permute.out_0_limit"
	switch ":SCBcontainer:SCB[5]_ss_permute.out_0_limit==>:ioport5:hsiomOut3.fixedIn3_ACT_8"
	switch ":ioport5:hsiomOut3.hsiomOut3==>:ioport5:smartio_mux_in3.direct_out"
	switch ":ioport5:smartio_mux_in3.smartio_mux_in==>:ioport5:pin3.pin_input"
	term   ":ioport5:pin3.pin_input"
end Net_96
net \I2C_MASTER:clock_wire_ff1\
	term   ":Clockcontainer:Clock[0].ff_div_2"
	switch ":Clockcontainer:Clock[0].ff_div_2==>:Clockcontainer:ff_permute.ff_div_2"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_2==>:SCBcontainer:SCB[2].clock"
	term   ":SCBcontainer:SCB[2].clock"
end \I2C_MASTER:clock_wire_ff1\
net \I2C_MASTER:intr_wire\
	term   ":SCBcontainer:SCB[2].interrupt"
	switch ":SCBcontainer:SCB[2].interrupt==>:intc_0:interrupt43.interrupt"
	term   ":intc_0:interrupt43.interrupt"
end \I2C_MASTER:intr_wire\
net \LCD_INTERFACE:cmd_not_full\
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.f0_bus_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.f0_bus_stat_comb==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.f0_bus_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.2==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.2_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.2_limit==>:UDB_Array:UDBroute4:LHO_Sel71.9"
	switch ":UDB_Array:UDBroute4:LHO_Sel71.lho71==>:UDB_Array:UDBroute4:TUI_Sel8.5"
	switch ":UDB_Array:UDBroute4:TUI_Sel8.tui8==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.8"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[2]_main_0==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[2].main_0"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[2].main_0"
end \LCD_INTERFACE:cmd_not_full\
net \LCD_INTERFACE:data_not_full\
	term   ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.f1_bus_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:datapathcell.f1_bus_stat_comb==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.f1_bus_stat_comb"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.4==>:UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.4_limit"
	switch ":UDB_Array:udb@[UDB=(0,1)]:DataPathWrapper:permute_output.4_limit==>:UDB_Array:UDBroute4:LHO_Sel83.8"
	switch ":UDB_Array:UDBroute4:LHO_Sel83.lho83==>:UDB_Array:UDBroute4:TUI_Sel2.7"
	switch ":UDB_Array:UDBroute4:TUI_Sel2.tui2==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_input.mc[2]_main_1==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[2].main_1"
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[2].main_1"
end \LCD_INTERFACE:data_not_full\
net \LCD_INTERFACE:full\
	term   ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[2].q"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:mc[2].q==>:UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[0].2"
	switch ":UDB_Array:udb@[UDB=(0,1)]:PLD[0]:permute_output[0].output_0==>:UDB_Array:UDBroute4:LHO_Sel66.3"
	switch ":UDB_Array:UDBroute4:LHO_Sel66.lho66==>:UDB_Array:UDBroute4:BUI_Sel30.4"
	switch ":UDB_Array:UDBroute4:BUI_Sel30.bui30==>:UDB_Array:udb@[UDB=(1,1)]:StatusControl:statuscell.status_0"
	term   ":UDB_Array:udb@[UDB=(1,1)]:StatusControl:statuscell.status_0"
end \LCD_INTERFACE:full\
net \SPIM:Net_847_ff0\
	term   ":Clockcontainer:Clock[0].ff_div_5"
	switch ":Clockcontainer:Clock[0].ff_div_5==>:Clockcontainer:ff_permute.ff_div_5"
	switch ":Clockcontainer:ff_permute.Clock[0]ff_div_5==>:SCBcontainer:SCB[5].clock"
	term   ":SCBcontainer:SCB[5].clock"
end \SPIM:Net_847_ff0\
