{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725168625397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725168625414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 01 14:30:25 2024 " "Processing started: Sun Sep 01 14:30:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725168625414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1725168625414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc de0_nano_ptmch -c DE0_Nano " "Command: quartus_drc de0_nano_ptmch -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1725168625414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1725168628400 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1725168629870 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1725168629870 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1725168630133 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1725168630217 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1725168630261 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_Nano.SDC " "Reading SDC File: 'DE0_Nano.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1725168630335 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Design Assistant" 0 -1 1725168630341 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1725168630409 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1725168630429 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc " "Reading SDC File: 'c:/users/suyama84/documents/fpga/de0_nano_ptmch/db/ip/de0_nano_system/submodules/de0_nano_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1725168630448 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZED_RESET" "Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized 1 " "(High) Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|resetrequest " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_nios2_oci_debug:the_de0_nano_system_cpu_cpu_nios2_oci_debug\|resetrequest\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 186 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639464 ""}  } {  } 1 308026 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1725168639464 ""}
{ "Critical Warning" "WDRC_IMPROPER_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains 2 1 " "(High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|pll_lock_sync " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|pll_lock_sync\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 150 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639467 ""}  } {  } 1 308067 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1725168639467 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "rtl/de0_nano_top.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/rtl/de0_nano_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639469 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1725168639469 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 2 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_rst:rst_inst\|PTMCH_RST_N " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_rst:rst_inst\|PTMCH_RST_N\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_rst.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_rst.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 11370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639472 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|prev_reset " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|prev_reset\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 269 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639472 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1725168639472 ""}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 14 " "(Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 14 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|TRG_PLS (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|TRG_PLS (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 611 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 11328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_sht (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_sht (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 485 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 11173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_cnt (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 438 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 11130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|WRSTAT_HIGH_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|WRSTAT_HIGH_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_chk (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_trg:trg_inst\|sr_inst_chk (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_trg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_trg.sv" 521 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 11300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|PRGEXCT_LOW_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|PRGEXCT_LOW_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3499 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|PRGEXCT_HIGH_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|PRGEXCT_HIGH_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3508 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|PDREAD_LOW_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|PDREAD_LOW_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3556 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|WRSTAT_LOW_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|WRSTAT_LOW_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3575 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|BLKERS_LOW_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|BLKERS_LOW_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3537 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|RDSTAT_LOW_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|RDSTAT_LOW_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3518 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|RDSTAT_HIGH_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|RDSTAT_HIGH_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3527 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|BLKERS_HIGH_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|BLKERS_HIGH_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3546 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""} { "Warning" "WDRC_NODES_WARNING" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|PDREAD_HIGH_ADDR (Bus) " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|PDREAD_HIGH_ADDR (Bus)\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 3565 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639477 ""}  } {  } 0 308071 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1725168639477 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 380 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 380 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|virtual_state_sdr~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:de0_nano_system_cpu_cpu_debug_slave_phy\|virtual_state_sdr~0\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 12388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 27619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 27618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 27699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|R_ctrl_ld " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|R_ctrl_ld\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3358 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|F_valid~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|F_valid~0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3313 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 13421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|W_valid " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|W_valid\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3457 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|E_new_inst " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|E_new_inst\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst~clkctrl " "Node  \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst~clkctrl\"" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst " "Node  \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst\"" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|merged_reset~0clkctrl " "Node  \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|merged_reset~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 791 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 27648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 791 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 27647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|de0_nano_system_cpu_cpu_debug_slave_wrapper:the_de0_nano_system_cpu_cpu_debug_slave_wrapper\|de0_nano_system_cpu_cpu_debug_slave_sysclk:the_de0_nano_system_cpu_cpu_debug_slave_sysclk\|update_jdo_strobe\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu_debug_slave_sysclk.v" 82 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|Selector42~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|Selector42~0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 444 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 12450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|WideOr14~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|WideOr14~0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 444 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 12446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|init_done " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|init_done\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 242 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|m_state.000000001 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|m_state.000000001\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|m_state.000010000 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|m_state.000010000\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 250 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module\|entry_0\[42\]~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_sdram:sdram\|de0_nano_system_sdram_input_efifo_module:the_de0_nano_system_sdram_input_efifo_module\|entry_0\[42\]~0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_sdram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 12443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|data_reg~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|data_reg~0\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 12706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|use_reg " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\|use_reg\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_width_adapter.sv" 308 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|altera_merlin_arbitrator:arb\|grant\[0\]~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004\|altera_merlin_arbitrator:arb\|grant\[0\]~0\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_arbitrator.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 12432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|E_alu_sub " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|E_alu_sub\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3099 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|address\[8\] " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|de0_nano_system_cpu_cpu_nios2_oci:the_de0_nano_system_cpu_cpu_nios2_oci\|address\[8\]\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 2721 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 1942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\|src1_valid~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|de0_nano_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\|src1_valid~0\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_mm_interconnect_0_rsp_demux_001.sv" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 12863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\|wait_latency_counter~0 " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\|wait_latency_counter~0\"" {  } { { "de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_merlin_slave_translator.sv" 295 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 12422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|D_iw\[4\] " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_cpu:cpu\|de0_nano_system_cpu_cpu:cpu\|D_iw\[4\]\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_cpu_cpu.v" 3949 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 2295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639490 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1725168639490 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1725168639490 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[0\]~clkctrl\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|merged_reset~0clkctrl " "Node  \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller\|merged_reset~0clkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[1\]~clkctrl " "Node  \"de0_nano_system:u0_inst\|de0_nano_system_altpll_0:altpll_0\|de0_nano_system_altpll_0_altpll_gma2:sd1\|wire_pll7_clk\[1\]~clkctrl\"" {  } { { "de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/de0_nano_system_altpll_0.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst~clkctrl " "Node  \"de0_nano_system:u0_inst\|altera_reset_controller:rst_controller_002\|r_sync_rst~clkctrl\"" {  } { { "de0_nano_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|always272~191 " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|always272~191\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 14895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[11\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[11\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[13\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[13\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[19\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[19\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[22\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[22\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[14\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[14\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[20\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[20\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[4\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[4\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[17\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[17\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[16\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[16\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[12\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[12\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[15\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[15\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[9\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[9\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[8\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[8\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[18\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[18\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[10\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[10\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[21\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[21\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[23\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[23\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[7\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[7\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[1\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[1\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[2\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[2\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[3\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[3\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[0\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[0\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[5\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[5\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[6\] " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_reg:reg_inst\|sr_page_paddr_buf\[6\]\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_reg.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_reg.sv" 405 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 9319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_NODES_INFO" " de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_rst:rst_inst\|PTMCH_RST_N~clkctrl " "Node  \"de0_nano_system:u0_inst\|ptmch_top:trg_pls_component_0\|ptmch_rst:rst_inst\|PTMCH_RST_N~clkctrl\"" {  } { { "de0_nano_system/synthesis/submodules/ptmch_rst.sv" "" { Text "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/de0_nano_system/synthesis/submodules/ptmch_rst.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/suyama84/Documents/fpga/de0_nano_ptmch/" { { 0 { 0 ""} 0 28139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1725168639519 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1725168639519 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1725168639519 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "430 19 " "Design Assistant information: finished post-fitting analysis of current design -- generated 430 information messages and 19 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1725168639525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 26 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725168639984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 01 14:30:39 2024 " "Processing ended: Sun Sep 01 14:30:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725168639984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725168639984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725168639984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1725168639984 ""}
