0.7
2020.2
Oct 19 2021
03:16:22
H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,1699214195,verilog,,,,blk_mem_gen_0,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/Disp_Counter.sv,1698960205,systemVerilog,,H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/VRAM.sv,,Disp_Counter,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/VRAM.sv,1699214632,systemVerilog,,H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv,,VRAM,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/tb.sv,1698960124,systemVerilog,,,,tb,,uvm,,,,,,
H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/top.sv,1699213582,systemVerilog,,H:/Senior-Project-2023/SENIOR_PROJECT/New_Vram/New_Vram.srcs/sources_1/new/tb.sv,,top,,uvm,,,,,,
