{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 21:11:16 2016 " "Info: Processing started: Mon Dec 19 21:11:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CCU -c CCU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CCU -c CCU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 664 88 256 680 "clk_in" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] ron_num\[1\] clk_in 7.365 ns register " "Info: tsu for register \"lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"ron_num\[1\]\", clock pin = \"clk_in\") is 7.365 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.752 ns + Longest pin register " "Info: + Longest pin to register delay is 9.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ron_num\[1\] 1 PIN PIN_24 45 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_24; Fanout = 45; PIN Node = 'ron_num\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_num[1] } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 384 88 256 400 "ron_num\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.030 ns) + CELL(0.438 ns) 7.320 ns lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\|w_anode31w\[3\]~0 2 COMB LCCOMB_X26_Y11_N2 8 " "Info: 2: + IC(6.030 ns) + CELL(0.438 ns) = 7.320 ns; Loc. = LCCOMB_X26_Y11_N2; Fanout = 8; COMB Node = 'lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\|w_anode31w\[3\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { ron_num[1] lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode31w[3]~0 } "NODE_NAME" } } { "db/decode_c8f.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/decode_c8f.tdf" 42 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(0.660 ns) 9.752 ns lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X18_Y5_N1 1 " "Info: 3: + IC(1.772 ns) + CELL(0.660 ns) = 9.752 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 1; REG Node = 'lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.432 ns" { lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode31w[3]~0 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.950 ns ( 20.00 % ) " "Info: Total cell delay = 1.950 ns ( 20.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.802 ns ( 80.00 % ) " "Info: Total interconnect delay = 7.802 ns ( 80.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.752 ns" { ron_num[1] lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode31w[3]~0 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.752 ns" { ron_num[1] {} ron_num[1]~combout {} lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode31w[3]~0 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 6.030ns 1.772ns } { 0.000ns 0.852ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.351 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.351 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 664 88 256 680 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 664 88 256 680 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.537 ns) 2.351 ns lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X18_Y5_N1 1 " "Info: 3: + IC(0.703 ns) + CELL(0.537 ns) = 2.351 ns; Loc. = LCFF_X18_Y5_N1; Fanout = 1; REG Node = 'lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { clk_in~clkctrl lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.91 % ) " "Info: Total cell delay = 1.526 ns ( 64.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.825 ns ( 35.09 % ) " "Info: Total interconnect delay = 0.825 ns ( 35.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { clk_in clk_in~clkctrl lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.122ns 0.703ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.752 ns" { ron_num[1] lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode31w[3]~0 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.752 ns" { ron_num[1] {} ron_num[1]~combout {} lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_c8f:auto_generated|w_anode31w[3]~0 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 6.030ns 1.772ns } { 0.000ns 0.852ns 0.438ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { clk_in clk_in~clkctrl lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.351 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.122ns 0.703ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in DataOut\[1\] lpm_dff0:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\] 12.264 ns register " "Info: tco from clock \"clk_in\" to destination pin \"DataOut\[1\]\" through register \"lpm_dff0:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 12.264 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.365 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.365 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 664 88 256 680 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 664 88 256 680 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.537 ns) 2.365 ns lpm_dff0:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X17_Y10_N3 1 " "Info: 3: + IC(0.717 ns) + CELL(0.537 ns) = 2.365 ns; Loc. = LCFF_X17_Y10_N3; Fanout = 1; REG Node = 'lpm_dff0:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { clk_in~clkctrl lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.52 % ) " "Info: Total cell delay = 1.526 ns ( 64.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.839 ns ( 35.48 % ) " "Info: Total interconnect delay = 0.839 ns ( 35.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_in clk_in~clkctrl lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.649 ns + Longest register pin " "Info: + Longest register to pin delay is 9.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X17_Y10_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y10_N3; Fanout = 1; REG Node = 'lpm_dff0:inst19\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.416 ns) 0.731 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~48 2 COMB LCCOMB_X17_Y10_N24 1 " "Info: 2: + IC(0.315 ns) + CELL(0.416 ns) = 0.731 ns; Loc. = LCCOMB_X17_Y10_N24; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 } "NODE_NAME" } } { "db/mux_r4e.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/mux_r4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.416 ns) 2.100 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~49 3 COMB LCCOMB_X15_Y9_N24 1 " "Info: 3: + IC(0.953 ns) + CELL(0.416 ns) = 2.100 ns; Loc. = LCCOMB_X15_Y9_N24; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 } "NODE_NAME" } } { "db/mux_r4e.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/mux_r4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.437 ns) 3.996 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~52 4 COMB LCCOMB_X26_Y7_N16 1 " "Info: 4: + IC(1.459 ns) + CELL(0.437 ns) = 3.996 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 } "NODE_NAME" } } { "db/mux_r4e.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/mux_r4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 4.705 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~55 5 COMB LCCOMB_X26_Y7_N6 1 " "Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 4.705 ns; Loc. = LCCOMB_X26_Y7_N6; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 } "NODE_NAME" } } { "db/mux_r4e.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/mux_r4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(2.798 ns) 9.649 ns DataOut\[1\] 6 PIN PIN_133 0 " "Info: 6: + IC(2.146 ns) + CELL(2.798 ns) = 9.649 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'DataOut\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 DataOut[1] } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 216 1144 1320 232 "DataOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.505 ns ( 46.69 % ) " "Info: Total cell delay = 4.505 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.144 ns ( 53.31 % ) " "Info: Total interconnect delay = 5.144 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.649 ns" { lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 DataOut[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.649 ns" { lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 {} DataOut[1] {} } { 0.000ns 0.315ns 0.953ns 1.459ns 0.271ns 2.146ns } { 0.000ns 0.416ns 0.416ns 0.437ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.365 ns" { clk_in clk_in~clkctrl lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.365 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.122ns 0.717ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.649 ns" { lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 DataOut[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.649 ns" { lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 {} DataOut[1] {} } { 0.000ns 0.315ns 0.953ns 1.459ns 0.271ns 2.146ns } { 0.000ns 0.416ns 0.416ns 0.437ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ron_num\[1\] DataOut\[1\] 16.023 ns Longest " "Info: Longest tpd from source pin \"ron_num\[1\]\" to destination pin \"DataOut\[1\]\" is 16.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ron_num\[1\] 1 PIN PIN_24 45 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_24; Fanout = 45; PIN Node = 'ron_num\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ron_num[1] } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 384 88 256 400 "ron_num\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.840 ns) + CELL(0.413 ns) 7.105 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~48 2 COMB LCCOMB_X17_Y10_N24 1 " "Info: 2: + IC(5.840 ns) + CELL(0.413 ns) = 7.105 ns; Loc. = LCCOMB_X17_Y10_N24; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.253 ns" { ron_num[1] lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 } "NODE_NAME" } } { "db/mux_r4e.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/mux_r4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.416 ns) 8.474 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~49 3 COMB LCCOMB_X15_Y9_N24 1 " "Info: 3: + IC(0.953 ns) + CELL(0.416 ns) = 8.474 ns; Loc. = LCCOMB_X15_Y9_N24; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 } "NODE_NAME" } } { "db/mux_r4e.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/mux_r4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.437 ns) 10.370 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~52 4 COMB LCCOMB_X26_Y7_N16 1 " "Info: 4: + IC(1.459 ns) + CELL(0.437 ns) = 10.370 ns; Loc. = LCCOMB_X26_Y7_N16; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 } "NODE_NAME" } } { "db/mux_r4e.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/mux_r4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 11.079 ns lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~55 5 COMB LCCOMB_X26_Y7_N6 1 " "Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 11.079 ns; Loc. = LCCOMB_X26_Y7_N6; Fanout = 1; COMB Node = 'lpm_mux1:inst26\|lpm_mux:lpm_mux_component\|mux_r4e:auto_generated\|result_node\[1\]~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 } "NODE_NAME" } } { "db/mux_r4e.tdf" "" { Text "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/db/mux_r4e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(2.798 ns) 16.023 ns DataOut\[1\] 6 PIN PIN_133 0 " "Info: 6: + IC(2.146 ns) + CELL(2.798 ns) = 16.023 ns; Loc. = PIN_133; Fanout = 0; PIN Node = 'DataOut\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.944 ns" { lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 DataOut[1] } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 216 1144 1320 232 "DataOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.354 ns ( 33.41 % ) " "Info: Total cell delay = 5.354 ns ( 33.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.669 ns ( 66.59 % ) " "Info: Total interconnect delay = 10.669 ns ( 66.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.023 ns" { ron_num[1] lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 DataOut[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.023 ns" { ron_num[1] {} ron_num[1]~combout {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~48 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~49 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~52 {} lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_r4e:auto_generated|result_node[1]~55 {} DataOut[1] {} } { 0.000ns 0.000ns 5.840ns 0.953ns 1.459ns 0.271ns 2.146ns } { 0.000ns 0.852ns 0.413ns 0.416ns 0.437ns 0.438ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[5\] dataIn\[5\] clk_in 0.652 ns register " "Info: th for register \"lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"dataIn\[5\]\", clock pin = \"clk_in\") is 0.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.349 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 664 88 256 680 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.122 ns) + CELL(0.000 ns) 1.111 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 96 " "Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 96; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.122 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 664 88 256 680 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.537 ns) 2.349 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X25_Y7_N9 1 " "Info: 3: + IC(0.701 ns) + CELL(0.537 ns) = 2.349 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { clk_in~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 64.96 % ) " "Info: Total cell delay = 1.526 ns ( 64.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 35.04 % ) " "Info: Total interconnect delay = 0.823 ns ( 35.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clk_in clk_in~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.122ns 0.701ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.963 ns - Shortest pin register " "Info: - Shortest pin to register delay is 1.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns dataIn\[5\] 1 PIN PIN_89 12 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_89; Fanout = 12; PIN Node = 'dataIn\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dataIn[5] } "NODE_NAME" } } { "RONs.bdf" "" { Schematic "D:/StudFiles/—Ë‘Œ/ ”–—Œ¬Œ…/¬ –¿¡Œ“≈/ÀÓÈÍÓ/ ÛÒÓ‚ÓÈ —»‘Œ ¬26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { { 0 216 384 16 "dataIn\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.598 ns) + CELL(0.366 ns) 1.963 ns lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[5\] 2 REG LCFF_X25_Y7_N9 1 " "Info: 2: + IC(0.598 ns) + CELL(0.366 ns) = 1.963 ns; Loc. = LCFF_X25_Y7_N9; Fanout = 1; REG Node = 'lpm_dff0:inst21\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { dataIn[5] lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 69.54 % ) " "Info: Total cell delay = 1.365 ns ( 69.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.598 ns ( 30.46 % ) " "Info: Total interconnect delay = 0.598 ns ( 30.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { dataIn[5] lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.963 ns" { dataIn[5] {} dataIn[5]~combout {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.598ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { clk_in clk_in~clkctrl lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.349 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.122ns 0.701ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.963 ns" { dataIn[5] lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.963 ns" { dataIn[5] {} dataIn[5]~combout {} lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.598ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 21:11:16 2016 " "Info: Processing ended: Mon Dec 19 21:11:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
