set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {divisor_sinal.vho divisor_sinal_vhd.sdo}}
	{{"Fast Model"} {divisor_sinal_fast.vho divisor_sinal_vhd_fast.sdo}}
}
