<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669659640006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669659640007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 15:20:39 2022 " "Processing started: Mon Nov 28 15:20:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669659640007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669659640007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669659640007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669659640415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669659640415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testador_paridade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testador_paridade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testador_paridade-rtl " "Found design unit 1: testador_paridade-rtl" {  } { { "testador_paridade.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/testador_paridade.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649765 ""} { "Info" "ISGN_ENTITY_NAME" "1 testador_paridade " "Found entity 1: testador_paridade" {  } { { "testador_paridade.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/testador_paridade.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_angulos_128x24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_angulos_128x24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_angulos_128x24-rom_arch " "Found design unit 1: rom_angulos_128x24-rom_arch" {  } { { "rom_angulos_128x24.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rom_angulos_128x24.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649767 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_angulos_128x24 " "Found entity 1: rom_angulos_128x24" {  } { { "rom_angulos_128x24.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rom_angulos_128x24.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8n2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2_fd-tx_serial_8N2_fd_arch " "Found design unit 1: tx_serial_8N2_fd-tx_serial_8N2_fd_arch" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2_fd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649770 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2_fd " "Found entity 1: tx_serial_8N2_fd" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2-tx_serial_8N2_arch " "Found design unit 1: tx_serial_8N2-tx_serial_8N2_arch" {  } { { "tx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649772 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2 " "Found entity 1: tx_serial_8N2" {  } { { "tx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8n2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2_fd-rx_serial_8N2_fd_arch " "Found design unit 1: rx_serial_8N2_fd-rx_serial_8N2_fd_arch" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649774 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2_fd " "Found entity 1: rx_serial_8N2_fd" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8n2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8n2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2-rx_serial_8N2_arch " "Found design unit 1: rx_serial_8N2-rx_serial_8N2_arch" {  } { { "rx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649776 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2 " "Found entity 1: rx_serial_8N2" {  } { { "rx_serial_8N2.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "tx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_tick_uc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649778 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_tick_uc.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_ff-behavioral " "Found design unit 1: sr_ff-behavioral" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sr_ff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649780 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_ff " "Found entity 1: sr_ff" {  } { { "sr_ff.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sr_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_uc-rx_serial_uc_arch " "Found design unit 1: rx_serial_uc-rx_serial_uc_arch" {  } { { "rx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_tick_uc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649782 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_uc " "Found entity 1: rx_serial_uc" {  } { { "rx_serial_tick_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_tick_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/registrador_n.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649784 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/registrador_n.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_n-arch_mux_4x1_n " "Found design unit 1: mux_4x1_n-arch_mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/mux_4x1_n.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649786 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/mux_4x1_n.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-comportamental " "Found design unit 1: hex7seg-comportamental" {  } { { "hex7seg.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/hex7seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649788 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/hex7seg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pulso-fsm_arch " "Found design unit 1: gerador_pulso-fsm_arch" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/gerador_pulso.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649790 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/gerador_pulso.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector_descida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector_descida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector_descida-Behavioral " "Found design unit 1: edge_detector_descida-Behavioral" {  } { { "edge_detector_descida.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/edge_detector_descida.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649792 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_descida " "Found entity 1: edge_detector_descida" {  } { { "edge_detector_descida.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/edge_detector_descida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Behavioral " "Found design unit 1: edge_detector-Behavioral" {  } { { "edge_detector.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/edge_detector.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649794 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/edge_detector.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/deslocador_n.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649796 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/deslocador_n.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_servo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_servo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo_3-controle_servo_3_arch " "Found design unit 1: controle_servo_3-controle_servo_3_arch" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649799 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_3 " "Found entity 1: controle_servo_3" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorg_updown_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorg_updown_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorg_updown_m-comportamental " "Found design unit 1: contadorg_updown_m-comportamental" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/contadorg_updown_m.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649800 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "contadorg_updown_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/contadorg_updown_m.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "contador_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/contador_m.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649803 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/contador_m.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_uc-sagarana_uc_arch " "Found design unit 1: sagarana_uc-sagarana_uc_arch" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_uc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649805 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_uc " "Found entity 1: sagarana_uc" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_fd-sagarana_fd_arch " "Found design unit 1: sagarana_fd-sagarana_fd_arch" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649807 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_fd " "Found entity 1: sagarana_fd" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32-interface_esp32_arch " "Found design unit 1: interface_esp32-interface_esp32_arch" {  } { { "interface_esp32.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649809 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32 " "Found entity 1: interface_esp32" {  } { { "interface_esp32.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_fd-arch_interface_esp32_fd " "Found design unit 1: interface_esp32_fd-arch_interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_fd.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649811 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_fd " "Found entity 1: interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_uc-fsm_arch " "Found design unit 1: interface_esp32_uc-fsm_arch" {  } { { "interface_esp32_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649813 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_uc " "Found entity 1: interface_esp32_uc" {  } { { "interface_esp32_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_sagarana-sagarana_arch " "Found design unit 1: projeto_sagarana-sagarana_arch" {  } { { "sagarana.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649815 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_sagarana " "Found entity 1: projeto_sagarana" {  } { { "sagarana.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669659649815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669659649815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_sagarana " "Elaborating entity \"projeto_sagarana\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669659649861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sagarana_fd sagarana_fd:FD " "Elaborating entity \"sagarana_fd\" for hierarchy \"sagarana_fd:FD\"" {  } { { "sagarana.vhd" "FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649863 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "db_modo sagarana_fd.vhd(41) " "VHDL Signal Declaration warning at sagarana_fd.vhd(41): used implicit default value for signal \"db_modo\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669659649869 "|projeto_sagarana|sagarana_fd:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_db_posicao sagarana_fd.vhd(51) " "Verilog HDL or VHDL warning at sagarana_fd.vhd(51): object \"s_db_posicao\" assigned a value but never read" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669659649869 "|projeto_sagarana|sagarana_fd:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "estado_transmissor sagarana_fd.vhd(52) " "Verilog HDL or VHDL warning at sagarana_fd.vhd(52): object \"estado_transmissor\" assigned a value but never read" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669659649869 "|projeto_sagarana|sagarana_fd:FD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_iniciar sagarana_fd.vhd(468) " "Inferred latch for \"s_iniciar\" at sagarana_fd.vhd(468)" {  } { { "sagarana_fd.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 468 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669659649869 "|projeto_sagarana|sagarana_fd:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|registrador_n:REGISTRADOR " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|registrador_n:REGISTRADOR\"" {  } { { "sagarana_fd.vhd" "REGISTRADOR" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|contador_m:CONTPAUSA " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|contador_m:CONTPAUSA\"" {  } { { "sagarana_fd.vhd" "CONTPAUSA" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|contador_m:CONTPULA " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|contador_m:CONTPULA\"" {  } { { "sagarana_fd.vhd" "CONTPULA" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_servo_3 sagarana_fd:FD\|controle_servo_3:SM " "Elaborating entity \"controle_servo_3\" for hierarchy \"sagarana_fd:FD\|controle_servo_3:SM\"" {  } { { "sagarana_fd.vhd" "SM" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pwm controle_servo_3.vhd(50) " "VHDL Process Statement warning at controle_servo_3.vhd(50): signal \"s_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669659649874 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pwm controle_servo_3.vhd(51) " "VHDL Process Statement warning at controle_servo_3.vhd(51): signal \"s_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/controle_servo_3.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669659649874 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_updown_m sagarana_fd:FD\|contadorg_updown_m:CONTPOS " "Elaborating entity \"contadorg_updown_m\" for hierarchy \"sagarana_fd:FD\|contadorg_updown_m:CONTPOS\"" {  } { { "sagarana_fd.vhd" "CONTPOS" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_angulos_128x24 sagarana_fd:FD\|rom_angulos_128x24:ROM " "Elaborating entity \"rom_angulos_128x24\" for hierarchy \"sagarana_fd:FD\|rom_angulos_128x24:ROM\"" {  } { { "sagarana_fd.vhd" "ROM" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n sagarana_fd:FD\|mux_4x1_n:MUXPOS " "Elaborating entity \"mux_4x1_n\" for hierarchy \"sagarana_fd:FD\|mux_4x1_n:MUXPOS\"" {  } { { "sagarana_fd.vhd" "MUXPOS" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N2 sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR " "Elaborating entity \"tx_serial_8N2\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\"" {  } { { "sagarana_fd.vhd" "TRANSMISSOR" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_uc:U1_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_uc:U1_UC\"" {  } { { "tx_serial_8N2.vhd" "U1_UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N2_fd sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD " "Elaborating entity \"tx_serial_8N2_fd\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\"" {  } { { "tx_serial_8N2.vhd" "U2_FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "tx_serial_8N2_fd.vhd" "U1" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2_fd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|contador_m:U2\"" {  } { { "tx_serial_8N2_fd.vhd" "U2" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2_fd.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|contador_m:U3_TICK\"" {  } { { "tx_serial_8N2.vhd" "U3_TICK" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|edge_detector:U4_ED " "Elaborating entity \"edge_detector\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|edge_detector:U4_ED\"" {  } { { "tx_serial_8N2.vhd" "U4_ED" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/tx_serial_8N2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32 sagarana_fd:FD\|interface_esp32:interface " "Elaborating entity \"interface_esp32\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\"" {  } { { "sagarana_fd.vhd" "interface" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32_fd sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD " "Elaborating entity \"interface_esp32_fd\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\"" {  } { { "interface_esp32.vhd" "FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N2 sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR " "Elaborating entity \"rx_serial_8N2\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\"" {  } { { "interface_esp32_fd.vhd" "RECEPTOR" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_fd.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_uc sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_uc:U1_UC " "Elaborating entity \"rx_serial_uc\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_uc:U1_UC\"" {  } { { "rx_serial_8N2.vhd" "U1_UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N2_fd sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD " "Elaborating entity \"rx_serial_8N2_fd\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\"" {  } { { "rx_serial_8N2.vhd" "U2_FD" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "rx_serial_8N2_fd.vhd" "U1" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|contador_m:U2\"" {  } { { "rx_serial_8N2_fd.vhd" "U2" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3\"" {  } { { "rx_serial_8N2_fd.vhd" "U3" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2_fd.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|contador_m:U3_TICK\"" {  } { { "rx_serial_8N2.vhd" "U3_TICK" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/rx_serial_8N2.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|registrador_n:REG_U " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|registrador_n:REG_U\"" {  } { { "interface_esp32_fd.vhd" "REG_U" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32_fd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32_uc sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_uc:UC " "Elaborating entity \"interface_esp32_uc\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_uc:UC\"" {  } { { "interface_esp32.vhd" "UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/interface_esp32.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_ff sagarana_fd:FD\|sr_ff:flipflop_rs " "Elaborating entity \"sr_ff\" for hierarchy \"sagarana_fd:FD\|sr_ff:flipflop_rs\"" {  } { { "sagarana_fd.vhd" "flipflop_rs" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n sagarana_fd:FD\|mux_4x1_n:MUXHEX0 " "Elaborating entity \"mux_4x1_n\" for hierarchy \"sagarana_fd:FD\|mux_4x1_n:MUXHEX0\"" {  } { { "sagarana_fd.vhd" "MUXHEX0" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg sagarana_fd:FD\|hex7seg:hexa0 " "Elaborating entity \"hex7seg\" for hierarchy \"sagarana_fd:FD\|hex7seg:hexa0\"" {  } { { "sagarana_fd.vhd" "hexa0" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_fd.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sagarana_uc sagarana_uc:UC " "Elaborating entity \"sagarana_uc\" for hierarchy \"sagarana_uc:UC\"" {  } { { "sagarana.vhd" "UC" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669659649913 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iniciar sagarana_uc.vhd(43) " "VHDL Process Statement warning at sagarana_uc.vhd(43): signal \"iniciar\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sagarana_uc.vhd" "" { Text "C:/Users/izabe/OneDrive/Documentos/GitHub/Sagarana/sagarana/fpga/projeto_sagarana_restored/sagarana_uc.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669659649913 "|projeto_sagarana|sagarana_uc:UC"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1669659650035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669659650131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 15:20:50 2022 " "Processing ended: Mon Nov 28 15:20:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669659650131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669659650131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669659650131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669659650131 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669058469982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669058469982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 16:21:09 2022 " "Processing started: Mon Nov 21 16:21:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669058469982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058469982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_sagarana -c projeto_sagarana" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058469982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669058470155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669058470155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8N2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8N2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2_fd-tx_serial_8N2_fd_arch " "Found design unit 1: tx_serial_8N2_fd-tx_serial_8N2_fd_arch" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "/home/nic/sagarana/fpga/tx_serial_8N2_fd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475920 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2_fd " "Found entity 1: tx_serial_8N2_fd" {  } { { "tx_serial_8N2_fd.vhd" "" { Text "/home/nic/sagarana/fpga/tx_serial_8N2_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_8N2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_8N2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_8N2-tx_serial_8N2_arch " "Found design unit 1: tx_serial_8N2-tx_serial_8N2_arch" {  } { { "tx_serial_8N2.vhd" "" { Text "/home/nic/sagarana/fpga/tx_serial_8N2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475920 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_8N2 " "Found entity 1: tx_serial_8N2" {  } { { "tx_serial_8N2.vhd" "" { Text "/home/nic/sagarana/fpga/tx_serial_8N2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8N2_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8N2_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2_fd-rx_serial_8N2_fd_arch " "Found design unit 1: rx_serial_8N2_fd-rx_serial_8N2_fd_arch" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "/home/nic/sagarana/fpga/rx_serial_8N2_fd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475921 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2_fd " "Found entity 1: rx_serial_8N2_fd" {  } { { "rx_serial_8N2_fd.vhd" "" { Text "/home/nic/sagarana/fpga/rx_serial_8N2_fd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_8N2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_8N2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_8N2-rx_serial_8N2_arch " "Found design unit 1: rx_serial_8N2-rx_serial_8N2_arch" {  } { { "rx_serial_8N2.vhd" "" { Text "/home/nic/sagarana/fpga/rx_serial_8N2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475921 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_8N2 " "Found entity 1: rx_serial_8N2" {  } { { "rx_serial_8N2.vhd" "" { Text "/home/nic/sagarana/fpga/rx_serial_8N2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_serial_uc-tx_serial_uc_arch " "Found design unit 1: tx_serial_uc-tx_serial_uc_arch" {  } { { "tx_serial_tick_uc.vhd" "" { Text "/home/nic/sagarana/fpga/tx_serial_tick_uc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475921 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_tick_uc.vhd" "" { Text "/home/nic/sagarana/fpga/tx_serial_tick_uc.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_ff-behavioral " "Found design unit 1: sr_ff-behavioral" {  } { { "sr_ff.vhd" "" { Text "/home/nic/sagarana/fpga/sr_ff.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475922 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_ff " "Found entity 1: sr_ff" {  } { { "sr_ff.vhd" "" { Text "/home/nic/sagarana/fpga/sr_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_uc-sonar_uc_arch " "Found design unit 1: sonar_uc-sonar_uc_arch" {  } { { "sonar_uc.vhd" "" { Text "/home/nic/sagarana/fpga/sonar_uc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475922 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_uc " "Found entity 1: sonar_uc" {  } { { "sonar_uc.vhd" "" { Text "/home/nic/sagarana/fpga/sonar_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar_fd-sonar_fd_arch " "Found design unit 1: sonar_fd-sonar_fd_arch" {  } { { "sonar_fd.vhd" "" { Text "/home/nic/sagarana/fpga/sonar_fd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475923 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar_fd " "Found entity 1: sonar_fd" {  } { { "sonar_fd.vhd" "" { Text "/home/nic/sagarana/fpga/sonar_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonar-sonar_arch " "Found design unit 1: sonar-sonar_arch" {  } { { "sonar.vhd" "" { Text "/home/nic/sagarana/fpga/sonar.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475923 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonar " "Found entity 1: sonar" {  } { { "sonar.vhd" "" { Text "/home/nic/sagarana/fpga/sonar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_serial_tick_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_serial_tick_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_serial_uc-rx_serial_uc_arch " "Found design unit 1: rx_serial_uc-rx_serial_uc_arch" {  } { { "rx_serial_tick_uc.vhd" "" { Text "/home/nic/sagarana/fpga/rx_serial_tick_uc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475924 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_serial_uc " "Found entity 1: rx_serial_uc" {  } { { "rx_serial_tick_uc.vhd" "" { Text "/home/nic/sagarana/fpga/rx_serial_tick_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_angulos_8x24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_angulos_8x24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_angulos_16x24-rom_arch " "Found design unit 1: rom_angulos_16x24-rom_arch" {  } { { "rom_angulos_8x24.vhd" "" { Text "/home/nic/sagarana/fpga/rom_angulos_8x24.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475924 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_angulos_16x24 " "Found entity 1: rom_angulos_16x24" {  } { { "rom_angulos_8x24.vhd" "" { Text "/home/nic/sagarana/fpga/rom_angulos_8x24.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-registrador_n " "Found design unit 1: registrador_n-registrador_n" {  } { { "registrador_n.vhd" "" { Text "/home/nic/sagarana/fpga/registrador_n.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475924 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "/home/nic/sagarana/fpga/registrador_n.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8x1_n-behav " "Found design unit 1: mux_8x1_n-behav" {  } { { "mux_8x1_n.vhd" "" { Text "/home/nic/sagarana/fpga/mux_8x1_n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475925 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_n " "Found entity 1: mux_8x1_n" {  } { { "mux_8x1_n.vhd" "" { Text "/home/nic/sagarana/fpga/mux_8x1_n.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_n-arch_mux_4x1_n " "Found design unit 1: mux_4x1_n-arch_mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "/home/nic/sagarana/fpga/mux_4x1_n.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475925 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "mux_4x1_n.vhd" "" { Text "/home/nic/sagarana/fpga/mux_4x1_n.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg-comportamental " "Found design unit 1: hex7seg-comportamental" {  } { { "hex7seg.vhd" "" { Text "/home/nic/sagarana/fpga/hex7seg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475925 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.vhd" "" { Text "/home/nic/sagarana/fpga/hex7seg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pulso-fsm_arch " "Found design unit 1: gerador_pulso-fsm_arch" {  } { { "gerador_pulso.vhd" "" { Text "/home/nic/sagarana/fpga/gerador_pulso.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475926 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.vhd" "" { Text "/home/nic/sagarana/fpga/gerador_pulso.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector_descida.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector_descida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector_descida-Behavioral " "Found design unit 1: edge_detector_descida-Behavioral" {  } { { "edge_detector_descida.vhd" "" { Text "/home/nic/sagarana/fpga/edge_detector_descida.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475926 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector_descida " "Found entity 1: edge_detector_descida" {  } { { "edge_detector_descida.vhd" "" { Text "/home/nic/sagarana/fpga/edge_detector_descida.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-Behavioral " "Found design unit 1: edge_detector-Behavioral" {  } { { "edge_detector.vhd" "" { Text "/home/nic/sagarana/fpga/edge_detector.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475926 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/nic/sagarana/fpga/edge_detector.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador_n-deslocador_n_arch " "Found design unit 1: deslocador_n-deslocador_n_arch" {  } { { "deslocador_n.vhd" "" { Text "/home/nic/sagarana/fpga/deslocador_n.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475926 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.vhd" "" { Text "/home/nic/sagarana/fpga/deslocador_n.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_servo_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle_servo_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle_servo_3-controle_servo_3_arch " "Found design unit 1: controle_servo_3-controle_servo_3_arch" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475927 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle_servo_3 " "Found entity 1: controle_servo_3" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorg_updown_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorg_updown_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contadorg_updown_m-comportamental " "Found design unit 1: contadorg_updown_m-comportamental" {  } { { "contadorg_updown_m.vhd" "" { Text "/home/nic/sagarana/fpga/contadorg_updown_m.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475927 ""} { "Info" "ISGN_ENTITY_NAME" "1 contadorg_updown_m " "Found entity 1: contadorg_updown_m" {  } { { "contadorg_updown_m.vhd" "" { Text "/home/nic/sagarana/fpga/contadorg_updown_m.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_m-contador_m_arch " "Found design unit 1: contador_m-contador_m_arch" {  } { { "contador_m.vhd" "" { Text "/home/nic/sagarana/fpga/contador_m.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475927 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.vhd" "" { Text "/home/nic/sagarana/fpga/contador_m.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm_uc-contador_cm_uc_arch " "Found design unit 1: contador_cm_uc-contador_cm_uc_arch" {  } { { "contador_cm_uc.vhd" "" { Text "/home/nic/sagarana/fpga/contador_cm_uc.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475928 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "contador_cm_uc.vhd" "" { Text "/home/nic/sagarana/fpga/contador_cm_uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm_fd-contador_cm_fd_arch " "Found design unit 1: contador_cm_fd-contador_cm_fd_arch" {  } { { "contador_cm_fd.vhd" "" { Text "/home/nic/sagarana/fpga/contador_cm_fd.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475928 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "contador_cm_fd.vhd" "" { Text "/home/nic/sagarana/fpga/contador_cm_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_cm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_cm-contador_cm_arch " "Found design unit 1: contador_cm-contador_cm_arch" {  } { { "contador_cm.vhd" "" { Text "/home/nic/sagarana/fpga/contador_cm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475929 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "contador_cm.vhd" "" { Text "/home/nic/sagarana/fpga/contador_cm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd_3digitos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_bcd_3digitos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_bcd_3digitos-comportamental " "Found design unit 1: contador_bcd_3digitos-comportamental" {  } { { "contador_bcd_3digitos.vhd" "" { Text "/home/nic/sagarana/fpga/contador_bcd_3digitos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475929 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "contador_bcd_3digitos.vhd" "" { Text "/home/nic/sagarana/fpga/contador_bcd_3digitos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "analisa_m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file analisa_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 analisa_m-comportamental " "Found design unit 1: analisa_m-comportamental" {  } { { "analisa_m.vhd" "" { Text "/home/nic/sagarana/fpga/analisa_m.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475929 ""} { "Info" "ISGN_ENTITY_NAME" "1 analisa_m " "Found entity 1: analisa_m" {  } { { "analisa_m.vhd" "" { Text "/home/nic/sagarana/fpga/analisa_m.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_uc-sagarana_uc_arch " "Found design unit 1: sagarana_uc-sagarana_uc_arch" {  } { { "sagarana_uc.vhd" "" { Text "/home/nic/sagarana/fpga/sagarana_uc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475930 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_uc " "Found entity 1: sagarana_uc" {  } { { "sagarana_uc.vhd" "" { Text "/home/nic/sagarana/fpga/sagarana_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sagarana_fd-sagarana_fd_arch " "Found design unit 1: sagarana_fd-sagarana_fd_arch" {  } { { "sagarana_fd.vhd" "" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475930 ""} { "Info" "ISGN_ENTITY_NAME" "1 sagarana_fd " "Found entity 1: sagarana_fd" {  } { { "sagarana_fd.vhd" "" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32-interface_esp32_arch " "Found design unit 1: interface_esp32-interface_esp32_arch" {  } { { "interface_esp32.vhd" "" { Text "/home/nic/sagarana/fpga/interface_esp32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475931 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32 " "Found entity 1: interface_esp32" {  } { { "interface_esp32.vhd" "" { Text "/home/nic/sagarana/fpga/interface_esp32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_fd-arch_interface_esp32_fd " "Found design unit 1: interface_esp32_fd-arch_interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "/home/nic/sagarana/fpga/interface_esp32_fd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475931 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_fd " "Found entity 1: interface_esp32_fd" {  } { { "interface_esp32_fd.vhd" "" { Text "/home/nic/sagarana/fpga/interface_esp32_fd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_esp32_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface_esp32_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_esp32_uc-fsm_arch " "Found design unit 1: interface_esp32_uc-fsm_arch" {  } { { "interface_esp32_uc.vhd" "" { Text "/home/nic/sagarana/fpga/interface_esp32_uc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475931 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_esp32_uc " "Found entity 1: interface_esp32_uc" {  } { { "interface_esp32_uc.vhd" "" { Text "/home/nic/sagarana/fpga/interface_esp32_uc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sagarana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sagarana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_sagarana-sagarana_arch " "Found design unit 1: projeto_sagarana-sagarana_arch" {  } { { "sagarana.vhd" "" { Text "/home/nic/sagarana/fpga/sagarana.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475932 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_sagarana " "Found entity 1: projeto_sagarana" {  } { { "sagarana.vhd" "" { Text "/home/nic/sagarana/fpga/sagarana.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669058475932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058475932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_sagarana " "Elaborating entity \"projeto_sagarana\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669058475967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sagarana_fd sagarana_fd:FD " "Elaborating entity \"sagarana_fd\" for hierarchy \"sagarana_fd:FD\"" {  } { { "sagarana.vhd" "FD" { Text "/home/nic/sagarana/fpga/sagarana.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058475973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_db_posicao sagarana_fd.vhd(48) " "Verilog HDL or VHDL warning at sagarana_fd.vhd(48): object \"s_db_posicao\" assigned a value but never read" {  } { { "sagarana_fd.vhd" "" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669058475973 "|projeto_sagarana|sagarana_fd:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|contador_m:CONT2S " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|contador_m:CONT2S\"" {  } { { "sagarana_fd.vhd" "CONT2S" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058475982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_servo_3 sagarana_fd:FD\|controle_servo_3:SM " "Elaborating entity \"controle_servo_3\" for hierarchy \"sagarana_fd:FD\|controle_servo_3:SM\"" {  } { { "sagarana_fd.vhd" "SM" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058475985 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pwm controle_servo_3.vhd(50) " "VHDL Process Statement warning at controle_servo_3.vhd(50): signal \"s_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669058475986 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pwm controle_servo_3.vhd(51) " "VHDL Process Statement warning at controle_servo_3.vhd(51): signal \"s_pwm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669058475986 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorg_updown_m sagarana_fd:FD\|contadorg_updown_m:CONTPOS " "Elaborating entity \"contadorg_updown_m\" for hierarchy \"sagarana_fd:FD\|contadorg_updown_m:CONTPOS\"" {  } { { "sagarana_fd.vhd" "CONTPOS" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058475990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_angulos_16x24 sagarana_fd:FD\|rom_angulos_16x24:ROM " "Elaborating entity \"rom_angulos_16x24\" for hierarchy \"sagarana_fd:FD\|rom_angulos_16x24:ROM\"" {  } { { "sagarana_fd.vhd" "ROM" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058475992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n sagarana_fd:FD\|mux_4x1_n:MUXPOS " "Elaborating entity \"mux_4x1_n\" for hierarchy \"sagarana_fd:FD\|mux_4x1_n:MUXPOS\"" {  } { { "sagarana_fd.vhd" "MUXPOS" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058475994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N2 sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR " "Elaborating entity \"tx_serial_8N2\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\"" {  } { { "sagarana_fd.vhd" "TRANSMISSOR" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058475996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_uc:U1_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_uc:U1_UC\"" {  } { { "tx_serial_8N2.vhd" "U1_UC" { Text "/home/nic/sagarana/fpga/tx_serial_8N2.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058475998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_8N2_fd sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD " "Elaborating entity \"tx_serial_8N2_fd\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\"" {  } { { "tx_serial_8N2.vhd" "U2_FD" { Text "/home/nic/sagarana/fpga/tx_serial_8N2.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "tx_serial_8N2_fd.vhd" "U1" { Text "/home/nic/sagarana/fpga/tx_serial_8N2_fd.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|tx_serial_8N2_fd:U2_FD\|contador_m:U2\"" {  } { { "tx_serial_8N2_fd.vhd" "U2" { Text "/home/nic/sagarana/fpga/tx_serial_8N2_fd.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|contador_m:U3_TICK\"" {  } { { "tx_serial_8N2.vhd" "U3_TICK" { Text "/home/nic/sagarana/fpga/tx_serial_8N2.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|edge_detector:U4_ED " "Elaborating entity \"edge_detector\" for hierarchy \"sagarana_fd:FD\|tx_serial_8N2:TRANSMISSOR\|edge_detector:U4_ED\"" {  } { { "tx_serial_8N2.vhd" "U4_ED" { Text "/home/nic/sagarana/fpga/tx_serial_8N2.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32 sagarana_fd:FD\|interface_esp32:interface " "Elaborating entity \"interface_esp32\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\"" {  } { { "sagarana_fd.vhd" "interface" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32_fd sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD " "Elaborating entity \"interface_esp32_fd\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\"" {  } { { "interface_esp32.vhd" "FD" { Text "/home/nic/sagarana/fpga/interface_esp32.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N2 sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR " "Elaborating entity \"rx_serial_8N2\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\"" {  } { { "interface_esp32_fd.vhd" "RECEPTOR" { Text "/home/nic/sagarana/fpga/interface_esp32_fd.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_uc sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_uc:U1_UC " "Elaborating entity \"rx_serial_uc\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_uc:U1_UC\"" {  } { { "rx_serial_8N2.vhd" "U1_UC" { Text "/home/nic/sagarana/fpga/rx_serial_8N2.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_serial_8N2_fd sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD " "Elaborating entity \"rx_serial_8N2_fd\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\"" {  } { { "rx_serial_8N2.vhd" "U2_FD" { Text "/home/nic/sagarana/fpga/rx_serial_8N2.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|deslocador_n:U1\"" {  } { { "rx_serial_8N2_fd.vhd" "U1" { Text "/home/nic/sagarana/fpga/rx_serial_8N2_fd.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|contador_m:U2\"" {  } { { "rx_serial_8N2_fd.vhd" "U2" { Text "/home/nic/sagarana/fpga/rx_serial_8N2_fd.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|rx_serial_8N2_fd:U2_FD\|registrador_n:U3\"" {  } { { "rx_serial_8N2_fd.vhd" "U3" { Text "/home/nic/sagarana/fpga/rx_serial_8N2_fd.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|rx_serial_8N2:RECEPTOR\|contador_m:U3_TICK\"" {  } { { "rx_serial_8N2.vhd" "U3_TICK" { Text "/home/nic/sagarana/fpga/rx_serial_8N2.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|registrador_n:REG_U " "Elaborating entity \"registrador_n\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_fd:FD\|registrador_n:REG_U\"" {  } { { "interface_esp32_fd.vhd" "REG_U" { Text "/home/nic/sagarana/fpga/interface_esp32_fd.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_esp32_uc sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_uc:UC " "Elaborating entity \"interface_esp32_uc\" for hierarchy \"sagarana_fd:FD\|interface_esp32:interface\|interface_esp32_uc:UC\"" {  } { { "interface_esp32.vhd" "UC" { Text "/home/nic/sagarana/fpga/interface_esp32.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_ff sagarana_fd:FD\|sr_ff:flipflop_rs " "Elaborating entity \"sr_ff\" for hierarchy \"sagarana_fd:FD\|sr_ff:flipflop_rs\"" {  } { { "sagarana_fd.vhd" "flipflop_rs" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n sagarana_fd:FD\|mux_4x1_n:MUXHEX0 " "Elaborating entity \"mux_4x1_n\" for hierarchy \"sagarana_fd:FD\|mux_4x1_n:MUXHEX0\"" {  } { { "sagarana_fd.vhd" "MUXHEX0" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg sagarana_fd:FD\|hex7seg:hexa0 " "Elaborating entity \"hex7seg\" for hierarchy \"sagarana_fd:FD\|hex7seg:hexa0\"" {  } { { "sagarana_fd.vhd" "hexa0" { Text "/home/nic/sagarana/fpga/sagarana_fd.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sagarana_uc sagarana_uc:UC " "Elaborating entity \"sagarana_uc\" for hierarchy \"sagarana_uc:UC\"" {  } { { "sagarana.vhd" "UC" { Text "/home/nic/sagarana/fpga/sagarana.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476045 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sagarana_fd:FD\|sr_ff:flipflop_rs\|q " "Converted tri-state buffer \"sagarana_fd:FD\|sr_ff:flipflop_rs\|q\" feeding internal logic into a wire" {  } { { "sr_ff.vhd" "" { Text "/home/nic/sagarana/fpga/sr_ff.vhd" 8 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1669058476229 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1669058476229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669058476386 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~1 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[16\]~1\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~5 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[15\]~5\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~9 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[14\]~9\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~13 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[13\]~13\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~17 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[12\]~17\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~21 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[11\]~21\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~25 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[10\]~25\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~29 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[9\]~29\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~33 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[8\]~33\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~37 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[7\]~37\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~41 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[6\]~41\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~45 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[5\]~45\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~49 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[4\]~49\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~53 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[3\]~53\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\] sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~_emulated sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~57 " "Register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]\" is converted into an equivalent circuit using register \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~_emulated\" and latch \"sagarana_fd:FD\|controle_servo_3:SM\|largura_servo\[0\]~57\"" {  } { { "controle_servo_3.vhd" "" { Text "/home/nic/sagarana/fpga/controle_servo_3.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1669058476426 "|projeto_sagarana|sagarana_fd:FD|controle_servo_3:SM|largura_servo[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1669058476426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669058476607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669058476793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669058476877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669058476877 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sel_mode_serial " "No output dependent on input pin \"sel_mode_serial\"" {  } { { "sagarana.vhd" "" { Text "/home/nic/sagarana/fpga/sagarana.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669058476924 "|projeto_sagarana|sel_mode_serial"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669058476924 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "477 " "Implemented 477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669058476926 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669058476926 ""} { "Info" "ICUT_CUT_TM_LCELLS" "418 " "Implemented 418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669058476926 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669058476926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669058476935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 16:21:16 2022 " "Processing ended: Mon Nov 21 16:21:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669058476935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669058476935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669058476935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669058476935 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669058478037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669058478038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 16:21:17 2022 " "Processing started: Mon Nov 21 16:21:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669058478038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669058478038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projeto_sagarana -c projeto_sagarana " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projeto_sagarana -c projeto_sagarana" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669058478038 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669058478059 ""}
{ "Info" "0" "" "Project  = projeto_sagarana" {  } {  } 0 0 "Project  = projeto_sagarana" 0 0 "Fitter" 0 0 1669058478060 ""}
{ "Info" "0" "" "Revision = projeto_sagarana" {  } {  } 0 0 "Revision = projeto_sagarana" 0 0 "Fitter" 0 0 1669058478060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669058478149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669058478149 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projeto_sagarana 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"projeto_sagarana\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669058478152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669058478171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669058478171 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669058478381 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669058478404 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669058478442 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1669058482022 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 227 global CLKCTRL_G6 " "clock~inputCLKENA0 with 227 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1669058482092 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1669058482092 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058482092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669058482097 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669058482098 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669058482100 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669058482101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669058482101 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669058482102 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1669058494713 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_sagarana.sdc " "Synopsys Design Constraints File file not found: 'projeto_sagarana.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669058494714 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669058494714 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669058494720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1669058494720 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669058494720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669058494752 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669058494753 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669058494753 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058494789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669058496823 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1669058497019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058497895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669058498494 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669058499214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058499214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669058516083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "/home/nic/sagarana/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669058518838 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669058518838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669058522657 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669058522657 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058522658 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.67 " "Total time spent on timing analysis during the Fitter is 0.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669058524020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669058524034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669058524483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669058524484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669058524913 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669058527795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1601 " "Peak virtual memory: 1601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669058528198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 16:22:08 2022 " "Processing ended: Mon Nov 21 16:22:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669058528198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669058528198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669058528198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669058528198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669058529341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669058529341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 16:22:09 2022 " "Processing started: Mon Nov 21 16:22:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669058529341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669058529341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projeto_sagarana -c projeto_sagarana " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projeto_sagarana -c projeto_sagarana" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669058529342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669058529745 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669058531861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669058532026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 16:22:12 2022 " "Processing ended: Mon Nov 21 16:22:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669058532026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669058532026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669058532026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669058532026 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1669058532648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669058533160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669058533161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 16:22:13 2022 " "Processing started: Mon Nov 21 16:22:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669058533161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669058533161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projeto_sagarana -c projeto_sagarana " "Command: quartus_sta projeto_sagarana -c projeto_sagarana" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669058533161 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669058533187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669058533580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669058533580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058533601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058533601 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1669058533881 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projeto_sagarana.sdc " "Synopsys Design Constraints File file not found: 'projeto_sagarana.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669058533900 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058533900 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058533902 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1669058533902 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058533902 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669058533905 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058533905 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669058533905 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669058533910 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669058533926 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669058533926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.875 " "Worst-case setup slack is -4.875" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.875            -489.224 clock  " "   -4.875            -489.224 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.518             -44.939 reset  " "   -3.518             -44.939 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058533926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clock  " "    0.340               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 reset  " "    0.790               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058533928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.201 " "Worst-case recovery slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -440.774 clock  " "   -3.201            -440.774 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058533929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.697 " "Worst-case removal slack is 0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 clock  " "    0.697               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058533930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -205.173 clock  " "   -0.538            -205.173 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.032              -0.032 reset  " "   -0.032              -0.032 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058533931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058533931 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669058533936 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058533936 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669058533938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669058533964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669058548738 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058548806 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669058548810 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669058548810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.605 " "Worst-case setup slack is -4.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.605            -474.041 clock  " "   -4.605            -474.041 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.635             -47.017 reset  " "   -3.635             -47.017 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058548810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clock  " "    0.320               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.857               0.000 reset  " "    0.857               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058548812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.098 " "Worst-case recovery slack is -3.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.098            -416.410 clock  " "   -3.098            -416.410 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058548813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.664 " "Worst-case removal slack is 0.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 clock  " "    0.664               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058548815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -209.362 clock  " "   -0.538            -209.362 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037               0.000 reset  " "    0.037               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058548815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058548815 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669058548820 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058548820 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669058548821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669058548874 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669058564684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058564751 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669058564752 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669058564752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.396 " "Worst-case setup slack is -2.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.396            -130.270 clock  " "   -2.396            -130.270 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.606             -17.062 reset  " "   -1.606             -17.062 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock  " "    0.181               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 reset  " "    0.355               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.598 " "Worst-case recovery slack is -1.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.598            -172.869 clock  " "   -1.598            -172.869 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.312 " "Worst-case removal slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock  " "    0.312               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.171 " "Worst-case minimum pulse width slack is -0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -3.799 reset  " "   -0.171              -3.799 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564757 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101             -24.453 clock  " "   -0.101             -24.453 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564757 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564757 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669058564762 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058564762 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669058564764 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058564828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1669058564830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1669058564830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.117 " "Worst-case setup slack is -2.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.117            -103.146 clock  " "   -2.117            -103.146 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400             -15.084 reset  " "   -1.400             -15.084 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clock  " "    0.162               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 reset  " "    0.388               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.368 " "Worst-case recovery slack is -1.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368            -148.089 clock  " "   -1.368            -148.089 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clock  " "    0.279               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.124 " "Worst-case minimum pulse width slack is -0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -2.768 reset  " "   -0.124              -2.768 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100             -24.884 clock  " "   -0.100             -24.884 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1669058564835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669058564835 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1669058564840 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1669058564840 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669058565808 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669058565809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669058565839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 16:22:45 2022 " "Processing ended: Mon Nov 21 16:22:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669058565839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669058565839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669058565839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669058565839 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus Prime Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669058566562 ""}
>>>>>>> ed23b66 (.)
