<root versionMajor = "1" versionMinor = "5">
  <kernel name="rtl_kernel_wizard_1" language="c" vlnv="xilinx.com:hls:rtl_kernel_wizard_1:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="none" hwControlProtocol="ap_ctrl_none">
    <ports>
      <port name="MAC0_M" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="MAC0_S" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="MAC1_M" mode="write_only" dataWidth="512" portType="stream"/>
      <port name="MAC1_S" mode="read_only" dataWidth="512" portType="stream"/>
      <port name="S_AXI_CONTROL" portType="addressable" mode="slave" base="0x0" range="0x1000" dataWidth="32"/>
    </ports>
    <args>
      <arg id="0" name="mac0_m" addressQualifier="4" port="MAC0_M" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;qdma_axis&lt;512, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x40" origName="mac0_m" origUse="variable"/>
      <arg id="1" name="mac0_s" addressQualifier="4" port="MAC0_S" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;qdma_axis&lt;512, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x40" origName="mac0_s" origUse="variable"/>
      <arg id="2" name="mac1_m" addressQualifier="4" port="MAC1_M" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;qdma_axis&lt;512, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x40" origName="mac1_m" origUse="variable"/>
      <arg id="3" name="mac1_s" addressQualifier="4" port="MAC1_S" hostOffset="0x0" hostSize="0x8" offset="0x0" size="0x0" type="stream&lt;qdma_axis&lt;512, 0, 0, 0&gt;, 0&gt;&amp;" memSize="0x40" origName="mac1_s" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="1" y="1" z="1"/>
  </kernel>
</root>
