{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641576565988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641576565989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:29:25 2022 " "Processing started: Fri Jan 07 19:29:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641576565989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576565989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off highfsm -c highfsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off highfsm -c highfsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576565989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641576566954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641576566955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file highfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 highfsm " "Found entity 1: highfsm" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576585635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "num highfsm.sv(6) " "Verilog HDL Implicit Net warning at highfsm.sv(6): created implicit net for \"num\"" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset highfsm.sv(6) " "Verilog HDL Implicit Net warning at highfsm.sv(6): created implicit net for \"reset\"" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fnum highfsm.sv(6) " "Verilog HDL Implicit Net warning at highfsm.sv(6): created implicit net for \"fnum\"" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "highfsm " "Elaborating entity \"highfsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641576585770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter.sv 1 1 " "Using design file counter.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576585840 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576585840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c " "Elaborating entity \"counter\" for hierarchy \"counter:c\"" {  } { { "highfsm.sv" "c" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 counter.sv(40) " "Verilog HDL assignment warning at counter.sv(40): truncated value with size 32 to match size of target (7)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641576585845 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] counter.sv(22) " "Inferred latch for \"q\[0\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585849 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] counter.sv(22) " "Inferred latch for \"q\[1\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585849 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[0\] counter.sv(22) " "Inferred latch for \"fnum\[0\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585849 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[1\] counter.sv(22) " "Inferred latch for \"fnum\[1\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585849 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[2\] counter.sv(22) " "Inferred latch for \"fnum\[2\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585850 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[3\] counter.sv(22) " "Inferred latch for \"fnum\[3\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585850 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[4\] counter.sv(22) " "Inferred latch for \"fnum\[4\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585850 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[5\] counter.sv(22) " "Inferred latch for \"fnum\[5\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585850 "|highfsm|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fnum\[6\] counter.sv(22) " "Inferred latch for \"fnum\[6\]\" at counter.sv(22)" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576585850 "|highfsm|counter:c"}
{ "Warning" "WSGN_SEARCH_FILE" "stopwatch.sv 1 1 " "Using design file stopwatch.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576585891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576585891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkdiv stopwatch.sv(12) " "Verilog HDL Implicit Net warning at stopwatch.sv(12): created implicit net for \"clkdiv\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A09 stopwatch.sv(13) " "Verilog HDL Implicit Net warning at stopwatch.sv(13): created implicit net for \"A09\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585891 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A19 stopwatch.sv(13) " "Verilog HDL Implicit Net warning at stopwatch.sv(13): created implicit net for \"A19\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A29 stopwatch.sv(13) " "Verilog HDL Implicit Net warning at stopwatch.sv(13): created implicit net for \"A29\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A39 stopwatch.sv(13) " "Verilog HDL Implicit Net warning at stopwatch.sv(13): created implicit net for \"A39\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1 stopwatch.sv(14) " "Verilog HDL Implicit Net warning at stopwatch.sv(14): created implicit net for \"clk1\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A05 stopwatch.sv(15) " "Verilog HDL Implicit Net warning at stopwatch.sv(15): created implicit net for \"A05\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A15 stopwatch.sv(15) " "Verilog HDL Implicit Net warning at stopwatch.sv(15): created implicit net for \"A15\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A25 stopwatch.sv(15) " "Verilog HDL Implicit Net warning at stopwatch.sv(15): created implicit net for \"A25\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2 stopwatch.sv(16) " "Verilog HDL Implicit Net warning at stopwatch.sv(16): created implicit net for \"clk2\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A091 stopwatch.sv(17) " "Verilog HDL Implicit Net warning at stopwatch.sv(17): created implicit net for \"A091\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A191 stopwatch.sv(17) " "Verilog HDL Implicit Net warning at stopwatch.sv(17): created implicit net for \"A191\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A291 stopwatch.sv(17) " "Verilog HDL Implicit Net warning at stopwatch.sv(17): created implicit net for \"A291\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A391 stopwatch.sv(17) " "Verilog HDL Implicit Net warning at stopwatch.sv(17): created implicit net for \"A391\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk3 stopwatch.sv(18) " "Verilog HDL Implicit Net warning at stopwatch.sv(18): created implicit net for \"clk3\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A051 stopwatch.sv(19) " "Verilog HDL Implicit Net warning at stopwatch.sv(19): created implicit net for \"A051\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A151 stopwatch.sv(19) " "Verilog HDL Implicit Net warning at stopwatch.sv(19): created implicit net for \"A151\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A251 stopwatch.sv(19) " "Verilog HDL Implicit Net warning at stopwatch.sv(19): created implicit net for \"A251\"" {  } { { "stopwatch.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:w " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:w\"" {  } { { "highfsm.sv" "w" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdiv.sv(13) " "Verilog HDL information at clkdiv.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "clkdiv.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/clkdiv.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1641576585926 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkdiv.sv 1 1 " "Using design file clkdiv.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576585926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576585926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv stopwatch:w\|clkdiv:cd " "Elaborating entity \"clkdiv\" for hierarchy \"stopwatch:w\|clkdiv:cd\"" {  } { { "stopwatch.sv" "cd" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585932 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter9to0.sv 1 1 " "Using design file counter9to0.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter9to0 " "Found entity 1: counter9to0" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576585973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576585973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T0down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585973 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T1down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T2down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3down counter9to0.sv(9) " "Verilog HDL Implicit Net warning at counter9to0.sv(9): created implicit net for \"T3down\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T0up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T1up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T2up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3up counter9to0.sv(11) " "Verilog HDL Implicit Net warning at counter9to0.sv(11): created implicit net for \"T3up\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 counter9to0.sv(14) " "Verilog HDL Implicit Net warning at counter9to0.sv(14): created implicit net for \"T0\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 counter9to0.sv(15) " "Verilog HDL Implicit Net warning at counter9to0.sv(15): created implicit net for \"T1\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 counter9to0.sv(16) " "Verilog HDL Implicit Net warning at counter9to0.sv(16): created implicit net for \"T2\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T3 counter9to0.sv(17) " "Verilog HDL Implicit Net warning at counter9to0.sv(17): created implicit net for \"T3\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A01 counter9to0.sv(19) " "Verilog HDL Implicit Net warning at counter9to0.sv(19): created implicit net for \"A01\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar counter9to0.sv(19) " "Verilog HDL Implicit Net warning at counter9to0.sv(19): created implicit net for \"A0bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A11 counter9to0.sv(20) " "Verilog HDL Implicit Net warning at counter9to0.sv(20): created implicit net for \"A11\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar counter9to0.sv(20) " "Verilog HDL Implicit Net warning at counter9to0.sv(20): created implicit net for \"A1bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A21 counter9to0.sv(21) " "Verilog HDL Implicit Net warning at counter9to0.sv(21): created implicit net for \"A21\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar counter9to0.sv(21) " "Verilog HDL Implicit Net warning at counter9to0.sv(21): created implicit net for \"A2bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A31 counter9to0.sv(22) " "Verilog HDL Implicit Net warning at counter9to0.sv(22): created implicit net for \"A31\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar counter9to0.sv(22) " "Verilog HDL Implicit Net warning at counter9to0.sv(22): created implicit net for \"A3bar\"" {  } { { "counter9to0.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter9to0 stopwatch:w\|counter9to0:c19 " "Elaborating entity \"counter9to0\" for hierarchy \"stopwatch:w\|counter9to0:c19\"" {  } { { "stopwatch.sv" "c19" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576585979 ""}
{ "Warning" "WSGN_SEARCH_FILE" "down_logic9.sv 1 1 " "Using design file down_logic9.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 down_logic9 " "Found entity 1: down_logic9" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar down_logic9.sv(4) " "Verilog HDL Implicit Net warning at down_logic9.sv(4): created implicit net for \"A0bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar down_logic9.sv(5) " "Verilog HDL Implicit Net warning at down_logic9.sv(5): created implicit net for \"A1bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar down_logic9.sv(6) " "Verilog HDL Implicit Net warning at down_logic9.sv(6): created implicit net for \"A3bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar down_logic9.sv(7) " "Verilog HDL Implicit Net warning at down_logic9.sv(7): created implicit net for \"A2bar\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 down_logic9.sv(10) " "Verilog HDL Implicit Net warning at down_logic9.sv(10): created implicit net for \"t1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586043 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 down_logic9.sv(11) " "Verilog HDL Implicit Net warning at down_logic9.sv(11): created implicit net for \"t2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 down_logic9.sv(12) " "Verilog HDL Implicit Net warning at down_logic9.sv(12): created implicit net for \"t3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 down_logic9.sv(13) " "Verilog HDL Implicit Net warning at down_logic9.sv(13): created implicit net for \"t4\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2 down_logic9.sv(17) " "Verilog HDL Implicit Net warning at down_logic9.sv(17): created implicit net for \"p2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3 down_logic9.sv(18) " "Verilog HDL Implicit Net warning at down_logic9.sv(18): created implicit net for \"p3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1 down_logic9.sv(19) " "Verilog HDL Implicit Net warning at down_logic9.sv(19): created implicit net for \"p1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 down_logic9.sv(23) " "Verilog HDL Implicit Net warning at down_logic9.sv(23): created implicit net for \"y1\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 down_logic9.sv(24) " "Verilog HDL Implicit Net warning at down_logic9.sv(24): created implicit net for \"y2\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586045 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y3 down_logic9.sv(25) " "Verilog HDL Implicit Net warning at down_logic9.sv(25): created implicit net for \"y3\"" {  } { { "down_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic9.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_logic9 stopwatch:w\|counter9to0:c19\|down_logic9:d1 " "Elaborating entity \"down_logic9\" for hierarchy \"stopwatch:w\|counter9to0:c19\|down_logic9:d1\"" {  } { { "counter9to0.sv" "d1" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586046 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_logic9.sv 1 1 " "Using design file up_logic9.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 up_logic9 " "Found entity 1: up_logic9" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586090 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586090 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar up_logic9.sv(4) " "Verilog HDL Implicit Net warning at up_logic9.sv(4): created implicit net for \"A2bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586090 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar up_logic9.sv(5) " "Verilog HDL Implicit Net warning at up_logic9.sv(5): created implicit net for \"A1bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586090 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar up_logic9.sv(6) " "Verilog HDL Implicit Net warning at up_logic9.sv(6): created implicit net for \"A0bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3bar up_logic9.sv(7) " "Verilog HDL Implicit Net warning at up_logic9.sv(7): created implicit net for \"A3bar\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 up_logic9.sv(8) " "Verilog HDL Implicit Net warning at up_logic9.sv(8): created implicit net for \"s1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 up_logic9.sv(9) " "Verilog HDL Implicit Net warning at up_logic9.sv(9): created implicit net for \"s2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p2 up_logic9.sv(12) " "Verilog HDL Implicit Net warning at up_logic9.sv(12): created implicit net for \"p2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1 up_logic9.sv(13) " "Verilog HDL Implicit Net warning at up_logic9.sv(13): created implicit net for \"p1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 up_logic9.sv(16) " "Verilog HDL Implicit Net warning at up_logic9.sv(16): created implicit net for \"t1\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 up_logic9.sv(17) " "Verilog HDL Implicit Net warning at up_logic9.sv(17): created implicit net for \"t2\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 up_logic9.sv(18) " "Verilog HDL Implicit Net warning at up_logic9.sv(18): created implicit net for \"t3\"" {  } { { "up_logic9.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic9.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_logic9 stopwatch:w\|counter9to0:c19\|up_logic9:up1 " "Elaborating entity \"up_logic9\" for hierarchy \"stopwatch:w\|counter9to0:c19\|up_logic9:up1\"" {  } { { "counter9to0.sv" "up1" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mix4to1.sv 1 1 " "Using design file mix4to1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mix4to1 " "Found entity 1: mix4to1" {  } { { "mix4to1.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/mix4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586137 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0bar mix4to1.sv(7) " "Verilog HDL Implicit Net warning at mix4to1.sv(7): created implicit net for \"s0bar\"" {  } { { "mix4to1.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/mix4to1.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix4to1 stopwatch:w\|counter9to0:c19\|mix4to1:mix5 " "Elaborating entity \"mix4to1\" for hierarchy \"stopwatch:w\|counter9to0:c19\|mix4to1:mix5\"" {  } { { "counter9to0.sv" "mix5" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586138 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t_ff.sv 1 1 " "Using design file t_ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 t_ff " "Found entity 1: t_ff" {  } { { "t_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/t_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586181 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586181 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D t_ff.sv(3) " "Verilog HDL Implicit Net warning at t_ff.sv(3): created implicit net for \"D\"" {  } { { "t_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/t_ff.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff stopwatch:w\|counter9to0:c19\|t_ff:ff1 " "Elaborating entity \"t_ff\" for hierarchy \"stopwatch:w\|counter9to0:c19\|t_ff:ff1\"" {  } { { "counter9to0.sv" "ff1" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586181 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.sv 1 1 " "Using design file d_ff.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586224 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "setbar d_ff.sv(3) " "Verilog HDL Implicit Net warning at d_ff.sv(3): created implicit net for \"setbar\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetbar d_ff.sv(4) " "Verilog HDL Implicit Net warning at d_ff.sv(4): created implicit net for \"resetbar\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586224 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t1 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t1\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t2 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t2\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t4 d_ff.sv(5) " "Verilog HDL Implicit Net warning at d_ff.sv(5): created implicit net for \"t4\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586230 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t3 d_ff.sv(7) " "Verilog HDL Implicit Net warning at d_ff.sv(7): created implicit net for \"t3\"" {  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff stopwatch:w\|counter9to0:c19\|t_ff:ff1\|d_ff:ff " "Elaborating entity \"d_ff\" for hierarchy \"stopwatch:w\|counter9to0:c19\|t_ff:ff1\|d_ff:ff\"" {  } { { "t_ff.sv" "ff" { Text "C:/Users/ahmed/Desktop/New folder/t_ff.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586231 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mix1.sv 1 1 " "Using design file mix1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mix1 " "Found entity 1: mix1" {  } { { "mix1.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/mix1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586286 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix1 stopwatch:w\|counter9to0:c19\|mix1:mix11 " "Elaborating entity \"mix1\" for hierarchy \"stopwatch:w\|counter9to0:c19\|mix1:mix11\"" {  } { { "counter9to0.sv" "mix11" { Text "C:/Users/ahmed/Desktop/New folder/counter9to0.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586286 ""}
{ "Warning" "WSGN_SEARCH_FILE" "couter0to5.sv 1 1 " "Using design file couter0to5.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 couter0to5 " "Found entity 1: couter0to5" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586326 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0down couter0to5.sv(25) " "Verilog HDL Implicit Net warning at couter0to5.sv(25): created implicit net for \"T0down\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1down couter0to5.sv(25) " "Verilog HDL Implicit Net warning at couter0to5.sv(25): created implicit net for \"T1down\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586326 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2down couter0to5.sv(25) " "Verilog HDL Implicit Net warning at couter0to5.sv(25): created implicit net for \"T2down\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0up couter0to5.sv(27) " "Verilog HDL Implicit Net warning at couter0to5.sv(27): created implicit net for \"T0up\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1up couter0to5.sv(27) " "Verilog HDL Implicit Net warning at couter0to5.sv(27): created implicit net for \"T1up\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2up couter0to5.sv(27) " "Verilog HDL Implicit Net warning at couter0to5.sv(27): created implicit net for \"T2up\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T0 couter0to5.sv(30) " "Verilog HDL Implicit Net warning at couter0to5.sv(30): created implicit net for \"T0\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T1 couter0to5.sv(31) " "Verilog HDL Implicit Net warning at couter0to5.sv(31): created implicit net for \"T1\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T2 couter0to5.sv(32) " "Verilog HDL Implicit Net warning at couter0to5.sv(32): created implicit net for \"T2\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586334 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A01 couter0to5.sv(33) " "Verilog HDL Implicit Net warning at couter0to5.sv(33): created implicit net for \"A01\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar couter0to5.sv(33) " "Verilog HDL Implicit Net warning at couter0to5.sv(33): created implicit net for \"A0bar\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A11 couter0to5.sv(34) " "Verilog HDL Implicit Net warning at couter0to5.sv(34): created implicit net for \"A11\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar couter0to5.sv(34) " "Verilog HDL Implicit Net warning at couter0to5.sv(34): created implicit net for \"A1bar\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A21 couter0to5.sv(35) " "Verilog HDL Implicit Net warning at couter0to5.sv(35): created implicit net for \"A21\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586335 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar couter0to5.sv(35) " "Verilog HDL Implicit Net warning at couter0to5.sv(35): created implicit net for \"A2bar\"" {  } { { "couter0to5.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "couter0to5 stopwatch:w\|couter0to5:c15 " "Elaborating entity \"couter0to5\" for hierarchy \"stopwatch:w\|couter0to5:c15\"" {  } { { "stopwatch.sv" "c15" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "down_logic.sv 1 1 " "Using design file down_logic.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 down_logic " "Found entity 1: down_logic" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586388 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586388 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0bar down_logic.sv(3) " "Verilog HDL Implicit Net warning at down_logic.sv(3): created implicit net for \"A0bar\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1bar down_logic.sv(4) " "Verilog HDL Implicit Net warning at down_logic.sv(4): created implicit net for \"A1bar\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 down_logic.sv(8) " "Verilog HDL Implicit Net warning at down_logic.sv(8): created implicit net for \"n1\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic.sv" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 down_logic.sv(9) " "Verilog HDL Implicit Net warning at down_logic.sv(9): created implicit net for \"n2\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586391 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 down_logic.sv(12) " "Verilog HDL Implicit Net warning at down_logic.sv(12): created implicit net for \"n3\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586392 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 down_logic.sv(13) " "Verilog HDL Implicit Net warning at down_logic.sv(13): created implicit net for \"n4\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586392 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n5 down_logic.sv(14) " "Verilog HDL Implicit Net warning at down_logic.sv(14): created implicit net for \"n5\"" {  } { { "down_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/down_logic.sv" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_logic stopwatch:w\|couter0to5:c15\|down_logic:d1 " "Elaborating entity \"down_logic\" for hierarchy \"stopwatch:w\|couter0to5:c15\|down_logic:d1\"" {  } { { "couter0to5.sv" "d1" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586392 ""}
{ "Warning" "WSGN_SEARCH_FILE" "up_logic.sv 1 1 " "Using design file up_logic.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 up_logic " "Found entity 1: up_logic" {  } { { "up_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2bar up_logic.sv(3) " "Verilog HDL Implicit Net warning at up_logic.sv(3): created implicit net for \"A2bar\"" {  } { { "up_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 up_logic.sv(9) " "Verilog HDL Implicit Net warning at up_logic.sv(9): created implicit net for \"n2\"" {  } { { "up_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586446 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 up_logic.sv(10) " "Verilog HDL Implicit Net warning at up_logic.sv(10): created implicit net for \"n1\"" {  } { { "up_logic.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/up_logic.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_logic stopwatch:w\|couter0to5:c15\|up_logic:up1 " "Elaborating entity \"up_logic\" for hierarchy \"stopwatch:w\|couter0to5:c15\|up_logic:up1\"" {  } { { "couter0to5.sv" "up1" { Text "C:/Users/ahmed/Desktop/New folder/couter0to5.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586452 ""}
{ "Warning" "WSGN_SEARCH_FILE" "disp_hex_mux.sv 1 1 " "Using design file disp_hex_mux.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 disp_hex_mux " "Found entity 1: disp_hex_mux" {  } { { "disp_hex_mux.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/disp_hex_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641576586564 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1641576586564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_hex_mux stopwatch:w\|disp_hex_mux:seven4 " "Elaborating entity \"disp_hex_mux\" for hierarchy \"stopwatch:w\|disp_hex_mux:seven4\"" {  } { { "stopwatch.sv" "seven4" { Text "C:/Users/ahmed/Desktop/New folder/stopwatch.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576586564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 disp_hex_mux.sv(26) " "Verilog HDL assignment warning at disp_hex_mux.sv(26): truncated value with size 32 to match size of target (18)" {  } { { "disp_hex_mux.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/disp_hex_mux.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641576586584 "|highfsm|stopwatch:sw|disp_hex_mux:seven4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641576587823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "counter:c\|q\[0\] " "Latch counter:c\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA counter:c\|state_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal counter:c\|state_reg\[2\]" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1641576587834 ""}  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1641576587834 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641576587836 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641576587836 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an\[0\] VCC " "Pin \"an\[0\]\" is stuck at VCC" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641576587906 "|highfsm|an[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[1\] GND " "Pin \"an\[1\]\" is stuck at GND" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641576587906 "|highfsm|an[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[2\] GND " "Pin \"an\[2\]\" is stuck at GND" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641576587906 "|highfsm|an[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[3\] GND " "Pin \"an\[3\]\" is stuck at GND" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641576587906 "|highfsm|an[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[7\] VCC " "Pin \"sseg\[7\]\" is stuck at VCC" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641576587906 "|highfsm|sseg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641576587906 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641576588057 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmed/Desktop/New folder/output_files/highfsm.map.smsg " "Generated suppressed messages file C:/Users/ahmed/Desktop/New folder/output_files/highfsm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576588913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641576589142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641576589142 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l " "No output dependent on input pin \"l\"" {  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576589256 "|highfsm|l"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641576589256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641576589256 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641576589256 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641576589256 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641576589256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641576589313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:29:49 2022 " "Processing ended: Fri Jan 07 19:29:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641576589313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641576589313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641576589313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641576589313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1641576591790 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641576591792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:29:51 2022 " "Processing started: Fri Jan 07 19:29:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641576591792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1641576591792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off highfsm -c highfsm " "Command: quartus_fit --read_settings_files=off --write_settings_files=off highfsm -c highfsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1641576591792 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1641576591990 ""}
{ "Info" "0" "" "Project  = highfsm" {  } {  } 0 0 "Project  = highfsm" 0 0 "Fitter" 0 0 1641576591991 ""}
{ "Info" "0" "" "Revision = highfsm" {  } {  } 0 0 "Revision = highfsm" 0 0 "Fitter" 0 0 1641576591991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1641576592160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1641576592161 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "highfsm EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"highfsm\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641576592174 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641576592254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641576592254 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641576592496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1641576592506 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641576592821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641576592821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1641576592821 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641576592821 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641576592823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641576592823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641576592823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641576592823 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1641576592823 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641576592823 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641576592831 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1641576593652 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1641576594086 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "highfsm.sdc " "Synopsys Design Constraints File file not found: 'highfsm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641576594087 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1641576594087 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4~0\|combout " "Node \"w\|c19\|ff1\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4\|datab " "Node \"w\|c19\|ff1\|ff\|nand4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4\|combout " "Node \"w\|c19\|ff1\|ff\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand2~0\|datac " "Node \"w\|c19\|ff1\|ff\|nand2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand2~0\|combout " "Node \"w\|c19\|ff1\|ff\|nand2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand2~0\|datab " "Node \"w\|c19\|ff1\|ff\|nand2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4~0\|dataa " "Node \"w\|c19\|ff1\|ff\|nand4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4~0\|datab " "Node \"w\|c19\|ff1\|ff\|nand4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1641576594089 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~0\|combout " "Node \"w\|c19\|ff2\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~2\|dataa " "Node \"w\|c19\|ff2\|ff\|nand4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~2\|combout " "Node \"w\|c19\|ff2\|ff\|nand4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand2~0\|datac " "Node \"w\|c19\|ff2\|ff\|nand2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand2~0\|combout " "Node \"w\|c19\|ff2\|ff\|nand2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand2~0\|datab " "Node \"w\|c19\|ff2\|ff\|nand2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~0\|dataa " "Node \"w\|c19\|ff2\|ff\|nand4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~0\|datab " "Node \"w\|c19\|ff2\|ff\|nand4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594089 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1641576594089 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~0\|combout " "Node \"w\|c19\|ff3\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~2\|dataa " "Node \"w\|c19\|ff3\|ff\|nand4~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~2\|combout " "Node \"w\|c19\|ff3\|ff\|nand4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand2~0\|datac " "Node \"w\|c19\|ff3\|ff\|nand2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand2~0\|combout " "Node \"w\|c19\|ff3\|ff\|nand2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand2~0\|datab " "Node \"w\|c19\|ff3\|ff\|nand2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~0\|dataa " "Node \"w\|c19\|ff3\|ff\|nand4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~0\|datab " "Node \"w\|c19\|ff3\|ff\|nand4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1641576594092 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4~0\|combout " "Node \"w\|c19\|ff4\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4\|dataa " "Node \"w\|c19\|ff4\|ff\|nand4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4\|combout " "Node \"w\|c19\|ff4\|ff\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand2~0\|datac " "Node \"w\|c19\|ff4\|ff\|nand2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand2~0\|combout " "Node \"w\|c19\|ff4\|ff\|nand2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand2~0\|datab " "Node \"w\|c19\|ff4\|ff\|nand2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4~0\|dataa " "Node \"w\|c19\|ff4\|ff\|nand4~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4~0\|datab " "Node \"w\|c19\|ff4\|ff\|nand4~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576594092 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1641576594092 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1641576594093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1641576594093 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1641576594097 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641576594190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c\|state_reg\[2\] " "Destination node counter:c\|state_reg\[2\]" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641576594190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c\|state_reg\[1\] " "Destination node counter:c\|state_reg\[1\]" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641576594190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641576594190 ""}  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641576594190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "r~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node r~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1641576594190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c\|Selector8~0 " "Destination node counter:c\|Selector8~0" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641576594190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c\|Selector6~0 " "Destination node counter:c\|Selector6~0" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641576594190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter:c\|Selector7~1 " "Destination node counter:c\|Selector7~1" {  } { { "counter.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/counter.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1641576594190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1641576594190 ""}  } { { "highfsm.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/highfsm.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641576594190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641576594491 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641576594491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641576594496 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641576594496 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641576594497 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1641576594498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1641576594498 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641576594498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641576594498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1641576594499 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641576594499 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 3 12 0 " "Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 3 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1641576594502 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1641576594502 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1641576594502 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641576594503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641576594503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641576594503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641576594503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641576594503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641576594503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641576594503 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1641576594503 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1641576594503 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1641576594503 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641576594543 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1641576594556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641576596513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641576596611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641576596658 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641576598538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641576598539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641576598833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X9_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X9_Y22" {  } { { "loc" "" { Generic "C:/Users/ahmed/Desktop/New folder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X9_Y22"} { { 12 { 0 ""} 0 11 10 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1641576600583 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641576600583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1641576601563 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641576601563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641576601566 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1641576601746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641576601756 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641576602005 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641576602005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641576602235 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641576602904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmed/Desktop/New folder/output_files/highfsm.fit.smsg " "Generated suppressed messages file C:/Users/ahmed/Desktop/New folder/output_files/highfsm.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641576603522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5262 " "Peak virtual memory: 5262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641576604063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:30:04 2022 " "Processing ended: Fri Jan 07 19:30:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641576604063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641576604063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641576604063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641576604063 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1641576606017 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641576606018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:30:05 2022 " "Processing started: Fri Jan 07 19:30:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641576606018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1641576606018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off highfsm -c highfsm " "Command: quartus_asm --read_settings_files=off --write_settings_files=off highfsm -c highfsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1641576606018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1641576606611 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1641576608065 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1641576608144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641576608403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:30:08 2022 " "Processing ended: Fri Jan 07 19:30:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641576608403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641576608403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641576608403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1641576608403 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1641576609348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1641576611108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641576611112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:30:10 2022 " "Processing started: Fri Jan 07 19:30:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641576611112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1641576611112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta highfsm -c highfsm " "Command: quartus_sta highfsm -c highfsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1641576611112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1641576611330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1641576611782 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1641576611783 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576611886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576611886 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1641576612322 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "highfsm.sdc " "Synopsys Design Constraints File file not found: 'highfsm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1641576612365 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576612365 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641576612368 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:c\|state_reg\[0\] counter:c\|state_reg\[0\] " "create_clock -period 1.000 -name counter:c\|state_reg\[0\] counter:c\|state_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1641576612368 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641576612368 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand2~0\|combout " "Node \"w\|c19\|ff4\|ff\|nand2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612370 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand2~0\|datad " "Node \"w\|c19\|ff4\|ff\|nand2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612370 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4~0\|datad " "Node \"w\|c19\|ff4\|ff\|nand4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612370 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4~0\|combout " "Node \"w\|c19\|ff4\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612370 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4\|datac " "Node \"w\|c19\|ff4\|ff\|nand4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612370 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4\|combout " "Node \"w\|c19\|ff4\|ff\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612370 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand4~0\|datac " "Node \"w\|c19\|ff4\|ff\|nand4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612370 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff4\|ff\|nand2~0\|datac " "Node \"w\|c19\|ff4\|ff\|nand2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612370 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 6 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1641576612370 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4~0\|combout " "Node \"w\|c19\|ff1\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612371 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4\|datad " "Node \"w\|c19\|ff1\|ff\|nand4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612371 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4\|combout " "Node \"w\|c19\|ff1\|ff\|nand4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612371 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4~0\|datac " "Node \"w\|c19\|ff1\|ff\|nand4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612371 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand2~0\|datac " "Node \"w\|c19\|ff1\|ff\|nand2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612371 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand2~0\|combout " "Node \"w\|c19\|ff1\|ff\|nand2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612371 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand2~0\|datad " "Node \"w\|c19\|ff1\|ff\|nand2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612371 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff1\|ff\|nand4~0\|datad " "Node \"w\|c19\|ff1\|ff\|nand4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612371 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1641576612371 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~0\|combout " "Node \"w\|c19\|ff3\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612372 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~2\|datad " "Node \"w\|c19\|ff3\|ff\|nand4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612372 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~2\|combout " "Node \"w\|c19\|ff3\|ff\|nand4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612372 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~0\|datad " "Node \"w\|c19\|ff3\|ff\|nand4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612372 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand2~0\|datad " "Node \"w\|c19\|ff3\|ff\|nand2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612372 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand2~0\|combout " "Node \"w\|c19\|ff3\|ff\|nand2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612372 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand2~0\|datac " "Node \"w\|c19\|ff3\|ff\|nand2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612372 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff3\|ff\|nand4~0\|datac " "Node \"w\|c19\|ff3\|ff\|nand4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612372 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1641576612372 ""}
{ "Warning" "WSTA_SCC_LOOP" "8 " "Found combinational loop of 8 nodes" { { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand2~0\|combout " "Node \"w\|c19\|ff2\|ff\|nand2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612373 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand2~0\|datad " "Node \"w\|c19\|ff2\|ff\|nand2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612373 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~0\|datad " "Node \"w\|c19\|ff2\|ff\|nand4~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612373 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~0\|combout " "Node \"w\|c19\|ff2\|ff\|nand4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612373 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~2\|datac " "Node \"w\|c19\|ff2\|ff\|nand4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612373 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~2\|combout " "Node \"w\|c19\|ff2\|ff\|nand4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612373 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand4~0\|datac " "Node \"w\|c19\|ff2\|ff\|nand4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612373 ""} { "Warning" "WSTA_SCC_NODE" "w\|c19\|ff2\|ff\|nand2~0\|datac " "Node \"w\|c19\|ff2\|ff\|nand2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641576612373 ""}  } { { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 6 -1 0 } } { "d_ff.sv" "" { Text "C:/Users/ahmed/Desktop/New folder/d_ff.sv" 8 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1641576612373 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1641576612397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641576612398 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1641576612400 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1641576612435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641576612542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641576612542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.476 " "Worst-case setup slack is -2.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.476             -66.781 clk  " "   -2.476             -66.781 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057              -2.057 counter:c\|state_reg\[0\]  " "   -2.057              -2.057 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576612548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 counter:c\|state_reg\[0\]  " "    0.120               0.000 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 clk  " "    0.466               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576612563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641576612576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641576612590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 clk  " "   -3.000             -35.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 counter:c\|state_reg\[0\]  " "    0.415               0.000 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576612597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576612597 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641576612746 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1641576612782 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1641576613541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641576613603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641576613623 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641576613623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.145 " "Worst-case setup slack is -2.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.145             -57.059 clk  " "   -2.145             -57.059 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.832              -1.832 counter:c\|state_reg\[0\]  " "   -1.832              -1.832 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576613630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 counter:c\|state_reg\[0\]  " "    0.103               0.000 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clk  " "    0.415               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576613644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641576613660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641576613676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 clk  " "   -3.000             -35.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 counter:c\|state_reg\[0\]  " "    0.428               0.000 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576613691 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1641576613779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1641576613928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1641576613931 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1641576613931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.970 " "Worst-case setup slack is -0.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.970             -23.915 clk  " "   -0.970             -23.915 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.896              -0.896 counter:c\|state_reg\[0\]  " "   -0.896              -0.896 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576613939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.068 " "Worst-case hold slack is 0.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 counter:c\|state_reg\[0\]  " "    0.068               0.000 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 clk  " "    0.249               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576613950 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641576613959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1641576613970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.964 clk  " "   -3.000             -36.964 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 counter:c\|state_reg\[0\]  " "    0.441               0.000 counter:c\|state_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1641576613976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1641576613976 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641576614906 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1641576614907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641576615043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:30:15 2022 " "Processing ended: Fri Jan 07 19:30:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641576615043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641576615043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641576615043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1641576615043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1641576616911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641576616913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 19:30:16 2022 " "Processing started: Fri Jan 07 19:30:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641576616913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641576616913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off highfsm -c highfsm " "Command: quartus_eda --read_settings_files=off --write_settings_files=off highfsm -c highfsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1641576616913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1641576617928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "highfsm.vo C:/Users/ahmed/Desktop/New folder/simulation/modelsim/ simulation " "Generated file highfsm.vo in folder \"C:/Users/ahmed/Desktop/New folder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1641576618038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641576618092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 19:30:18 2022 " "Processing ended: Fri Jan 07 19:30:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641576618092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641576618092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641576618092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641576618092 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 213 s " "Quartus Prime Full Compilation was successful. 0 errors, 213 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1641576618934 ""}
