|fpga_sdram_test_driver
CLOCK_50 => CLOCK_50.IN1
KEY[0] => reset_n.IN3
KEY[1] => start_test1_n.DATAB
KEY[1] => state_next.OUTPUTSELECT
KEY[1] => state_next.OUTPUTSELECT
KEY[1] => start_test2_n.OUTPUTSELECT
KEY[2] => start_test2_n.DATAA
KEY[2] => state_next.OUTPUTSELECT
KEY[2] => state_next.OUTPUTSELECT
KEY[3] => ~NO_FANOUT~
LEDR[0] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
HEX0[0] << <VCC>
HEX0[1] << <VCC>
HEX0[2] << <VCC>
HEX0[3] << <VCC>
HEX0[4] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] << <VCC>
DRAM_ADDR[0] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[1] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[2] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[3] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[4] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[5] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[6] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[7] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[8] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[9] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[10] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[11] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_ADDR[12] << sdram_control_wrapper:sdram_ctrl_unit.dram_addr
DRAM_DQ[0] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[1] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[2] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[3] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[4] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[5] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[6] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[7] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[8] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[9] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[10] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[11] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[12] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[13] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[14] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_DQ[15] <> sdram_control_wrapper:sdram_ctrl_unit.dram_dq
DRAM_BA[0] << sdram_control_wrapper:sdram_ctrl_unit.dram_ba
DRAM_BA[1] << sdram_control_wrapper:sdram_ctrl_unit.dram_ba
DRAM_LDQM << sdram_control_wrapper:sdram_ctrl_unit.dram_dqm
DRAM_UDQM << sdram_control_wrapper:sdram_ctrl_unit.dram_dqm
DRAM_RAS_N << sdram_control_wrapper:sdram_ctrl_unit.dram_ras_n
DRAM_CAS_N << sdram_control_wrapper:sdram_ctrl_unit.dram_cas_n
DRAM_CKE << sdram_control_wrapper:sdram_ctrl_unit.dram_cke
DRAM_CLK << pll:pll_unit.outclk_1
DRAM_WE_N << sdram_control_wrapper:sdram_ctrl_unit.dram_we_n
DRAM_CS_N << sdram_control_wrapper:sdram_ctrl_unit.dram_cs_n


|fpga_sdram_test_driver|pll:pll_unit
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|fpga_sdram_test_driver|pll:pll_unit|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => address[17].IN1
address[18] => address[18].IN1
address[19] => address[19].IN1
address[20] => address[20].IN1
address[21] => address[21].IN1
address[22] => address[22].IN1
address[23] => address[23].IN1
address[24] => address[24].IN1
byteenable_n[0] => byteenable_n[0].IN1
byteenable_n[1] => byteenable_n[1].IN1
chipselect => chipselect.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
read_n => read_n.IN1
write_n => write_n.IN1
readdata[0] <= sdram_control:sdram_control_unit.za_data
readdata[1] <= sdram_control:sdram_control_unit.za_data
readdata[2] <= sdram_control:sdram_control_unit.za_data
readdata[3] <= sdram_control:sdram_control_unit.za_data
readdata[4] <= sdram_control:sdram_control_unit.za_data
readdata[5] <= sdram_control:sdram_control_unit.za_data
readdata[6] <= sdram_control:sdram_control_unit.za_data
readdata[7] <= sdram_control:sdram_control_unit.za_data
readdata[8] <= sdram_control:sdram_control_unit.za_data
readdata[9] <= sdram_control:sdram_control_unit.za_data
readdata[10] <= sdram_control:sdram_control_unit.za_data
readdata[11] <= sdram_control:sdram_control_unit.za_data
readdata[12] <= sdram_control:sdram_control_unit.za_data
readdata[13] <= sdram_control:sdram_control_unit.za_data
readdata[14] <= sdram_control:sdram_control_unit.za_data
readdata[15] <= sdram_control:sdram_control_unit.za_data
readdatavalid <= sdram_control:sdram_control_unit.za_valid
waitrequest <= sdram_control:sdram_control_unit.za_waitrequest
clk => clk.IN2
dram_addr[0] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[1] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[2] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[3] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[4] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[5] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[6] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[7] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[8] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[9] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[10] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[11] <= sdram_control:sdram_control_unit.zs_addr
dram_addr[12] <= sdram_control:sdram_control_unit.zs_addr
dram_ba[0] <= sdram_control:sdram_control_unit.zs_ba
dram_ba[1] <= sdram_control:sdram_control_unit.zs_ba
dram_cas_n <= sdram_control:sdram_control_unit.zs_cas_n
dram_cke <= sdram_control:sdram_control_unit.zs_cke
dram_cs_n <= sdram_control:sdram_control_unit.zs_cs_n
dram_dq[0] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[1] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[2] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[3] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[4] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[5] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[6] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[7] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[8] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[9] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[10] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[11] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[12] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[13] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[14] <> sdram_control:sdram_control_unit.zs_dq
dram_dq[15] <> sdram_control:sdram_control_unit.zs_dq
dram_dqm[0] <= sdram_control:sdram_control_unit.zs_dqm
dram_dqm[1] <= sdram_control:sdram_control_unit.zs_dqm
dram_ras_n <= sdram_control:sdram_control_unit.zs_ras_n
dram_we_n <= sdram_control:sdram_control_unit.zs_we_n
reset_n => _.IN1


|fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit
az_addr[0] => az_addr[0].IN1
az_addr[1] => az_addr[1].IN1
az_addr[2] => az_addr[2].IN1
az_addr[3] => az_addr[3].IN1
az_addr[4] => az_addr[4].IN1
az_addr[5] => az_addr[5].IN1
az_addr[6] => az_addr[6].IN1
az_addr[7] => az_addr[7].IN1
az_addr[8] => az_addr[8].IN1
az_addr[9] => az_addr[9].IN1
az_addr[10] => az_addr[10].IN1
az_addr[11] => az_addr[11].IN1
az_addr[12] => az_addr[12].IN1
az_addr[13] => az_addr[13].IN1
az_addr[14] => az_addr[14].IN1
az_addr[15] => az_addr[15].IN1
az_addr[16] => az_addr[16].IN1
az_addr[17] => az_addr[17].IN1
az_addr[18] => az_addr[18].IN1
az_addr[19] => az_addr[19].IN1
az_addr[20] => az_addr[20].IN1
az_addr[21] => az_addr[21].IN1
az_addr[22] => az_addr[22].IN1
az_addr[23] => az_addr[23].IN1
az_addr[24] => az_addr[24].IN1
az_be_n[0] => comb.DATAA
az_be_n[1] => comb.DATAA
az_cs => ~NO_FANOUT~
az_data[0] => az_data[0].IN1
az_data[1] => az_data[1].IN1
az_data[2] => az_data[2].IN1
az_data[3] => az_data[3].IN1
az_data[4] => az_data[4].IN1
az_data[5] => az_data[5].IN1
az_data[6] => az_data[6].IN1
az_data[7] => az_data[7].IN1
az_data[8] => az_data[8].IN1
az_data[9] => az_data[9].IN1
az_data[10] => az_data[10].IN1
az_data[11] => az_data[11].IN1
az_data[12] => az_data[12].IN1
az_data[13] => az_data[13].IN1
az_data[14] => az_data[14].IN1
az_data[15] => az_data[15].IN1
az_rd_n => comb.IN0
az_wr_n => az_wr_n.IN1
clk => clk.IN1
reset_n => reset_n.IN1
za_data[0] <= za_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[1] <= za_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[2] <= za_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[3] <= za_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[4] <= za_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[5] <= za_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[6] <= za_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[7] <= za_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[8] <= za_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[9] <= za_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[10] <= za_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[11] <= za_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[12] <= za_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[13] <= za_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[14] <= za_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_data[15] <= za_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_valid <= za_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
za_waitrequest <= sdram_control_input_efifo_module:the_sdram_control_input_efifo_module.full
zs_addr[0] <= zs_addr[0].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[1] <= zs_addr[1].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[2] <= zs_addr[2].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[3] <= zs_addr[3].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[4] <= zs_addr[4].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[5] <= zs_addr[5].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[6] <= zs_addr[6].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[7] <= zs_addr[7].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[8] <= zs_addr[8].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[9] <= zs_addr[9].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[10] <= zs_addr[10].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[11] <= zs_addr[11].DB_MAX_OUTPUT_PORT_TYPE
zs_addr[12] <= zs_addr[12].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[0] <= zs_ba[0].DB_MAX_OUTPUT_PORT_TYPE
zs_ba[1] <= zs_ba[1].DB_MAX_OUTPUT_PORT_TYPE
zs_cas_n <= zs_cas_n.DB_MAX_OUTPUT_PORT_TYPE
zs_cke <= <VCC>
zs_cs_n <= zs_cs_n.DB_MAX_OUTPUT_PORT_TYPE
zs_dq[0] <> zs_dq[0]
zs_dq[1] <> zs_dq[1]
zs_dq[2] <> zs_dq[2]
zs_dq[3] <> zs_dq[3]
zs_dq[4] <> zs_dq[4]
zs_dq[5] <> zs_dq[5]
zs_dq[6] <> zs_dq[6]
zs_dq[7] <> zs_dq[7]
zs_dq[8] <> zs_dq[8]
zs_dq[9] <> zs_dq[9]
zs_dq[10] <> zs_dq[10]
zs_dq[11] <> zs_dq[11]
zs_dq[12] <> zs_dq[12]
zs_dq[13] <> zs_dq[13]
zs_dq[14] <> zs_dq[14]
zs_dq[15] <> zs_dq[15]
zs_dqm[0] <= zs_dqm[0].DB_MAX_OUTPUT_PORT_TYPE
zs_dqm[1] <= zs_dqm[1].DB_MAX_OUTPUT_PORT_TYPE
zs_ras_n <= zs_ras_n.DB_MAX_OUTPUT_PORT_TYPE
zs_we_n <= zs_we_n.DB_MAX_OUTPUT_PORT_TYPE


|fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|sdram_control:sdram_control_unit|sdram_control_input_efifo_module:the_sdram_control_input_efifo_module
clk => entry_0[0].CLK
clk => entry_0[1].CLK
clk => entry_0[2].CLK
clk => entry_0[3].CLK
clk => entry_0[4].CLK
clk => entry_0[5].CLK
clk => entry_0[6].CLK
clk => entry_0[7].CLK
clk => entry_0[8].CLK
clk => entry_0[9].CLK
clk => entry_0[10].CLK
clk => entry_0[11].CLK
clk => entry_0[12].CLK
clk => entry_0[13].CLK
clk => entry_0[14].CLK
clk => entry_0[15].CLK
clk => entry_0[16].CLK
clk => entry_0[17].CLK
clk => entry_0[18].CLK
clk => entry_0[19].CLK
clk => entry_0[20].CLK
clk => entry_0[21].CLK
clk => entry_0[22].CLK
clk => entry_0[23].CLK
clk => entry_0[24].CLK
clk => entry_0[25].CLK
clk => entry_0[26].CLK
clk => entry_0[27].CLK
clk => entry_0[28].CLK
clk => entry_0[29].CLK
clk => entry_0[30].CLK
clk => entry_0[31].CLK
clk => entry_0[32].CLK
clk => entry_0[33].CLK
clk => entry_0[34].CLK
clk => entry_0[35].CLK
clk => entry_0[36].CLK
clk => entry_0[37].CLK
clk => entry_0[38].CLK
clk => entry_0[39].CLK
clk => entry_0[40].CLK
clk => entry_0[41].CLK
clk => entry_0[42].CLK
clk => entry_0[43].CLK
clk => entry_1[0].CLK
clk => entry_1[1].CLK
clk => entry_1[2].CLK
clk => entry_1[3].CLK
clk => entry_1[4].CLK
clk => entry_1[5].CLK
clk => entry_1[6].CLK
clk => entry_1[7].CLK
clk => entry_1[8].CLK
clk => entry_1[9].CLK
clk => entry_1[10].CLK
clk => entry_1[11].CLK
clk => entry_1[12].CLK
clk => entry_1[13].CLK
clk => entry_1[14].CLK
clk => entry_1[15].CLK
clk => entry_1[16].CLK
clk => entry_1[17].CLK
clk => entry_1[18].CLK
clk => entry_1[19].CLK
clk => entry_1[20].CLK
clk => entry_1[21].CLK
clk => entry_1[22].CLK
clk => entry_1[23].CLK
clk => entry_1[24].CLK
clk => entry_1[25].CLK
clk => entry_1[26].CLK
clk => entry_1[27].CLK
clk => entry_1[28].CLK
clk => entry_1[29].CLK
clk => entry_1[30].CLK
clk => entry_1[31].CLK
clk => entry_1[32].CLK
clk => entry_1[33].CLK
clk => entry_1[34].CLK
clk => entry_1[35].CLK
clk => entry_1[36].CLK
clk => entry_1[37].CLK
clk => entry_1[38].CLK
clk => entry_1[39].CLK
clk => entry_1[40].CLK
clk => entry_1[41].CLK
clk => entry_1[42].CLK
clk => entry_1[43].CLK
clk => entries[0].CLK
clk => entries[1].CLK
clk => rd_address.CLK
clk => wr_address.CLK
rd => Mux0.IN2
rd => Mux1.IN4
rd => Mux2.IN4
rd => Mux3.IN4
reset_n => entries[0].ACLR
reset_n => entries[1].ACLR
reset_n => rd_address.ACLR
reset_n => wr_address.ACLR
wr => Mux0.IN3
wr => Mux1.IN5
wr => Mux2.IN5
wr => Mux3.IN5
wr => always2.IN1
wr_data[0] => entry_1.DATAB
wr_data[0] => entry_0.DATAA
wr_data[1] => entry_1.DATAB
wr_data[1] => entry_0.DATAA
wr_data[2] => entry_1.DATAB
wr_data[2] => entry_0.DATAA
wr_data[3] => entry_1.DATAB
wr_data[3] => entry_0.DATAA
wr_data[4] => entry_1.DATAB
wr_data[4] => entry_0.DATAA
wr_data[5] => entry_1.DATAB
wr_data[5] => entry_0.DATAA
wr_data[6] => entry_1.DATAB
wr_data[6] => entry_0.DATAA
wr_data[7] => entry_1.DATAB
wr_data[7] => entry_0.DATAA
wr_data[8] => entry_1.DATAB
wr_data[8] => entry_0.DATAA
wr_data[9] => entry_1.DATAB
wr_data[9] => entry_0.DATAA
wr_data[10] => entry_1.DATAB
wr_data[10] => entry_0.DATAA
wr_data[11] => entry_1.DATAB
wr_data[11] => entry_0.DATAA
wr_data[12] => entry_1.DATAB
wr_data[12] => entry_0.DATAA
wr_data[13] => entry_1.DATAB
wr_data[13] => entry_0.DATAA
wr_data[14] => entry_1.DATAB
wr_data[14] => entry_0.DATAA
wr_data[15] => entry_1.DATAB
wr_data[15] => entry_0.DATAA
wr_data[16] => entry_1.DATAB
wr_data[16] => entry_0.DATAA
wr_data[17] => entry_1.DATAB
wr_data[17] => entry_0.DATAA
wr_data[18] => entry_1.DATAB
wr_data[18] => entry_0.DATAA
wr_data[19] => entry_1.DATAB
wr_data[19] => entry_0.DATAA
wr_data[20] => entry_1.DATAB
wr_data[20] => entry_0.DATAA
wr_data[21] => entry_1.DATAB
wr_data[21] => entry_0.DATAA
wr_data[22] => entry_1.DATAB
wr_data[22] => entry_0.DATAA
wr_data[23] => entry_1.DATAB
wr_data[23] => entry_0.DATAA
wr_data[24] => entry_1.DATAB
wr_data[24] => entry_0.DATAA
wr_data[25] => entry_1.DATAB
wr_data[25] => entry_0.DATAA
wr_data[26] => entry_1.DATAB
wr_data[26] => entry_0.DATAA
wr_data[27] => entry_1.DATAB
wr_data[27] => entry_0.DATAA
wr_data[28] => entry_1.DATAB
wr_data[28] => entry_0.DATAA
wr_data[29] => entry_1.DATAB
wr_data[29] => entry_0.DATAA
wr_data[30] => entry_1.DATAB
wr_data[30] => entry_0.DATAA
wr_data[31] => entry_1.DATAB
wr_data[31] => entry_0.DATAA
wr_data[32] => entry_1.DATAB
wr_data[32] => entry_0.DATAA
wr_data[33] => entry_1.DATAB
wr_data[33] => entry_0.DATAA
wr_data[34] => entry_1.DATAB
wr_data[34] => entry_0.DATAA
wr_data[35] => entry_1.DATAB
wr_data[35] => entry_0.DATAA
wr_data[36] => entry_1.DATAB
wr_data[36] => entry_0.DATAA
wr_data[37] => entry_1.DATAB
wr_data[37] => entry_0.DATAA
wr_data[38] => entry_1.DATAB
wr_data[38] => entry_0.DATAA
wr_data[39] => entry_1.DATAB
wr_data[39] => entry_0.DATAA
wr_data[40] => entry_1.DATAB
wr_data[40] => entry_0.DATAA
wr_data[41] => entry_1.DATAB
wr_data[41] => entry_0.DATAA
wr_data[42] => entry_1.DATAB
wr_data[42] => entry_0.DATAA
wr_data[43] => entry_1.DATAB
wr_data[43] => entry_0.DATAA
almost_empty <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[32] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[33] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[34] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[35] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[36] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[37] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[38] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[39] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[40] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[41] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[42] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE
rd_data[43] <= rd_data.DB_MAX_OUTPUT_PORT_TYPE


|fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fpga_sdram_test_driver|sdram_control_wrapper:sdram_ctrl_unit|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|fpga_sdram_test_driver|fpga_sdram_writeall_readall_test:writeall_readall_test
clk => rd_data_reg[0].CLK
clk => rd_data_reg[1].CLK
clk => rd_data_reg[2].CLK
clk => rd_data_reg[3].CLK
clk => rd_data_reg[4].CLK
clk => rd_data_reg[5].CLK
clk => rd_data_reg[6].CLK
clk => rd_data_reg[7].CLK
clk => rd_data_reg[8].CLK
clk => rd_data_reg[9].CLK
clk => rd_data_reg[10].CLK
clk => rd_data_reg[11].CLK
clk => rd_data_reg[12].CLK
clk => rd_data_reg[13].CLK
clk => rd_data_reg[14].CLK
clk => rd_data_reg[15].CLK
clk => wr_data_reg[0].CLK
clk => wr_data_reg[1].CLK
clk => wr_data_reg[2].CLK
clk => wr_data_reg[3].CLK
clk => wr_data_reg[4].CLK
clk => wr_data_reg[5].CLK
clk => wr_data_reg[6].CLK
clk => wr_data_reg[7].CLK
clk => wr_data_reg[8].CLK
clk => wr_data_reg[9].CLK
clk => wr_data_reg[10].CLK
clk => wr_data_reg[11].CLK
clk => wr_data_reg[12].CLK
clk => wr_data_reg[13].CLK
clk => wr_data_reg[14].CLK
clk => wr_data_reg[15].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => addr_reg[8].CLK
clk => addr_reg[9].CLK
clk => addr_reg[10].CLK
clk => addr_reg[11].CLK
clk => addr_reg[12].CLK
clk => addr_reg[13].CLK
clk => addr_reg[14].CLK
clk => addr_reg[15].CLK
clk => addr_reg[16].CLK
clk => addr_reg[17].CLK
clk => addr_reg[18].CLK
clk => addr_reg[19].CLK
clk => addr_reg[20].CLK
clk => addr_reg[21].CLK
clk => addr_reg[22].CLK
clk => addr_reg[23].CLK
clk => addr_reg[24].CLK
clk => state_reg~1.DATAIN
reset_n => rd_data_reg[0].ACLR
reset_n => rd_data_reg[1].ACLR
reset_n => rd_data_reg[2].ACLR
reset_n => rd_data_reg[3].ACLR
reset_n => rd_data_reg[4].ACLR
reset_n => rd_data_reg[5].ACLR
reset_n => rd_data_reg[6].ACLR
reset_n => rd_data_reg[7].ACLR
reset_n => rd_data_reg[8].ACLR
reset_n => rd_data_reg[9].ACLR
reset_n => rd_data_reg[10].ACLR
reset_n => rd_data_reg[11].ACLR
reset_n => rd_data_reg[12].ACLR
reset_n => rd_data_reg[13].ACLR
reset_n => rd_data_reg[14].ACLR
reset_n => rd_data_reg[15].ACLR
reset_n => wr_data_reg[0].ACLR
reset_n => wr_data_reg[1].ACLR
reset_n => wr_data_reg[2].ACLR
reset_n => wr_data_reg[3].ACLR
reset_n => wr_data_reg[4].ACLR
reset_n => wr_data_reg[5].ACLR
reset_n => wr_data_reg[6].ACLR
reset_n => wr_data_reg[7].ACLR
reset_n => wr_data_reg[8].ACLR
reset_n => wr_data_reg[9].ACLR
reset_n => wr_data_reg[10].ACLR
reset_n => wr_data_reg[11].ACLR
reset_n => wr_data_reg[12].ACLR
reset_n => wr_data_reg[13].ACLR
reset_n => wr_data_reg[14].ACLR
reset_n => wr_data_reg[15].ACLR
reset_n => addr_reg[0].ACLR
reset_n => addr_reg[1].ACLR
reset_n => addr_reg[2].ACLR
reset_n => addr_reg[3].ACLR
reset_n => addr_reg[4].ACLR
reset_n => addr_reg[5].ACLR
reset_n => addr_reg[6].ACLR
reset_n => addr_reg[7].ACLR
reset_n => addr_reg[8].ACLR
reset_n => addr_reg[9].ACLR
reset_n => addr_reg[10].ACLR
reset_n => addr_reg[11].ACLR
reset_n => addr_reg[12].ACLR
reset_n => addr_reg[13].ACLR
reset_n => addr_reg[14].ACLR
reset_n => addr_reg[15].ACLR
reset_n => addr_reg[16].ACLR
reset_n => addr_reg[17].ACLR
reset_n => addr_reg[18].ACLR
reset_n => addr_reg[19].ACLR
reset_n => addr_reg[20].ACLR
reset_n => addr_reg[21].ACLR
reset_n => addr_reg[22].ACLR
reset_n => addr_reg[23].ACLR
reset_n => addr_reg[24].ACLR
reset_n => state_reg~3.DATAIN
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
rd_data[0] => rd_data_next.DATAB
rd_data[1] => rd_data_next.DATAB
rd_data[2] => rd_data_next.DATAB
rd_data[3] => rd_data_next.DATAB
rd_data[4] => rd_data_next.DATAB
rd_data[5] => rd_data_next.DATAB
rd_data[6] => rd_data_next.DATAB
rd_data[7] => rd_data_next.DATAB
rd_data[8] => rd_data_next.DATAB
rd_data[9] => rd_data_next.DATAB
rd_data[10] => rd_data_next.DATAB
rd_data[11] => rd_data_next.DATAB
rd_data[12] => rd_data_next.DATAB
rd_data[13] => rd_data_next.DATAB
rd_data[14] => rd_data_next.DATAB
rd_data[15] => rd_data_next.DATAB
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
addr[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] <= wr_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= wr_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= wr_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= wr_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= wr_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= wr_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= wr_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= wr_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data[8] <= wr_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
wr_data[9] <= wr_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
wr_data[10] <= wr_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
wr_data[11] <= wr_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
wr_data[12] <= wr_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
wr_data[13] <= wr_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
wr_data[14] <= wr_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
wr_data[15] <= wr_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
write_n <= write_n.DB_MAX_OUTPUT_PORT_TYPE
read_n <= read_n.DB_MAX_OUTPUT_PORT_TYPE
test_done <= test_done.DB_MAX_OUTPUT_PORT_TYPE
test_passed <= test_passed.DB_MAX_OUTPUT_PORT_TYPE


|fpga_sdram_test_driver|fpga_sdram_writeone_readone_test:writeone_readone_test
clk => rd_data_reg[0].CLK
clk => rd_data_reg[1].CLK
clk => rd_data_reg[2].CLK
clk => rd_data_reg[3].CLK
clk => rd_data_reg[4].CLK
clk => rd_data_reg[5].CLK
clk => rd_data_reg[6].CLK
clk => rd_data_reg[7].CLK
clk => rd_data_reg[8].CLK
clk => rd_data_reg[9].CLK
clk => rd_data_reg[10].CLK
clk => rd_data_reg[11].CLK
clk => rd_data_reg[12].CLK
clk => rd_data_reg[13].CLK
clk => rd_data_reg[14].CLK
clk => rd_data_reg[15].CLK
clk => wr_data_reg[0].CLK
clk => wr_data_reg[1].CLK
clk => wr_data_reg[2].CLK
clk => wr_data_reg[3].CLK
clk => wr_data_reg[4].CLK
clk => wr_data_reg[5].CLK
clk => wr_data_reg[6].CLK
clk => wr_data_reg[7].CLK
clk => wr_data_reg[8].CLK
clk => wr_data_reg[9].CLK
clk => wr_data_reg[10].CLK
clk => wr_data_reg[11].CLK
clk => wr_data_reg[12].CLK
clk => wr_data_reg[13].CLK
clk => wr_data_reg[14].CLK
clk => wr_data_reg[15].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => addr_reg[7].CLK
clk => addr_reg[8].CLK
clk => addr_reg[9].CLK
clk => addr_reg[10].CLK
clk => addr_reg[11].CLK
clk => addr_reg[12].CLK
clk => addr_reg[13].CLK
clk => addr_reg[14].CLK
clk => addr_reg[15].CLK
clk => addr_reg[16].CLK
clk => addr_reg[17].CLK
clk => addr_reg[18].CLK
clk => addr_reg[19].CLK
clk => addr_reg[20].CLK
clk => addr_reg[21].CLK
clk => addr_reg[22].CLK
clk => addr_reg[23].CLK
clk => addr_reg[24].CLK
clk => state_reg~1.DATAIN
reset_n => rd_data_reg[0].ACLR
reset_n => rd_data_reg[1].ACLR
reset_n => rd_data_reg[2].ACLR
reset_n => rd_data_reg[3].ACLR
reset_n => rd_data_reg[4].ACLR
reset_n => rd_data_reg[5].ACLR
reset_n => rd_data_reg[6].ACLR
reset_n => rd_data_reg[7].ACLR
reset_n => rd_data_reg[8].ACLR
reset_n => rd_data_reg[9].ACLR
reset_n => rd_data_reg[10].ACLR
reset_n => rd_data_reg[11].ACLR
reset_n => rd_data_reg[12].ACLR
reset_n => rd_data_reg[13].ACLR
reset_n => rd_data_reg[14].ACLR
reset_n => rd_data_reg[15].ACLR
reset_n => wr_data_reg[0].PRESET
reset_n => wr_data_reg[1].PRESET
reset_n => wr_data_reg[2].PRESET
reset_n => wr_data_reg[3].PRESET
reset_n => wr_data_reg[4].PRESET
reset_n => wr_data_reg[5].PRESET
reset_n => wr_data_reg[6].PRESET
reset_n => wr_data_reg[7].PRESET
reset_n => wr_data_reg[8].PRESET
reset_n => wr_data_reg[9].PRESET
reset_n => wr_data_reg[10].PRESET
reset_n => wr_data_reg[11].PRESET
reset_n => wr_data_reg[12].PRESET
reset_n => wr_data_reg[13].PRESET
reset_n => wr_data_reg[14].PRESET
reset_n => wr_data_reg[15].PRESET
reset_n => addr_reg[0].ACLR
reset_n => addr_reg[1].ACLR
reset_n => addr_reg[2].ACLR
reset_n => addr_reg[3].ACLR
reset_n => addr_reg[4].ACLR
reset_n => addr_reg[5].ACLR
reset_n => addr_reg[6].ACLR
reset_n => addr_reg[7].ACLR
reset_n => addr_reg[8].ACLR
reset_n => addr_reg[9].ACLR
reset_n => addr_reg[10].ACLR
reset_n => addr_reg[11].ACLR
reset_n => addr_reg[12].ACLR
reset_n => addr_reg[13].ACLR
reset_n => addr_reg[14].ACLR
reset_n => addr_reg[15].ACLR
reset_n => addr_reg[16].ACLR
reset_n => addr_reg[17].ACLR
reset_n => addr_reg[18].ACLR
reset_n => addr_reg[19].ACLR
reset_n => addr_reg[20].ACLR
reset_n => addr_reg[21].ACLR
reset_n => addr_reg[22].ACLR
reset_n => addr_reg[23].ACLR
reset_n => addr_reg[24].ACLR
reset_n => state_reg~3.DATAIN
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => addr_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => wr_data_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
start_n => state_next.OUTPUTSELECT
rd_data[0] => rd_data_next.DATAB
rd_data[1] => rd_data_next.DATAB
rd_data[2] => rd_data_next.DATAB
rd_data[3] => rd_data_next.DATAB
rd_data[4] => rd_data_next.DATAB
rd_data[5] => rd_data_next.DATAB
rd_data[6] => rd_data_next.DATAB
rd_data[7] => rd_data_next.DATAB
rd_data[8] => rd_data_next.DATAB
rd_data[9] => rd_data_next.DATAB
rd_data[10] => rd_data_next.DATAB
rd_data[11] => rd_data_next.DATAB
rd_data[12] => rd_data_next.DATAB
rd_data[13] => rd_data_next.DATAB
rd_data[14] => rd_data_next.DATAB
rd_data[15] => rd_data_next.DATAB
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => rd_data_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
rd_data_valid => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
wait_req => state_next.OUTPUTSELECT
addr[0] <= addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= addr_reg[21].DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= addr_reg[22].DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= addr_reg[23].DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= addr_reg[24].DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] <= wr_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= wr_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= wr_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= wr_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= wr_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= wr_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= wr_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= wr_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data[8] <= wr_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
wr_data[9] <= wr_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
wr_data[10] <= wr_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
wr_data[11] <= wr_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
wr_data[12] <= wr_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
wr_data[13] <= wr_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
wr_data[14] <= wr_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
wr_data[15] <= wr_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
write_n <= write_n.DB_MAX_OUTPUT_PORT_TYPE
read_n <= read_n.DB_MAX_OUTPUT_PORT_TYPE
test_done <= test_done.DB_MAX_OUTPUT_PORT_TYPE
test_passed <= test_passed.DB_MAX_OUTPUT_PORT_TYPE


