	.ORIG x3000;
	;AND R1, R1, #0;
	;AND R3, R3, #0;
	;AND R4, R4, #0; 	  Clearing registers

	ADD R3, R3, #-10; 	Initialize first -10
	ADD R3, R3, #-10;

	LEA R5, address; 9 cycles
	LDW R4, R5, #0; 16 cycles
loop	LDB R2, R4, #1; 16 cycles
 	ADD R1, R1, R2; 9 cycles
	LDB R2, R4, #0;
	ADD R4, R4, #1;
	ADD R3, R3, #1;
	BRn	loop;
	LEA R5, store;
	LDW R4, R5, #0;
	STW R1, R4, #0;
	HALT;
address .FILL xC000;
store	.FILL xC014;
	.END;
		
	
	
	


	
	
	
	
