/// Auto-generated register definitions for DMAMUX
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::dmamux {

// ============================================================================
// DMAMUX - DMAMUX
// Base Address: 0x40020800
// ============================================================================

/// DMAMUX Register Structure
struct DMAMUX_Registers {

    /// DMAMUX request line multiplexer channel x configuration register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_C0CR;

    /// DMAMUX request line multiplexer channel x configuration register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_C1CR;

    /// DMAMUX request line multiplexer channel x configuration register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_C2CR;

    /// DMAMUX request line multiplexer channel x configuration register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_C3CR;

    /// DMAMUX request line multiplexer channel x configuration register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_C4CR;

    /// DMAMUX request line multiplexer channel x configuration register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_C5CR;

    /// DMAMUX request line multiplexer channel x configuration register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_C6CR;
    uint8_t RESERVED_001C[100]; ///< Reserved

    /// DMAMUX request line multiplexer interrupt channel status register
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DMAMUX_CSR;

    /// DMAMUX request line multiplexer interrupt clear flag register
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t DMAMUX_CFR;
    uint8_t RESERVED_0088[120]; ///< Reserved

    /// DMAMUX request generator channel x configuration register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_RG0CR;

    /// DMAMUX request generator channel x configuration register
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_RG1CR;

    /// DMAMUX request generator channel x configuration register
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_RG2CR;

    /// DMAMUX request generator channel x configuration register
    /// Offset: 0x010C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DMAMUX_RG3CR;
    uint8_t RESERVED_0110[48]; ///< Reserved

    /// DMAMUX request generator interrupt status register
    /// Offset: 0x0140
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DMAMUX_RGSR;

    /// DMAMUX request generator interrupt clear flag register
    /// Offset: 0x0144
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t DMAMUX_RGCFR;
};

static_assert(sizeof(DMAMUX_Registers) >= 328, "DMAMUX_Registers size mismatch");

/// DMAMUX peripheral instance
inline DMAMUX_Registers* DMAMUX() {
    return reinterpret_cast<DMAMUX_Registers*>(0x40020800);
}

}  // namespace alloy::hal::st::stm32g0::dmamux
