============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/TD562/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ’≈≤©∫≠
   Run Date =   Mon Jul  8 21:06:13 2024

   Run on =     BOBBY
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 3 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  3.647369s wall, 3.515625s user + 0.156250s system = 3.671875s CPU (100.7%)

RUN-1004 : used memory is 510 MB, reserved memory is 477 MB, peak memory is 542 MB
HDL-1007 : analyze verilog file prj/sending.v
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in prj/sending.v(20)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in prj/sending.v(21)
HDL-8007 ERROR: ignore module module due to previous errors in prj/sending.v(1)
HDL-1007 : Verilog file 'prj/sending.v' ignored due to errors
HDL-1007 : analyze verilog file prj/sending.v
HDL-8007 ERROR: syntax error near 'x66' in prj/sending.v(20)
HDL-8007 ERROR: cannot assign a packed type to an unpacked type in prj/sending.v(21)
HDL-5007 WARNING: 'ADC1_data400' is not declared in prj/sending.v(102)
HDL-5007 WARNING: 'ADC1_data400' is not declared in prj/sending.v(108)
HDL-5007 WARNING: 'ADC1_data400' is not declared in prj/sending.v(109)
HDL-5007 WARNING: 'ADC1_data400' is not declared in prj/sending.v(134)
HDL-8007 ERROR: ignore module module due to previous errors in prj/sending.v(1)
HDL-1007 : Verilog file 'prj/sending.v' ignored due to errors
HDL-1007 : analyze verilog file prj/sending.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1
RUN-6001 WARNING: Failed to reset syn_1: some files can't be removed in E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/syn_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC1_flag_syn_6 will be merged with clock ADC1_flag_dup_3
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/ADC1_ouhe_t_syn_4 will be merged with clock KEY_init/ADC1_ouhe_t
PHY-1001 : clock net KEY_init/ADC2_ouhe_t_syn_4 will be merged with clock KEY_init/ADC2_ouhe_t
PHY-1001 : clock net KEY_init/CLK_5_syn_4 will be merged with clock KEY_init/CLK_5
PHY-1001 : clock net KEY_init/bianyan_flag_t_syn_4 will be merged with clock KEY_init/bianyan_flag_t
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : net divider_init/clk_in will be routed on clock mesh
PHY-1001 : clock net sending_init/UART_flag_syn_4 will be merged with clock sending_init/UART_flag
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 5 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  1.424565s wall, 1.375000s user + 0.109375s system = 1.484375s CPU (104.2%)

RUN-1004 : used memory is 701 MB, reserved memory is 624 MB, peak memory is 734 MB
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.426417s wall, 0.250000s user + 0.187500s system = 0.437500s CPU (6.8%)

RUN-1004 : used memory is 739 MB, reserved memory is 659 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.815897s wall, 0.312500s user + 0.203125s system = 0.515625s CPU (7.6%)

RUN-1004 : used memory is 739 MB, reserved memory is 659 MB, peak memory is 755 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.376380s wall, 0.187500s user + 0.187500s system = 0.375000s CPU (5.9%)

RUN-1004 : used memory is 740 MB, reserved memory is 660 MB, peak memory is 757 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.763860s wall, 0.265625s user + 0.203125s system = 0.468750s CPU (6.9%)

RUN-1004 : used memory is 740 MB, reserved memory is 660 MB, peak memory is 757 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit WYSWD_Runs/phy_1/WYSWD.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.456655s wall, 0.171875s user + 0.281250s system = 0.453125s CPU (7.0%)

RUN-1004 : used memory is 737 MB, reserved memory is 657 MB, peak memory is 757 MB
RUN-1003 : finish command "download -bit WYSWD_Runs\phy_1\WYSWD.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.842366s wall, 0.250000s user + 0.281250s system = 0.531250s CPU (7.8%)

RUN-1004 : used memory is 737 MB, reserved memory is 657 MB, peak memory is 757 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "svfgen -scan_mode prog_spi -level 1 -bit WYSWD_Runs/phy_1/WYSWD.bit -svf al_devicechain/WYSWD_L1.svf -opt no_comment -tool tde -bg_mode no -len_mode normal -rf_mode yes -bypass 11111111 -freq 1MHz"
RUN-1002 : start command "program_svf -svf al_devicechain/WYSWD_L1.svf -spd 6 -cable 0"
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
