# Publications Using BrainCog 
## Software-Hardware Co-design


### Hardware Acceleration
| Papers                                                       | Codes                                    | Publisher                                                    |
| ------------------------------------------------------------ | ---------------------------------------- | ------------------------------------------------------------ |
| [FireFly: A High-Throughput and Reconfigurable Hardware Accelerator for Spiking Neural Networks](https://ieeexplore.ieee.org/abstract/document/10143752) | https://github.com/adamgallas/FireFly-v1 | IEEE Transactions on Very Large Scale Integration (VLSI) Systems |
| [FireFly v2: Advancing Hardware Support for High-Performance Spiking Neural Network With a Spatiotemporal FPGA Accelerator](https://ieeexplore.ieee.org/abstract/document/10478105) | https://github.com/adamgallas/FireFly-v2 | IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems |
| [Revealing Untapped DSP Optimization Potentials for FPGA-Based Systolic Matrix Engines](https://ieeexplore.ieee.org/abstract/document/10705564) | https://github.com/adamgallas/SpinalDLA  | 2024 34th International Conference on Field-Programmable Logic and Applications (FPL) |
| [FireFly-S: Exploiting Dual-Side Sparsity for Spiking Neural Networks Acceleration With Reconfigurable Spatial Architecture](https://ieeexplore.ieee.org/document/10754657) |                                          | IEEE Transactions on Circuits and Systems I: Regular Papers  |
| Pushing up to the Limit of Memory Bandwidth and Capacity Utilization for Efficient LLM Decoding on Embedded FPGA |                                          | 2025 Design, Automation & Test in Europe Conference & Exhibition (DATE) |

