Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.1.281.2

Thu Mar 26 11:30:08 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Addatone_ICE40_impl_1.tws Addatone_ICE40_impl_1_syn.udb -gui -msgset D:/Eurorack/Addatone/Addatone_ICE40/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock Main_Clock
        2.2  Clock pll_48/i_Clock_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/u_PLL_B/OUTCORE }] 
create_clock -name {pll_48/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "Main_Clock"
=======================
create_generated_clock -name {Main_Clock} -source [get_pins {pll_48/u_PLL_B/REFERENCECLK}] -multiply_by 4 [get_pins {pll_48/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From Main_Clock                        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          45.557 ns |         21.951 MHz 
Minimum Pulse Width Period              |                                                              
-------------------------               |                                                              
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock Main_Clock            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_48/i_Clock_c                  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_48/i_Clock_c"
=======================
create_clock -name {pll_48/i_Clock_c} -period 83.3333333333333 [get_nets i_Clock_c]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_48/i_Clock_c         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_48/i_Clock_c                  |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |           1.340 ns |        746.269 MHz 
Minimum Pulse Width Period              |                                                              
-------------------------               |                                                              
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RCLK (MPW)                                                                
                                        |   (50% duty cycle) |           1.340 ns |        746.269 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_48/i_Clock_c         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From Main_Clock                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 72.9817%

3.1.2  Timing Errors
---------------------
Timing Errors: 32 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 745.493 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sample_position/Accumulated_Offset_i0_i10/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i9/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i8/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i7/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i6/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i5/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i4/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i3/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i2/SR              
                                         |  -24.725 ns 
sample_position/Accumulated_Offset_i0_i1/SR              
                                         |  -24.725 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          32 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0/iCE40UP.sp4k/RADDR9              
                                         |    1.565 ns 
sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0/iCE40UP.sp4k/RADDR10              
                                         |    1.565 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR0              
                                         |    1.565 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR1              
                                         |    1.565 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR2              
                                         |    1.565 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR3              
                                         |    1.565 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR4              
                                         |    1.565 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR5              
                                         |    1.565 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR6              
                                         |    1.565 ns 
sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR7              
                                         |    1.565 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
sample_output/dac/o_SPI_Data/Q          |          No required time
sample_output/dac/o_SPI_CS/Q            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
Harmonic__i0/SR                         |           No arrival time
SM_Top__i2/SR                           |           No arrival time
SM_Top__i1/SR                           |           No arrival time
Adder_Start__i0/SR                      |           No arrival time
sample_output/r_Sample_R__i3/SR         |           No arrival time
sample_output/r_Sample_R__i4/SR         |           No arrival time
sample_output/r_Sample_R__i5/SR         |           No arrival time
sample_output/r_Sample_R__i6/SR         |           No arrival time
sample_output/r_Sample_R__i7/SR         |           No arrival time
sample_output/r_Sample_R__i8/SR         |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       234
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 4 Start or End Points      |           Type           
-------------------------------------------------------------------
test                                    |                    output
o_DAC_MOSI                              |                    output
o_DAC_SCK                               |                    output
o_DAC_CS                                |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         4
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
Harmonic_Scale_i0                       |                  No Clock
Frequency_i5                            |                  No Clock
test_i0                                 |                  No Clock
Frequency_i2                            |                  No Clock
Frequency_i1                            |                  No Clock
Frequency_i4                            |                  No Clock
Frequency_i0                            |                  No Clock
Comb_Interval_i3                        |                  No Clock
Frequency_i3                            |                  No Clock
Frequency_i7                            |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       153
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i10/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i9/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i8/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i7/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i6/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i5/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i4/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i3/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i2/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/Accumulated_Frequency_849__i0/Q  (FD1P3XZ)
Path End         : sample_position/Accumulated_Offset_i0_i1/SR  (FD1P3XZ)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 18
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -24.724 ns  (Failed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/Accumulated_Frequency_849__i0/CK->sample_position/Accumulated_Frequency_849__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  4       
sample_position/Accumulated_Frequency[0]                  NET DELAY      0.280        20.496  1       
sample_position/LessThan_5_i4_4_lut/D->sample_position/LessThan_5_i4_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477        20.973  1       
sample_position/n4_adj_1141                               NET DELAY      2.075        23.048  1       
sample_position/LessThan_5_i6_3_lut/A->sample_position/LessThan_5_i6_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        23.525  1       
sample_position/n6_adj_1140                               NET DELAY      2.075        25.600  1       
sample_position/LessThan_5_i8_3_lut/A->sample_position/LessThan_5_i8_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        26.077  1       
sample_position/n8_adj_1139                               NET DELAY      2.075        28.152  1       
sample_position/LessThan_5_i10_3_lut/A->sample_position/LessThan_5_i10_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        28.629  1       
sample_position/n10_adj_1138                              NET DELAY      2.075        30.704  1       
sample_position/LessThan_5_i12_3_lut/A->sample_position/LessThan_5_i12_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        31.181  1       
sample_position/n12_adj_1137                              NET DELAY      2.075        33.256  1       
sample_position/LessThan_5_i14_3_lut/A->sample_position/LessThan_5_i14_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        33.733  1       
sample_position/n14_adj_1136                              NET DELAY      2.075        35.808  1       
sample_position/LessThan_5_i16_3_lut/A->sample_position/LessThan_5_i16_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        36.285  1       
sample_position/n16_adj_1135                              NET DELAY      2.075        38.360  1       
sample_position/LessThan_5_i18_3_lut/A->sample_position/LessThan_5_i18_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        38.837  1       
sample_position/n18                                       NET DELAY      2.075        40.912  1       
sample_position/LessThan_5_i20_3_lut/A->sample_position/LessThan_5_i20_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        41.389  1       
sample_position/n20                                       NET DELAY      2.075        43.464  1       
sample_position/LessThan_5_i22_3_lut/A->sample_position/LessThan_5_i22_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        43.941  1       
sample_position/n22                                       NET DELAY      2.075        46.016  1       
sample_position/LessThan_5_i24_3_lut/A->sample_position/LessThan_5_i24_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        46.493  1       
sample_position/n24                                       NET DELAY      2.075        48.568  1       
sample_position/LessThan_5_i26_3_lut/A->sample_position/LessThan_5_i26_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        49.045  1       
sample_position/n26                                       NET DELAY      2.075        51.120  1       
sample_position/LessThan_5_i28_3_lut/A->sample_position/LessThan_5_i28_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        51.597  1       
sample_position/n28                                       NET DELAY      2.075        53.672  1       
sample_position/LessThan_5_i30_3_lut/A->sample_position/LessThan_5_i30_3_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.477        54.149  1       
sample_position/n30                                       NET DELAY      2.075        56.224  1       
sample_position/i1_4_lut_adj_395/A->sample_position/i1_4_lut_adj_395/Z
                                          LUT4            A_TO_Z_DELAY   0.477        56.701  1       
sample_position/n4_adj_1133                               NET DELAY      2.075        58.776  1       
sample_position/i3_4_lut_adj_393/D->sample_position/i3_4_lut_adj_393/Z
                                          LUT4            D_TO_Z_DELAY   0.477        59.253  17      
sample_position/n5290                                     NET DELAY      2.075        61.328  1       
sample_position/i3321_2_lut/A->sample_position/i3321_2_lut/Z
                                          LUT4            A_TO_Z_DELAY   0.450        61.778  16      
sample_position/n5666 ( SR )                              NET DELAY      2.075        63.853  1       



                                                          CONSTRAINT      0.000        20.833  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225        23.058  360     
Main_Clock ( CK )                                         NET DELAY      16.600        39.658  1       
                                                          Uncertainty     0.000        39.658  
                                                          Setup time      0.530        39.128  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                          39.128  
Arrival Time                                                                          -63.853  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Failed)                                                                  -24.724  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/LUT_Pos__i9/Q  (FD1P3XZ)
Path End         : sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0/iCE40UP.sp4k/RADDR9  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/LUT_Pos__i9/CK->sample_position/LUT_Pos__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  16      
sample_position/LUT_Pos[9] ( RADDR9 )                     NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sample_position/LUT_Pos__i10/Q  (FD1P3XZ)
Path End         : sample_position/sin_lut/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0/iCE40UP.sp4k/RADDR10  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



sample_position/LUT_Pos__i10/CK->sample_position/LUT_Pos__i10/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  16      
sample_position/LUT_Pos[10] ( RADDR10 )                   NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i0/Q  (FD1P3XZ)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR0  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



Harmonic__i0/CK->Harmonic__i0/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  23      
Harmonic[0] ( RADDR0 )                                    NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i1/Q  (FD1P3XZ)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR1  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



Harmonic__i1/CK->Harmonic__i1/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  5       
Harmonic[1] ( RADDR1 )                                    NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i2/Q  (FD1P3XZ)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR2  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



Harmonic__i2/CK->Harmonic__i2/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  5       
Harmonic[2] ( RADDR2 )                                    NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i3/Q  (FD1P3XZ)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR3  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



Harmonic__i3/CK->Harmonic__i3/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  5       
Harmonic[3] ( RADDR3 )                                    NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i4/Q  (FD1P3XZ)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR4  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



Harmonic__i4/CK->Harmonic__i4/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  5       
Harmonic[4] ( RADDR4 )                                    NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i5/Q  (FD1P3XZ)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR5  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



Harmonic__i5/CK->Harmonic__i5/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  5       
Harmonic[5] ( RADDR5 )                                    NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i6/Q  (FD1P3XZ)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR6  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



Harmonic__i6/CK->Harmonic__i6/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  5       
Harmonic[6] ( RADDR6 )                                    NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Harmonic__i7/Q  (FD1P3XZ)
Path End         : sample_position/sp_ram/lscc_ram_dq_inst/inst0/PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0/iCE40UP.sp4k/RADDR7  (EBR_B)
Source Clock     : Main_Clock
Destination Clock: Main_Clock
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.565 ns  (Passed)

Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock                                                NET DELAY      16.600        18.825  1       



Harmonic__i7/CK->Harmonic__i7/Q           FD1P3XZ         CK_TO_Q_DELAY  1.391        20.216  5       
Harmonic[7] ( RADDR7 )                                    NET DELAY      0.280        20.496  1       



                                                          CONSTRAINT      0.000         0.000  1       
pll_48/u_PLL_B/OUTCORE                    PLL_B           CLOCK LATENCY   2.225         2.225  360     
Main_Clock ( RCLK )                                       NET DELAY      16.600        18.825  1       
                                                          Uncertainty     0.000        18.825  
                                                          Hold time       0.106        18.931  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Required Time                                                                         -18.931  
Arrival Time                                                                           20.496  
----------------------------------------  --------------  -------------  ------  ------------  ------  
Path Slack  (Passed)                                                                    1.565  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

