INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab8_SevenSegmentController/Lab8_SevenSegmentController.srcs/sources_1/new/SevenSegmentControl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentControl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "J:/ECEN 220 Labs/Lab8_SevenSegmentController/Lab8_SevenSegmentController.srcs/sources_1/new/SevenSegmentControlTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentControlTop
INFO: [VRFC 10-2263] Analyzing Verilog file "J:/ECEN 220 Labs/Lab8_SevenSegmentController/Lab8_SevenSegmentController.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
