//  (c) Cologne Chip AG
//  Config File Data for FPGA programmingtop_00     Version: Version 4.2 (1 May 2024)
//  Compile Time: 2024-05-10 11:57:45
//  Program Run:  2024-06-08 21:00:06
//  Program Call: /home/user/FPGA/GateMate/cc-toolchain-linux/bin/p_r/p_r -i net/top_synth.v -o top -ccf top.ccf -cCP 
//  File Type:    CFG


// Config Command Path   CMD_PATH
// ---------------------------------
D9 // Command: CMD_PATH      addr: 32'h0000 0000
01 // Length: 1
ED // -- CRC low byte
96 // -- CRC high byte
10  // _prog 
4D // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4


// Config PLL                  CMD_PLL
// ---------------------------------
C1 // Command: CMD_PLL      addr: 32'h0000 0010
18 // Length: 24
FC // -- CRC low byte
40 // -- CRC high byte
00  //  0 PLL Config data 0
00  //  1 PLL Config data 1
00  //  2 PLL Config data 2
00  //  3 PLL Config data 3
00  //  4 PLL Config data 4
00  //  5 PLL Config data 5
00  //  6 PLL Config data 6
00  //  7 PLL Config data 7
00  //  8 PLL Config data 8
00  //  9 PLL Config data 9
00  // 10 PLL Config data 10
00  // 11 PLL Config data 11
00  // 12 Config data for clock matrix CLKIN PLL0
00  // 13 Config data for clock matrix CLKIN PLL1
00  // 14 Config data for clock matrix CLKIN PLL2
00  // 15 Config data for clock matrix CLKIN PLL3
10  // 16 Config data for clock matrix CLKMUX PLL0 byte 0
00  // 17 Config data for clock matrix CLKMUX PLL0 byte 1
00  // 18 Config data for clock matrix CLKMUX PLL1 byte 0
00  // 19 Config data for clock matrix CLKMUX PLL1 byte 1
00  // 20 Config data for clock matrix CLKMUX PLL2 byte 0
00  // 21 Config data for clock matrix CLKMUX PLL2 byte 1
00  // 22 Config data for clock matrix CLKMUX PLL3 byte 0
00  // 23 Config data for clock matrix CLKMUX PLL3 byte 1
8B // -- CRC low byte
D6 // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
00  // NOP     5
00  // NOP     6


// Config Latches on x-1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0034     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
00 // y_sel: -1
DE // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 003C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x-1y-2
00  // 14 bottom_edge_EN1 at x-1y-2
00  // 15 bottom_edge_EN2 at x-1y-2
00  // 16 bottom_edge_EN3 at x-1y-2
00  // 17 bottom_edge_EN4 at x-1y-2
00  // 18 bottom_edge_EN5 at x-1y-2
00  // 19 bottom_edge_EN0 at x0y-2
00  // 20 bottom_edge_EN1 at x0y-2
00  // 21 bottom_edge_EN2 at x0y-2
00  // 22 bottom_edge_EN3 at x0y-2
00  // 23 bottom_edge_EN4 at x0y-2
00  // 24 bottom_edge_EN5 at x0y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y-1 SB_BIG plane 1
12  // 65 x-1y-1 SB_BIG plane 1
00  // 66 x-1y-1 SB_DRIVE plane 2,1
48  // 67 x-1y-1 SB_BIG plane 2
12  // 68 x-1y-1 SB_BIG plane 2
48  // 69 x-1y-1 SB_BIG plane 3
12  // 70 x-1y-1 SB_BIG plane 3
00  // 71 x-1y-1 SB_DRIVE plane 4,3
48  // 72 x-1y-1 SB_BIG plane 4
12  // 73 x-1y-1 SB_BIG plane 4
48  // 74 x-1y-1 SB_BIG plane 5
12  // 75 x-1y-1 SB_BIG plane 5
00  // 76 x-1y-1 SB_DRIVE plane 6,5
48  // 77 x-1y-1 SB_BIG plane 6
12  // 78 x-1y-1 SB_BIG plane 6
48  // 79 x-1y-1 SB_BIG plane 7
12  // 80 x-1y-1 SB_BIG plane 7
00  // 81 x-1y-1 SB_DRIVE plane 8,7
48  // 82 x-1y-1 SB_BIG plane 8
12  // 83 x-1y-1 SB_BIG plane 8
48  // 84 x-1y-1 SB_BIG plane 9
12  // 85 x-1y-1 SB_BIG plane 9
00  // 86 x-1y-1 SB_DRIVE plane 10,9
48  // 87 x-1y-1 SB_BIG plane 10
12  // 88 x-1y-1 SB_BIG plane 10
48  // 89 x-1y-1 SB_BIG plane 11
12  // 90 x-1y-1 SB_BIG plane 11
00  // 91 x-1y-1 SB_DRIVE plane 12,11
48  // 92 x-1y-1 SB_BIG plane 12
12  // 93 x-1y-1 SB_BIG plane 12
A8  // 94 x0y0 SB_SML plane 1
82  // 95 x0y0 SB_SML plane 2,1
2A  // 96 x0y0 SB_SML plane 2
A8  // 97 x0y0 SB_SML plane 3
82  // 98 x0y0 SB_SML plane 4,3
2A  // 99 x0y0 SB_SML plane 4
A8  // 100 x0y0 SB_SML plane 5
82  // 101 x0y0 SB_SML plane 6,5
2A  // 102 x0y0 SB_SML plane 6
A8  // 103 x0y0 SB_SML plane 7
82  // 104 x0y0 SB_SML plane 8,7
2A  // 105 x0y0 SB_SML plane 8
A8  // 106 x0y0 SB_SML plane 9
82  // 107 x0y0 SB_SML plane 10,9
2A  // 108 x0y0 SB_SML plane 10
A8  // 109 x0y0 SB_SML plane 11
82  // 110 x0y0 SB_SML plane 12,11
2A  // 111 x0y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 00B2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
00 // y_sel: -1
06 // -- CRC low byte
E5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 00BA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x1y-2
00  // 14 bottom_edge_EN1 at x1y-2
00  // 15 bottom_edge_EN2 at x1y-2
00  // 16 bottom_edge_EN3 at x1y-2
00  // 17 bottom_edge_EN4 at x1y-2
00  // 18 bottom_edge_EN5 at x1y-2
00  // 19 bottom_edge_EN0 at x2y-2
00  // 20 bottom_edge_EN1 at x2y-2
00  // 21 bottom_edge_EN2 at x2y-2
00  // 22 bottom_edge_EN3 at x2y-2
00  // 23 bottom_edge_EN4 at x2y-2
00  // 24 bottom_edge_EN5 at x2y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x2y0 SB_BIG plane 1
12  // 65 x2y0 SB_BIG plane 1
00  // 66 x2y0 SB_DRIVE plane 2,1
48  // 67 x2y0 SB_BIG plane 2
12  // 68 x2y0 SB_BIG plane 2
48  // 69 x2y0 SB_BIG plane 3
12  // 70 x2y0 SB_BIG plane 3
00  // 71 x2y0 SB_DRIVE plane 4,3
48  // 72 x2y0 SB_BIG plane 4
12  // 73 x2y0 SB_BIG plane 4
48  // 74 x2y0 SB_BIG plane 5
12  // 75 x2y0 SB_BIG plane 5
00  // 76 x2y0 SB_DRIVE plane 6,5
48  // 77 x2y0 SB_BIG plane 6
12  // 78 x2y0 SB_BIG plane 6
48  // 79 x2y0 SB_BIG plane 7
12  // 80 x2y0 SB_BIG plane 7
00  // 81 x2y0 SB_DRIVE plane 8,7
48  // 82 x2y0 SB_BIG plane 8
12  // 83 x2y0 SB_BIG plane 8
48  // 84 x2y0 SB_BIG plane 9
12  // 85 x2y0 SB_BIG plane 9
00  // 86 x2y0 SB_DRIVE plane 10,9
48  // 87 x2y0 SB_BIG plane 10
12  // 88 x2y0 SB_BIG plane 10
48  // 89 x2y0 SB_BIG plane 11
12  // 90 x2y0 SB_BIG plane 11
00  // 91 x2y0 SB_DRIVE plane 12,11
48  // 92 x2y0 SB_BIG plane 12
12  // 93 x2y0 SB_BIG plane 12
A8  // 94 x1y-1 SB_SML plane 1
82  // 95 x1y-1 SB_SML plane 2,1
2A  // 96 x1y-1 SB_SML plane 2
A8  // 97 x1y-1 SB_SML plane 3
82  // 98 x1y-1 SB_SML plane 4,3
2A  // 99 x1y-1 SB_SML plane 4
A8  // 100 x1y-1 SB_SML plane 5
82  // 101 x1y-1 SB_SML plane 6,5
2A  // 102 x1y-1 SB_SML plane 6
A8  // 103 x1y-1 SB_SML plane 7
82  // 104 x1y-1 SB_SML plane 8,7
2A  // 105 x1y-1 SB_SML plane 8
A8  // 106 x1y-1 SB_SML plane 9
82  // 107 x1y-1 SB_SML plane 10,9
2A  // 108 x1y-1 SB_SML plane 10
A8  // 109 x1y-1 SB_SML plane 11
82  // 110 x1y-1 SB_SML plane 12,11
2A  // 111 x1y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0130     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
00 // y_sel: -1
6E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0138
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x3y-2
00  // 14 bottom_edge_EN1 at x3y-2
00  // 15 bottom_edge_EN2 at x3y-2
00  // 16 bottom_edge_EN3 at x3y-2
00  // 17 bottom_edge_EN4 at x3y-2
00  // 18 bottom_edge_EN5 at x3y-2
00  // 19 bottom_edge_EN0 at x4y-2
00  // 20 bottom_edge_EN1 at x4y-2
00  // 21 bottom_edge_EN2 at x4y-2
00  // 22 bottom_edge_EN3 at x4y-2
00  // 23 bottom_edge_EN4 at x4y-2
00  // 24 bottom_edge_EN5 at x4y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x3y-1 SB_BIG plane 1
12  // 65 x3y-1 SB_BIG plane 1
00  // 66 x3y-1 SB_DRIVE plane 2,1
48  // 67 x3y-1 SB_BIG plane 2
12  // 68 x3y-1 SB_BIG plane 2
48  // 69 x3y-1 SB_BIG plane 3
12  // 70 x3y-1 SB_BIG plane 3
00  // 71 x3y-1 SB_DRIVE plane 4,3
48  // 72 x3y-1 SB_BIG plane 4
12  // 73 x3y-1 SB_BIG plane 4
48  // 74 x3y-1 SB_BIG plane 5
12  // 75 x3y-1 SB_BIG plane 5
00  // 76 x3y-1 SB_DRIVE plane 6,5
48  // 77 x3y-1 SB_BIG plane 6
12  // 78 x3y-1 SB_BIG plane 6
48  // 79 x3y-1 SB_BIG plane 7
12  // 80 x3y-1 SB_BIG plane 7
00  // 81 x3y-1 SB_DRIVE plane 8,7
48  // 82 x3y-1 SB_BIG plane 8
12  // 83 x3y-1 SB_BIG plane 8
48  // 84 x3y-1 SB_BIG plane 9
12  // 85 x3y-1 SB_BIG plane 9
00  // 86 x3y-1 SB_DRIVE plane 10,9
48  // 87 x3y-1 SB_BIG plane 10
12  // 88 x3y-1 SB_BIG plane 10
48  // 89 x3y-1 SB_BIG plane 11
12  // 90 x3y-1 SB_BIG plane 11
00  // 91 x3y-1 SB_DRIVE plane 12,11
48  // 92 x3y-1 SB_BIG plane 12
12  // 93 x3y-1 SB_BIG plane 12
A8  // 94 x4y0 SB_SML plane 1
82  // 95 x4y0 SB_SML plane 2,1
2A  // 96 x4y0 SB_SML plane 2
A8  // 97 x4y0 SB_SML plane 3
82  // 98 x4y0 SB_SML plane 4,3
2A  // 99 x4y0 SB_SML plane 4
A8  // 100 x4y0 SB_SML plane 5
82  // 101 x4y0 SB_SML plane 6,5
2A  // 102 x4y0 SB_SML plane 6
A8  // 103 x4y0 SB_SML plane 7
82  // 104 x4y0 SB_SML plane 8,7
2A  // 105 x4y0 SB_SML plane 8
A8  // 106 x4y0 SB_SML plane 9
82  // 107 x4y0 SB_SML plane 10,9
2A  // 108 x4y0 SB_SML plane 10
A8  // 109 x4y0 SB_SML plane 11
82  // 110 x4y0 SB_SML plane 12,11
2A  // 111 x4y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 01AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
00 // y_sel: -1
B6 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 01B6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x5y-2
00  // 14 bottom_edge_EN1 at x5y-2
00  // 15 bottom_edge_EN2 at x5y-2
00  // 16 bottom_edge_EN3 at x5y-2
00  // 17 bottom_edge_EN4 at x5y-2
00  // 18 bottom_edge_EN5 at x5y-2
00  // 19 bottom_edge_EN0 at x6y-2
00  // 20 bottom_edge_EN1 at x6y-2
00  // 21 bottom_edge_EN2 at x6y-2
00  // 22 bottom_edge_EN3 at x6y-2
00  // 23 bottom_edge_EN4 at x6y-2
00  // 24 bottom_edge_EN5 at x6y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x6y0 SB_BIG plane 1
12  // 65 x6y0 SB_BIG plane 1
00  // 66 x6y0 SB_DRIVE plane 2,1
48  // 67 x6y0 SB_BIG plane 2
12  // 68 x6y0 SB_BIG plane 2
48  // 69 x6y0 SB_BIG plane 3
12  // 70 x6y0 SB_BIG plane 3
00  // 71 x6y0 SB_DRIVE plane 4,3
48  // 72 x6y0 SB_BIG plane 4
12  // 73 x6y0 SB_BIG plane 4
48  // 74 x6y0 SB_BIG plane 5
12  // 75 x6y0 SB_BIG plane 5
00  // 76 x6y0 SB_DRIVE plane 6,5
48  // 77 x6y0 SB_BIG plane 6
12  // 78 x6y0 SB_BIG plane 6
48  // 79 x6y0 SB_BIG plane 7
12  // 80 x6y0 SB_BIG plane 7
00  // 81 x6y0 SB_DRIVE plane 8,7
48  // 82 x6y0 SB_BIG plane 8
12  // 83 x6y0 SB_BIG plane 8
48  // 84 x6y0 SB_BIG plane 9
12  // 85 x6y0 SB_BIG plane 9
00  // 86 x6y0 SB_DRIVE plane 10,9
48  // 87 x6y0 SB_BIG plane 10
12  // 88 x6y0 SB_BIG plane 10
48  // 89 x6y0 SB_BIG plane 11
12  // 90 x6y0 SB_BIG plane 11
00  // 91 x6y0 SB_DRIVE plane 12,11
48  // 92 x6y0 SB_BIG plane 12
12  // 93 x6y0 SB_BIG plane 12
A8  // 94 x5y-1 SB_SML plane 1
82  // 95 x5y-1 SB_SML plane 2,1
2A  // 96 x5y-1 SB_SML plane 2
A8  // 97 x5y-1 SB_SML plane 3
82  // 98 x5y-1 SB_SML plane 4,3
2A  // 99 x5y-1 SB_SML plane 4
A8  // 100 x5y-1 SB_SML plane 5
82  // 101 x5y-1 SB_SML plane 6,5
2A  // 102 x5y-1 SB_SML plane 6
A8  // 103 x5y-1 SB_SML plane 7
82  // 104 x5y-1 SB_SML plane 8,7
2A  // 105 x5y-1 SB_SML plane 8
A8  // 106 x5y-1 SB_SML plane 9
82  // 107 x5y-1 SB_SML plane 10,9
2A  // 108 x5y-1 SB_SML plane 10
A8  // 109 x5y-1 SB_SML plane 11
82  // 110 x5y-1 SB_SML plane 12,11
2A  // 111 x5y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 022C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
00 // y_sel: -1
BE // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0234
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x7y-2
00  // 14 bottom_edge_EN1 at x7y-2
00  // 15 bottom_edge_EN2 at x7y-2
00  // 16 bottom_edge_EN3 at x7y-2
00  // 17 bottom_edge_EN4 at x7y-2
00  // 18 bottom_edge_EN5 at x7y-2
00  // 19 bottom_edge_EN0 at x8y-2
00  // 20 bottom_edge_EN1 at x8y-2
00  // 21 bottom_edge_EN2 at x8y-2
00  // 22 bottom_edge_EN3 at x8y-2
00  // 23 bottom_edge_EN4 at x8y-2
00  // 24 bottom_edge_EN5 at x8y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x7y-1 SB_BIG plane 1
12  // 65 x7y-1 SB_BIG plane 1
00  // 66 x7y-1 SB_DRIVE plane 2,1
48  // 67 x7y-1 SB_BIG plane 2
12  // 68 x7y-1 SB_BIG plane 2
48  // 69 x7y-1 SB_BIG plane 3
12  // 70 x7y-1 SB_BIG plane 3
00  // 71 x7y-1 SB_DRIVE plane 4,3
48  // 72 x7y-1 SB_BIG plane 4
12  // 73 x7y-1 SB_BIG plane 4
48  // 74 x7y-1 SB_BIG plane 5
12  // 75 x7y-1 SB_BIG plane 5
00  // 76 x7y-1 SB_DRIVE plane 6,5
48  // 77 x7y-1 SB_BIG plane 6
12  // 78 x7y-1 SB_BIG plane 6
48  // 79 x7y-1 SB_BIG plane 7
12  // 80 x7y-1 SB_BIG plane 7
00  // 81 x7y-1 SB_DRIVE plane 8,7
48  // 82 x7y-1 SB_BIG plane 8
12  // 83 x7y-1 SB_BIG plane 8
48  // 84 x7y-1 SB_BIG plane 9
12  // 85 x7y-1 SB_BIG plane 9
00  // 86 x7y-1 SB_DRIVE plane 10,9
48  // 87 x7y-1 SB_BIG plane 10
12  // 88 x7y-1 SB_BIG plane 10
48  // 89 x7y-1 SB_BIG plane 11
12  // 90 x7y-1 SB_BIG plane 11
00  // 91 x7y-1 SB_DRIVE plane 12,11
48  // 92 x7y-1 SB_BIG plane 12
12  // 93 x7y-1 SB_BIG plane 12
A8  // 94 x8y0 SB_SML plane 1
82  // 95 x8y0 SB_SML plane 2,1
2A  // 96 x8y0 SB_SML plane 2
A8  // 97 x8y0 SB_SML plane 3
82  // 98 x8y0 SB_SML plane 4,3
2A  // 99 x8y0 SB_SML plane 4
A8  // 100 x8y0 SB_SML plane 5
82  // 101 x8y0 SB_SML plane 6,5
2A  // 102 x8y0 SB_SML plane 6
A8  // 103 x8y0 SB_SML plane 7
82  // 104 x8y0 SB_SML plane 8,7
2A  // 105 x8y0 SB_SML plane 8
A8  // 106 x8y0 SB_SML plane 9
82  // 107 x8y0 SB_SML plane 10,9
2A  // 108 x8y0 SB_SML plane 10
A8  // 109 x8y0 SB_SML plane 11
82  // 110 x8y0 SB_SML plane 12,11
2A  // 111 x8y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 02AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
00 // y_sel: -1
66 // -- CRC low byte
82 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 02B2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x9y-2
00  // 14 bottom_edge_EN1 at x9y-2
00  // 15 bottom_edge_EN2 at x9y-2
00  // 16 bottom_edge_EN3 at x9y-2
00  // 17 bottom_edge_EN4 at x9y-2
00  // 18 bottom_edge_EN5 at x9y-2
00  // 19 bottom_edge_EN0 at x10y-2
00  // 20 bottom_edge_EN1 at x10y-2
00  // 21 bottom_edge_EN2 at x10y-2
00  // 22 bottom_edge_EN3 at x10y-2
00  // 23 bottom_edge_EN4 at x10y-2
00  // 24 bottom_edge_EN5 at x10y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x10y0 SB_BIG plane 1
12  // 65 x10y0 SB_BIG plane 1
00  // 66 x10y0 SB_DRIVE plane 2,1
48  // 67 x10y0 SB_BIG plane 2
12  // 68 x10y0 SB_BIG plane 2
48  // 69 x10y0 SB_BIG plane 3
12  // 70 x10y0 SB_BIG plane 3
00  // 71 x10y0 SB_DRIVE plane 4,3
48  // 72 x10y0 SB_BIG plane 4
12  // 73 x10y0 SB_BIG plane 4
48  // 74 x10y0 SB_BIG plane 5
12  // 75 x10y0 SB_BIG plane 5
00  // 76 x10y0 SB_DRIVE plane 6,5
48  // 77 x10y0 SB_BIG plane 6
12  // 78 x10y0 SB_BIG plane 6
48  // 79 x10y0 SB_BIG plane 7
12  // 80 x10y0 SB_BIG plane 7
00  // 81 x10y0 SB_DRIVE plane 8,7
48  // 82 x10y0 SB_BIG plane 8
12  // 83 x10y0 SB_BIG plane 8
48  // 84 x10y0 SB_BIG plane 9
12  // 85 x10y0 SB_BIG plane 9
00  // 86 x10y0 SB_DRIVE plane 10,9
48  // 87 x10y0 SB_BIG plane 10
12  // 88 x10y0 SB_BIG plane 10
48  // 89 x10y0 SB_BIG plane 11
12  // 90 x10y0 SB_BIG plane 11
00  // 91 x10y0 SB_DRIVE plane 12,11
48  // 92 x10y0 SB_BIG plane 12
12  // 93 x10y0 SB_BIG plane 12
A8  // 94 x9y-1 SB_SML plane 1
82  // 95 x9y-1 SB_SML plane 2,1
2A  // 96 x9y-1 SB_SML plane 2
A8  // 97 x9y-1 SB_SML plane 3
82  // 98 x9y-1 SB_SML plane 4,3
2A  // 99 x9y-1 SB_SML plane 4
A8  // 100 x9y-1 SB_SML plane 5
82  // 101 x9y-1 SB_SML plane 6,5
2A  // 102 x9y-1 SB_SML plane 6
A8  // 103 x9y-1 SB_SML plane 7
82  // 104 x9y-1 SB_SML plane 8,7
2A  // 105 x9y-1 SB_SML plane 8
A8  // 106 x9y-1 SB_SML plane 9
82  // 107 x9y-1 SB_SML plane 10,9
2A  // 108 x9y-1 SB_SML plane 10
A8  // 109 x9y-1 SB_SML plane 11
82  // 110 x9y-1 SB_SML plane 12,11
2A  // 111 x9y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0328     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
00 // y_sel: -1
0E // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0330
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x11y-2
00  // 14 bottom_edge_EN1 at x11y-2
00  // 15 bottom_edge_EN2 at x11y-2
00  // 16 bottom_edge_EN3 at x11y-2
00  // 17 bottom_edge_EN4 at x11y-2
00  // 18 bottom_edge_EN5 at x11y-2
00  // 19 bottom_edge_EN0 at x12y-2
00  // 20 bottom_edge_EN1 at x12y-2
00  // 21 bottom_edge_EN2 at x12y-2
00  // 22 bottom_edge_EN3 at x12y-2
00  // 23 bottom_edge_EN4 at x12y-2
00  // 24 bottom_edge_EN5 at x12y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x11y-1 SB_BIG plane 1
12  // 65 x11y-1 SB_BIG plane 1
00  // 66 x11y-1 SB_DRIVE plane 2,1
48  // 67 x11y-1 SB_BIG plane 2
12  // 68 x11y-1 SB_BIG plane 2
48  // 69 x11y-1 SB_BIG plane 3
12  // 70 x11y-1 SB_BIG plane 3
00  // 71 x11y-1 SB_DRIVE plane 4,3
48  // 72 x11y-1 SB_BIG plane 4
12  // 73 x11y-1 SB_BIG plane 4
48  // 74 x11y-1 SB_BIG plane 5
12  // 75 x11y-1 SB_BIG plane 5
00  // 76 x11y-1 SB_DRIVE plane 6,5
48  // 77 x11y-1 SB_BIG plane 6
12  // 78 x11y-1 SB_BIG plane 6
48  // 79 x11y-1 SB_BIG plane 7
12  // 80 x11y-1 SB_BIG plane 7
00  // 81 x11y-1 SB_DRIVE plane 8,7
48  // 82 x11y-1 SB_BIG plane 8
12  // 83 x11y-1 SB_BIG plane 8
48  // 84 x11y-1 SB_BIG plane 9
12  // 85 x11y-1 SB_BIG plane 9
00  // 86 x11y-1 SB_DRIVE plane 10,9
48  // 87 x11y-1 SB_BIG plane 10
12  // 88 x11y-1 SB_BIG plane 10
48  // 89 x11y-1 SB_BIG plane 11
12  // 90 x11y-1 SB_BIG plane 11
00  // 91 x11y-1 SB_DRIVE plane 12,11
48  // 92 x11y-1 SB_BIG plane 12
12  // 93 x11y-1 SB_BIG plane 12
A8  // 94 x12y0 SB_SML plane 1
82  // 95 x12y0 SB_SML plane 2,1
2A  // 96 x12y0 SB_SML plane 2
A8  // 97 x12y0 SB_SML plane 3
82  // 98 x12y0 SB_SML plane 4,3
2A  // 99 x12y0 SB_SML plane 4
A8  // 100 x12y0 SB_SML plane 5
82  // 101 x12y0 SB_SML plane 6,5
2A  // 102 x12y0 SB_SML plane 6
A8  // 103 x12y0 SB_SML plane 7
82  // 104 x12y0 SB_SML plane 8,7
2A  // 105 x12y0 SB_SML plane 8
A8  // 106 x12y0 SB_SML plane 9
82  // 107 x12y0 SB_SML plane 10,9
2A  // 108 x12y0 SB_SML plane 10
A8  // 109 x12y0 SB_SML plane 11
82  // 110 x12y0 SB_SML plane 12,11
2A  // 111 x12y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 03A6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
00 // y_sel: -1
D6 // -- CRC low byte
B1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 03AE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x13y-2
00  // 14 bottom_edge_EN1 at x13y-2
00  // 15 bottom_edge_EN2 at x13y-2
00  // 16 bottom_edge_EN3 at x13y-2
00  // 17 bottom_edge_EN4 at x13y-2
00  // 18 bottom_edge_EN5 at x13y-2
00  // 19 bottom_edge_EN0 at x14y-2
00  // 20 bottom_edge_EN1 at x14y-2
00  // 21 bottom_edge_EN2 at x14y-2
00  // 22 bottom_edge_EN3 at x14y-2
00  // 23 bottom_edge_EN4 at x14y-2
00  // 24 bottom_edge_EN5 at x14y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x14y0 SB_BIG plane 1
12  // 65 x14y0 SB_BIG plane 1
00  // 66 x14y0 SB_DRIVE plane 2,1
48  // 67 x14y0 SB_BIG plane 2
12  // 68 x14y0 SB_BIG plane 2
48  // 69 x14y0 SB_BIG plane 3
12  // 70 x14y0 SB_BIG plane 3
00  // 71 x14y0 SB_DRIVE plane 4,3
48  // 72 x14y0 SB_BIG plane 4
12  // 73 x14y0 SB_BIG plane 4
48  // 74 x14y0 SB_BIG plane 5
12  // 75 x14y0 SB_BIG plane 5
00  // 76 x14y0 SB_DRIVE plane 6,5
48  // 77 x14y0 SB_BIG plane 6
12  // 78 x14y0 SB_BIG plane 6
48  // 79 x14y0 SB_BIG plane 7
12  // 80 x14y0 SB_BIG plane 7
00  // 81 x14y0 SB_DRIVE plane 8,7
48  // 82 x14y0 SB_BIG plane 8
12  // 83 x14y0 SB_BIG plane 8
48  // 84 x14y0 SB_BIG plane 9
12  // 85 x14y0 SB_BIG plane 9
00  // 86 x14y0 SB_DRIVE plane 10,9
48  // 87 x14y0 SB_BIG plane 10
12  // 88 x14y0 SB_BIG plane 10
48  // 89 x14y0 SB_BIG plane 11
12  // 90 x14y0 SB_BIG plane 11
00  // 91 x14y0 SB_DRIVE plane 12,11
48  // 92 x14y0 SB_BIG plane 12
12  // 93 x14y0 SB_BIG plane 12
A8  // 94 x13y-1 SB_SML plane 1
82  // 95 x13y-1 SB_SML plane 2,1
2A  // 96 x13y-1 SB_SML plane 2
A8  // 97 x13y-1 SB_SML plane 3
82  // 98 x13y-1 SB_SML plane 4,3
2A  // 99 x13y-1 SB_SML plane 4
A8  // 100 x13y-1 SB_SML plane 5
82  // 101 x13y-1 SB_SML plane 6,5
2A  // 102 x13y-1 SB_SML plane 6
A8  // 103 x13y-1 SB_SML plane 7
82  // 104 x13y-1 SB_SML plane 8,7
2A  // 105 x13y-1 SB_SML plane 8
A8  // 106 x13y-1 SB_SML plane 9
82  // 107 x13y-1 SB_SML plane 10,9
2A  // 108 x13y-1 SB_SML plane 10
A8  // 109 x13y-1 SB_SML plane 11
82  // 110 x13y-1 SB_SML plane 12,11
2A  // 111 x13y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0424     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
00 // y_sel: -1
1E // -- CRC low byte
32 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 042C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x15y-2
00  // 14 bottom_edge_EN1 at x15y-2
00  // 15 bottom_edge_EN2 at x15y-2
00  // 16 bottom_edge_EN3 at x15y-2
00  // 17 bottom_edge_EN4 at x15y-2
00  // 18 bottom_edge_EN5 at x15y-2
00  // 19 bottom_edge_EN0 at x16y-2
00  // 20 bottom_edge_EN1 at x16y-2
00  // 21 bottom_edge_EN2 at x16y-2
00  // 22 bottom_edge_EN3 at x16y-2
00  // 23 bottom_edge_EN4 at x16y-2
00  // 24 bottom_edge_EN5 at x16y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x15y-1 SB_BIG plane 1
12  // 65 x15y-1 SB_BIG plane 1
00  // 66 x15y-1 SB_DRIVE plane 2,1
48  // 67 x15y-1 SB_BIG plane 2
12  // 68 x15y-1 SB_BIG plane 2
48  // 69 x15y-1 SB_BIG plane 3
12  // 70 x15y-1 SB_BIG plane 3
00  // 71 x15y-1 SB_DRIVE plane 4,3
48  // 72 x15y-1 SB_BIG plane 4
12  // 73 x15y-1 SB_BIG plane 4
48  // 74 x15y-1 SB_BIG plane 5
12  // 75 x15y-1 SB_BIG plane 5
00  // 76 x15y-1 SB_DRIVE plane 6,5
48  // 77 x15y-1 SB_BIG plane 6
12  // 78 x15y-1 SB_BIG plane 6
48  // 79 x15y-1 SB_BIG plane 7
12  // 80 x15y-1 SB_BIG plane 7
00  // 81 x15y-1 SB_DRIVE plane 8,7
48  // 82 x15y-1 SB_BIG plane 8
12  // 83 x15y-1 SB_BIG plane 8
48  // 84 x15y-1 SB_BIG plane 9
12  // 85 x15y-1 SB_BIG plane 9
00  // 86 x15y-1 SB_DRIVE plane 10,9
48  // 87 x15y-1 SB_BIG plane 10
12  // 88 x15y-1 SB_BIG plane 10
48  // 89 x15y-1 SB_BIG plane 11
12  // 90 x15y-1 SB_BIG plane 11
00  // 91 x15y-1 SB_DRIVE plane 12,11
48  // 92 x15y-1 SB_BIG plane 12
12  // 93 x15y-1 SB_BIG plane 12
A8  // 94 x16y0 SB_SML plane 1
82  // 95 x16y0 SB_SML plane 2,1
2A  // 96 x16y0 SB_SML plane 2
A8  // 97 x16y0 SB_SML plane 3
82  // 98 x16y0 SB_SML plane 4,3
2A  // 99 x16y0 SB_SML plane 4
A8  // 100 x16y0 SB_SML plane 5
82  // 101 x16y0 SB_SML plane 6,5
2A  // 102 x16y0 SB_SML plane 6
A8  // 103 x16y0 SB_SML plane 7
82  // 104 x16y0 SB_SML plane 8,7
2A  // 105 x16y0 SB_SML plane 8
A8  // 106 x16y0 SB_SML plane 9
82  // 107 x16y0 SB_SML plane 10,9
2A  // 108 x16y0 SB_SML plane 10
A8  // 109 x16y0 SB_SML plane 11
82  // 110 x16y0 SB_SML plane 12,11
2A  // 111 x16y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 04A2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
00 // y_sel: -1
C6 // -- CRC low byte
2B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 04AA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x17y-2
00  // 14 bottom_edge_EN1 at x17y-2
00  // 15 bottom_edge_EN2 at x17y-2
00  // 16 bottom_edge_EN3 at x17y-2
00  // 17 bottom_edge_EN4 at x17y-2
00  // 18 bottom_edge_EN5 at x17y-2
00  // 19 bottom_edge_EN0 at x18y-2
00  // 20 bottom_edge_EN1 at x18y-2
00  // 21 bottom_edge_EN2 at x18y-2
00  // 22 bottom_edge_EN3 at x18y-2
00  // 23 bottom_edge_EN4 at x18y-2
00  // 24 bottom_edge_EN5 at x18y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x18y0 SB_BIG plane 1
12  // 65 x18y0 SB_BIG plane 1
00  // 66 x18y0 SB_DRIVE plane 2,1
48  // 67 x18y0 SB_BIG plane 2
12  // 68 x18y0 SB_BIG plane 2
48  // 69 x18y0 SB_BIG plane 3
12  // 70 x18y0 SB_BIG plane 3
00  // 71 x18y0 SB_DRIVE plane 4,3
48  // 72 x18y0 SB_BIG plane 4
12  // 73 x18y0 SB_BIG plane 4
48  // 74 x18y0 SB_BIG plane 5
12  // 75 x18y0 SB_BIG plane 5
00  // 76 x18y0 SB_DRIVE plane 6,5
48  // 77 x18y0 SB_BIG plane 6
12  // 78 x18y0 SB_BIG plane 6
48  // 79 x18y0 SB_BIG plane 7
12  // 80 x18y0 SB_BIG plane 7
00  // 81 x18y0 SB_DRIVE plane 8,7
48  // 82 x18y0 SB_BIG plane 8
12  // 83 x18y0 SB_BIG plane 8
48  // 84 x18y0 SB_BIG plane 9
12  // 85 x18y0 SB_BIG plane 9
00  // 86 x18y0 SB_DRIVE plane 10,9
48  // 87 x18y0 SB_BIG plane 10
12  // 88 x18y0 SB_BIG plane 10
48  // 89 x18y0 SB_BIG plane 11
12  // 90 x18y0 SB_BIG plane 11
00  // 91 x18y0 SB_DRIVE plane 12,11
48  // 92 x18y0 SB_BIG plane 12
12  // 93 x18y0 SB_BIG plane 12
A8  // 94 x17y-1 SB_SML plane 1
82  // 95 x17y-1 SB_SML plane 2,1
2A  // 96 x17y-1 SB_SML plane 2
A8  // 97 x17y-1 SB_SML plane 3
82  // 98 x17y-1 SB_SML plane 4,3
2A  // 99 x17y-1 SB_SML plane 4
A8  // 100 x17y-1 SB_SML plane 5
82  // 101 x17y-1 SB_SML plane 6,5
2A  // 102 x17y-1 SB_SML plane 6
A8  // 103 x17y-1 SB_SML plane 7
82  // 104 x17y-1 SB_SML plane 8,7
2A  // 105 x17y-1 SB_SML plane 8
A8  // 106 x17y-1 SB_SML plane 9
82  // 107 x17y-1 SB_SML plane 10,9
2A  // 108 x17y-1 SB_SML plane 10
A8  // 109 x17y-1 SB_SML plane 11
82  // 110 x17y-1 SB_SML plane 12,11
2A  // 111 x17y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0520     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
00 // y_sel: -1
AE // -- CRC low byte
01 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0528
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x19y-2
00  // 14 bottom_edge_EN1 at x19y-2
00  // 15 bottom_edge_EN2 at x19y-2
00  // 16 bottom_edge_EN3 at x19y-2
00  // 17 bottom_edge_EN4 at x19y-2
00  // 18 bottom_edge_EN5 at x19y-2
00  // 19 bottom_edge_EN0 at x20y-2
00  // 20 bottom_edge_EN1 at x20y-2
00  // 21 bottom_edge_EN2 at x20y-2
00  // 22 bottom_edge_EN3 at x20y-2
00  // 23 bottom_edge_EN4 at x20y-2
00  // 24 bottom_edge_EN5 at x20y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x19y-1 SB_BIG plane 1
12  // 65 x19y-1 SB_BIG plane 1
00  // 66 x19y-1 SB_DRIVE plane 2,1
48  // 67 x19y-1 SB_BIG plane 2
12  // 68 x19y-1 SB_BIG plane 2
48  // 69 x19y-1 SB_BIG plane 3
12  // 70 x19y-1 SB_BIG plane 3
00  // 71 x19y-1 SB_DRIVE plane 4,3
48  // 72 x19y-1 SB_BIG plane 4
12  // 73 x19y-1 SB_BIG plane 4
48  // 74 x19y-1 SB_BIG plane 5
12  // 75 x19y-1 SB_BIG plane 5
00  // 76 x19y-1 SB_DRIVE plane 6,5
48  // 77 x19y-1 SB_BIG plane 6
12  // 78 x19y-1 SB_BIG plane 6
48  // 79 x19y-1 SB_BIG plane 7
12  // 80 x19y-1 SB_BIG plane 7
00  // 81 x19y-1 SB_DRIVE plane 8,7
48  // 82 x19y-1 SB_BIG plane 8
12  // 83 x19y-1 SB_BIG plane 8
48  // 84 x19y-1 SB_BIG plane 9
12  // 85 x19y-1 SB_BIG plane 9
00  // 86 x19y-1 SB_DRIVE plane 10,9
48  // 87 x19y-1 SB_BIG plane 10
12  // 88 x19y-1 SB_BIG plane 10
48  // 89 x19y-1 SB_BIG plane 11
12  // 90 x19y-1 SB_BIG plane 11
00  // 91 x19y-1 SB_DRIVE plane 12,11
48  // 92 x19y-1 SB_BIG plane 12
12  // 93 x19y-1 SB_BIG plane 12
A8  // 94 x20y0 SB_SML plane 1
82  // 95 x20y0 SB_SML plane 2,1
2A  // 96 x20y0 SB_SML plane 2
A8  // 97 x20y0 SB_SML plane 3
82  // 98 x20y0 SB_SML plane 4,3
2A  // 99 x20y0 SB_SML plane 4
A8  // 100 x20y0 SB_SML plane 5
82  // 101 x20y0 SB_SML plane 6,5
2A  // 102 x20y0 SB_SML plane 6
A8  // 103 x20y0 SB_SML plane 7
82  // 104 x20y0 SB_SML plane 8,7
2A  // 105 x20y0 SB_SML plane 8
A8  // 106 x20y0 SB_SML plane 9
82  // 107 x20y0 SB_SML plane 10,9
2A  // 108 x20y0 SB_SML plane 10
A8  // 109 x20y0 SB_SML plane 11
82  // 110 x20y0 SB_SML plane 12,11
2A  // 111 x20y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 059E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
00 // y_sel: -1
76 // -- CRC low byte
18 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 05A6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x21y-2
00  // 14 bottom_edge_EN1 at x21y-2
00  // 15 bottom_edge_EN2 at x21y-2
00  // 16 bottom_edge_EN3 at x21y-2
00  // 17 bottom_edge_EN4 at x21y-2
00  // 18 bottom_edge_EN5 at x21y-2
00  // 19 bottom_edge_EN0 at x22y-2
00  // 20 bottom_edge_EN1 at x22y-2
00  // 21 bottom_edge_EN2 at x22y-2
00  // 22 bottom_edge_EN3 at x22y-2
00  // 23 bottom_edge_EN4 at x22y-2
00  // 24 bottom_edge_EN5 at x22y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x22y0 SB_BIG plane 1
12  // 65 x22y0 SB_BIG plane 1
00  // 66 x22y0 SB_DRIVE plane 2,1
48  // 67 x22y0 SB_BIG plane 2
12  // 68 x22y0 SB_BIG plane 2
48  // 69 x22y0 SB_BIG plane 3
12  // 70 x22y0 SB_BIG plane 3
00  // 71 x22y0 SB_DRIVE plane 4,3
48  // 72 x22y0 SB_BIG plane 4
12  // 73 x22y0 SB_BIG plane 4
48  // 74 x22y0 SB_BIG plane 5
12  // 75 x22y0 SB_BIG plane 5
00  // 76 x22y0 SB_DRIVE plane 6,5
48  // 77 x22y0 SB_BIG plane 6
12  // 78 x22y0 SB_BIG plane 6
48  // 79 x22y0 SB_BIG plane 7
12  // 80 x22y0 SB_BIG plane 7
00  // 81 x22y0 SB_DRIVE plane 8,7
48  // 82 x22y0 SB_BIG plane 8
12  // 83 x22y0 SB_BIG plane 8
48  // 84 x22y0 SB_BIG plane 9
12  // 85 x22y0 SB_BIG plane 9
00  // 86 x22y0 SB_DRIVE plane 10,9
48  // 87 x22y0 SB_BIG plane 10
12  // 88 x22y0 SB_BIG plane 10
48  // 89 x22y0 SB_BIG plane 11
12  // 90 x22y0 SB_BIG plane 11
00  // 91 x22y0 SB_DRIVE plane 12,11
48  // 92 x22y0 SB_BIG plane 12
12  // 93 x22y0 SB_BIG plane 12
A8  // 94 x21y-1 SB_SML plane 1
82  // 95 x21y-1 SB_SML plane 2,1
2A  // 96 x21y-1 SB_SML plane 2
A8  // 97 x21y-1 SB_SML plane 3
82  // 98 x21y-1 SB_SML plane 4,3
2A  // 99 x21y-1 SB_SML plane 4
A8  // 100 x21y-1 SB_SML plane 5
82  // 101 x21y-1 SB_SML plane 6,5
2A  // 102 x21y-1 SB_SML plane 6
A8  // 103 x21y-1 SB_SML plane 7
82  // 104 x21y-1 SB_SML plane 8,7
2A  // 105 x21y-1 SB_SML plane 8
A8  // 106 x21y-1 SB_SML plane 9
82  // 107 x21y-1 SB_SML plane 10,9
2A  // 108 x21y-1 SB_SML plane 10
A8  // 109 x21y-1 SB_SML plane 11
82  // 110 x21y-1 SB_SML plane 12,11
2A  // 111 x21y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 061C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
00 // y_sel: -1
7E // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0624
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x23y-2
00  // 14 bottom_edge_EN1 at x23y-2
00  // 15 bottom_edge_EN2 at x23y-2
00  // 16 bottom_edge_EN3 at x23y-2
00  // 17 bottom_edge_EN4 at x23y-2
00  // 18 bottom_edge_EN5 at x23y-2
00  // 19 bottom_edge_EN0 at x24y-2
00  // 20 bottom_edge_EN1 at x24y-2
00  // 21 bottom_edge_EN2 at x24y-2
00  // 22 bottom_edge_EN3 at x24y-2
00  // 23 bottom_edge_EN4 at x24y-2
00  // 24 bottom_edge_EN5 at x24y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x23y-1 SB_BIG plane 1
12  // 65 x23y-1 SB_BIG plane 1
00  // 66 x23y-1 SB_DRIVE plane 2,1
48  // 67 x23y-1 SB_BIG plane 2
12  // 68 x23y-1 SB_BIG plane 2
48  // 69 x23y-1 SB_BIG plane 3
12  // 70 x23y-1 SB_BIG plane 3
00  // 71 x23y-1 SB_DRIVE plane 4,3
48  // 72 x23y-1 SB_BIG plane 4
12  // 73 x23y-1 SB_BIG plane 4
48  // 74 x23y-1 SB_BIG plane 5
12  // 75 x23y-1 SB_BIG plane 5
00  // 76 x23y-1 SB_DRIVE plane 6,5
48  // 77 x23y-1 SB_BIG plane 6
12  // 78 x23y-1 SB_BIG plane 6
48  // 79 x23y-1 SB_BIG plane 7
12  // 80 x23y-1 SB_BIG plane 7
00  // 81 x23y-1 SB_DRIVE plane 8,7
48  // 82 x23y-1 SB_BIG plane 8
12  // 83 x23y-1 SB_BIG plane 8
48  // 84 x23y-1 SB_BIG plane 9
12  // 85 x23y-1 SB_BIG plane 9
00  // 86 x23y-1 SB_DRIVE plane 10,9
48  // 87 x23y-1 SB_BIG plane 10
12  // 88 x23y-1 SB_BIG plane 10
48  // 89 x23y-1 SB_BIG plane 11
12  // 90 x23y-1 SB_BIG plane 11
00  // 91 x23y-1 SB_DRIVE plane 12,11
48  // 92 x23y-1 SB_BIG plane 12
12  // 93 x23y-1 SB_BIG plane 12
A8  // 94 x24y0 SB_SML plane 1
82  // 95 x24y0 SB_SML plane 2,1
2A  // 96 x24y0 SB_SML plane 2
A8  // 97 x24y0 SB_SML plane 3
82  // 98 x24y0 SB_SML plane 4,3
2A  // 99 x24y0 SB_SML plane 4
A8  // 100 x24y0 SB_SML plane 5
82  // 101 x24y0 SB_SML plane 6,5
2A  // 102 x24y0 SB_SML plane 6
A8  // 103 x24y0 SB_SML plane 7
82  // 104 x24y0 SB_SML plane 8,7
2A  // 105 x24y0 SB_SML plane 8
A8  // 106 x24y0 SB_SML plane 9
82  // 107 x24y0 SB_SML plane 10,9
2A  // 108 x24y0 SB_SML plane 10
A8  // 109 x24y0 SB_SML plane 11
82  // 110 x24y0 SB_SML plane 12,11
2A  // 111 x24y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 069A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
00 // y_sel: -1
A6 // -- CRC low byte
4C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 06A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x25y-2
00  // 14 bottom_edge_EN1 at x25y-2
00  // 15 bottom_edge_EN2 at x25y-2
00  // 16 bottom_edge_EN3 at x25y-2
00  // 17 bottom_edge_EN4 at x25y-2
00  // 18 bottom_edge_EN5 at x25y-2
00  // 19 bottom_edge_EN0 at x26y-2
00  // 20 bottom_edge_EN1 at x26y-2
00  // 21 bottom_edge_EN2 at x26y-2
00  // 22 bottom_edge_EN3 at x26y-2
00  // 23 bottom_edge_EN4 at x26y-2
00  // 24 bottom_edge_EN5 at x26y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x26y0 SB_BIG plane 1
12  // 65 x26y0 SB_BIG plane 1
00  // 66 x26y0 SB_DRIVE plane 2,1
48  // 67 x26y0 SB_BIG plane 2
12  // 68 x26y0 SB_BIG plane 2
48  // 69 x26y0 SB_BIG plane 3
12  // 70 x26y0 SB_BIG plane 3
00  // 71 x26y0 SB_DRIVE plane 4,3
48  // 72 x26y0 SB_BIG plane 4
12  // 73 x26y0 SB_BIG plane 4
48  // 74 x26y0 SB_BIG plane 5
12  // 75 x26y0 SB_BIG plane 5
00  // 76 x26y0 SB_DRIVE plane 6,5
48  // 77 x26y0 SB_BIG plane 6
12  // 78 x26y0 SB_BIG plane 6
48  // 79 x26y0 SB_BIG plane 7
12  // 80 x26y0 SB_BIG plane 7
00  // 81 x26y0 SB_DRIVE plane 8,7
48  // 82 x26y0 SB_BIG plane 8
12  // 83 x26y0 SB_BIG plane 8
48  // 84 x26y0 SB_BIG plane 9
12  // 85 x26y0 SB_BIG plane 9
00  // 86 x26y0 SB_DRIVE plane 10,9
48  // 87 x26y0 SB_BIG plane 10
12  // 88 x26y0 SB_BIG plane 10
48  // 89 x26y0 SB_BIG plane 11
12  // 90 x26y0 SB_BIG plane 11
00  // 91 x26y0 SB_DRIVE plane 12,11
48  // 92 x26y0 SB_BIG plane 12
12  // 93 x26y0 SB_BIG plane 12
A8  // 94 x25y-1 SB_SML plane 1
82  // 95 x25y-1 SB_SML plane 2,1
2A  // 96 x25y-1 SB_SML plane 2
A8  // 97 x25y-1 SB_SML plane 3
82  // 98 x25y-1 SB_SML plane 4,3
2A  // 99 x25y-1 SB_SML plane 4
A8  // 100 x25y-1 SB_SML plane 5
82  // 101 x25y-1 SB_SML plane 6,5
2A  // 102 x25y-1 SB_SML plane 6
A8  // 103 x25y-1 SB_SML plane 7
82  // 104 x25y-1 SB_SML plane 8,7
2A  // 105 x25y-1 SB_SML plane 8
A8  // 106 x25y-1 SB_SML plane 9
82  // 107 x25y-1 SB_SML plane 10,9
2A  // 108 x25y-1 SB_SML plane 10
A8  // 109 x25y-1 SB_SML plane 11
82  // 110 x25y-1 SB_SML plane 12,11
2A  // 111 x25y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0718     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
00 // y_sel: -1
CE // -- CRC low byte
66 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0720
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x27y-2
00  // 14 bottom_edge_EN1 at x27y-2
00  // 15 bottom_edge_EN2 at x27y-2
00  // 16 bottom_edge_EN3 at x27y-2
00  // 17 bottom_edge_EN4 at x27y-2
00  // 18 bottom_edge_EN5 at x27y-2
00  // 19 bottom_edge_EN0 at x28y-2
00  // 20 bottom_edge_EN1 at x28y-2
00  // 21 bottom_edge_EN2 at x28y-2
00  // 22 bottom_edge_EN3 at x28y-2
00  // 23 bottom_edge_EN4 at x28y-2
00  // 24 bottom_edge_EN5 at x28y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x27y-1 SB_BIG plane 1
12  // 65 x27y-1 SB_BIG plane 1
00  // 66 x27y-1 SB_DRIVE plane 2,1
48  // 67 x27y-1 SB_BIG plane 2
12  // 68 x27y-1 SB_BIG plane 2
48  // 69 x27y-1 SB_BIG plane 3
12  // 70 x27y-1 SB_BIG plane 3
00  // 71 x27y-1 SB_DRIVE plane 4,3
48  // 72 x27y-1 SB_BIG plane 4
12  // 73 x27y-1 SB_BIG plane 4
48  // 74 x27y-1 SB_BIG plane 5
12  // 75 x27y-1 SB_BIG plane 5
00  // 76 x27y-1 SB_DRIVE plane 6,5
48  // 77 x27y-1 SB_BIG plane 6
12  // 78 x27y-1 SB_BIG plane 6
48  // 79 x27y-1 SB_BIG plane 7
12  // 80 x27y-1 SB_BIG plane 7
00  // 81 x27y-1 SB_DRIVE plane 8,7
48  // 82 x27y-1 SB_BIG plane 8
12  // 83 x27y-1 SB_BIG plane 8
48  // 84 x27y-1 SB_BIG plane 9
12  // 85 x27y-1 SB_BIG plane 9
00  // 86 x27y-1 SB_DRIVE plane 10,9
48  // 87 x27y-1 SB_BIG plane 10
12  // 88 x27y-1 SB_BIG plane 10
48  // 89 x27y-1 SB_BIG plane 11
12  // 90 x27y-1 SB_BIG plane 11
00  // 91 x27y-1 SB_DRIVE plane 12,11
48  // 92 x27y-1 SB_BIG plane 12
12  // 93 x27y-1 SB_BIG plane 12
A8  // 94 x28y0 SB_SML plane 1
82  // 95 x28y0 SB_SML plane 2,1
2A  // 96 x28y0 SB_SML plane 2
A8  // 97 x28y0 SB_SML plane 3
82  // 98 x28y0 SB_SML plane 4,3
2A  // 99 x28y0 SB_SML plane 4
A8  // 100 x28y0 SB_SML plane 5
82  // 101 x28y0 SB_SML plane 6,5
2A  // 102 x28y0 SB_SML plane 6
A8  // 103 x28y0 SB_SML plane 7
82  // 104 x28y0 SB_SML plane 8,7
2A  // 105 x28y0 SB_SML plane 8
A8  // 106 x28y0 SB_SML plane 9
82  // 107 x28y0 SB_SML plane 10,9
2A  // 108 x28y0 SB_SML plane 10
A8  // 109 x28y0 SB_SML plane 11
82  // 110 x28y0 SB_SML plane 12,11
2A  // 111 x28y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0796     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
00 // y_sel: -1
16 // -- CRC low byte
7F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 079E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x29y-2
00  // 14 bottom_edge_EN1 at x29y-2
00  // 15 bottom_edge_EN2 at x29y-2
00  // 16 bottom_edge_EN3 at x29y-2
00  // 17 bottom_edge_EN4 at x29y-2
00  // 18 bottom_edge_EN5 at x29y-2
00  // 19 bottom_edge_EN0 at x30y-2
00  // 20 bottom_edge_EN1 at x30y-2
00  // 21 bottom_edge_EN2 at x30y-2
00  // 22 bottom_edge_EN3 at x30y-2
00  // 23 bottom_edge_EN4 at x30y-2
00  // 24 bottom_edge_EN5 at x30y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x30y0 SB_BIG plane 1
12  // 65 x30y0 SB_BIG plane 1
00  // 66 x30y0 SB_DRIVE plane 2,1
48  // 67 x30y0 SB_BIG plane 2
12  // 68 x30y0 SB_BIG plane 2
48  // 69 x30y0 SB_BIG plane 3
12  // 70 x30y0 SB_BIG plane 3
00  // 71 x30y0 SB_DRIVE plane 4,3
48  // 72 x30y0 SB_BIG plane 4
12  // 73 x30y0 SB_BIG plane 4
48  // 74 x30y0 SB_BIG plane 5
12  // 75 x30y0 SB_BIG plane 5
00  // 76 x30y0 SB_DRIVE plane 6,5
48  // 77 x30y0 SB_BIG plane 6
12  // 78 x30y0 SB_BIG plane 6
48  // 79 x30y0 SB_BIG plane 7
12  // 80 x30y0 SB_BIG plane 7
00  // 81 x30y0 SB_DRIVE plane 8,7
48  // 82 x30y0 SB_BIG plane 8
12  // 83 x30y0 SB_BIG plane 8
48  // 84 x30y0 SB_BIG plane 9
12  // 85 x30y0 SB_BIG plane 9
00  // 86 x30y0 SB_DRIVE plane 10,9
48  // 87 x30y0 SB_BIG plane 10
12  // 88 x30y0 SB_BIG plane 10
48  // 89 x30y0 SB_BIG plane 11
12  // 90 x30y0 SB_BIG plane 11
00  // 91 x30y0 SB_DRIVE plane 12,11
48  // 92 x30y0 SB_BIG plane 12
12  // 93 x30y0 SB_BIG plane 12
A8  // 94 x29y-1 SB_SML plane 1
82  // 95 x29y-1 SB_SML plane 2,1
2A  // 96 x29y-1 SB_SML plane 2
A8  // 97 x29y-1 SB_SML plane 3
82  // 98 x29y-1 SB_SML plane 4,3
2A  // 99 x29y-1 SB_SML plane 4
A8  // 100 x29y-1 SB_SML plane 5
82  // 101 x29y-1 SB_SML plane 6,5
2A  // 102 x29y-1 SB_SML plane 6
A8  // 103 x29y-1 SB_SML plane 7
82  // 104 x29y-1 SB_SML plane 8,7
2A  // 105 x29y-1 SB_SML plane 8
A8  // 106 x29y-1 SB_SML plane 9
82  // 107 x29y-1 SB_SML plane 10,9
2A  // 108 x29y-1 SB_SML plane 10
A8  // 109 x29y-1 SB_SML plane 11
82  // 110 x29y-1 SB_SML plane 12,11
2A  // 111 x29y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0814     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
00 // y_sel: -1
4F // -- CRC low byte
69 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 081C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x31y-2
00  // 14 bottom_edge_EN1 at x31y-2
00  // 15 bottom_edge_EN2 at x31y-2
00  // 16 bottom_edge_EN3 at x31y-2
00  // 17 bottom_edge_EN4 at x31y-2
00  // 18 bottom_edge_EN5 at x31y-2
00  // 19 bottom_edge_EN0 at x32y-2
00  // 20 bottom_edge_EN1 at x32y-2
00  // 21 bottom_edge_EN2 at x32y-2
00  // 22 bottom_edge_EN3 at x32y-2
00  // 23 bottom_edge_EN4 at x32y-2
00  // 24 bottom_edge_EN5 at x32y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x31y-1 SB_BIG plane 1
12  // 65 x31y-1 SB_BIG plane 1
00  // 66 x31y-1 SB_DRIVE plane 2,1
48  // 67 x31y-1 SB_BIG plane 2
12  // 68 x31y-1 SB_BIG plane 2
48  // 69 x31y-1 SB_BIG plane 3
12  // 70 x31y-1 SB_BIG plane 3
00  // 71 x31y-1 SB_DRIVE plane 4,3
48  // 72 x31y-1 SB_BIG plane 4
12  // 73 x31y-1 SB_BIG plane 4
48  // 74 x31y-1 SB_BIG plane 5
12  // 75 x31y-1 SB_BIG plane 5
00  // 76 x31y-1 SB_DRIVE plane 6,5
48  // 77 x31y-1 SB_BIG plane 6
12  // 78 x31y-1 SB_BIG plane 6
48  // 79 x31y-1 SB_BIG plane 7
12  // 80 x31y-1 SB_BIG plane 7
00  // 81 x31y-1 SB_DRIVE plane 8,7
48  // 82 x31y-1 SB_BIG plane 8
12  // 83 x31y-1 SB_BIG plane 8
48  // 84 x31y-1 SB_BIG plane 9
12  // 85 x31y-1 SB_BIG plane 9
00  // 86 x31y-1 SB_DRIVE plane 10,9
48  // 87 x31y-1 SB_BIG plane 10
12  // 88 x31y-1 SB_BIG plane 10
48  // 89 x31y-1 SB_BIG plane 11
12  // 90 x31y-1 SB_BIG plane 11
00  // 91 x31y-1 SB_DRIVE plane 12,11
48  // 92 x31y-1 SB_BIG plane 12
12  // 93 x31y-1 SB_BIG plane 12
A8  // 94 x32y0 SB_SML plane 1
82  // 95 x32y0 SB_SML plane 2,1
2A  // 96 x32y0 SB_SML plane 2
A8  // 97 x32y0 SB_SML plane 3
82  // 98 x32y0 SB_SML plane 4,3
2A  // 99 x32y0 SB_SML plane 4
A8  // 100 x32y0 SB_SML plane 5
82  // 101 x32y0 SB_SML plane 6,5
2A  // 102 x32y0 SB_SML plane 6
A8  // 103 x32y0 SB_SML plane 7
82  // 104 x32y0 SB_SML plane 8,7
2A  // 105 x32y0 SB_SML plane 8
A8  // 106 x32y0 SB_SML plane 9
82  // 107 x32y0 SB_SML plane 10,9
2A  // 108 x32y0 SB_SML plane 10
A8  // 109 x32y0 SB_SML plane 11
82  // 110 x32y0 SB_SML plane 12,11
2A  // 111 x32y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0892     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
00 // y_sel: -1
97 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 089A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x33y-2
00  // 14 bottom_edge_EN1 at x33y-2
00  // 15 bottom_edge_EN2 at x33y-2
00  // 16 bottom_edge_EN3 at x33y-2
00  // 17 bottom_edge_EN4 at x33y-2
00  // 18 bottom_edge_EN5 at x33y-2
00  // 19 bottom_edge_EN0 at x34y-2
00  // 20 bottom_edge_EN1 at x34y-2
00  // 21 bottom_edge_EN2 at x34y-2
00  // 22 bottom_edge_EN3 at x34y-2
00  // 23 bottom_edge_EN4 at x34y-2
00  // 24 bottom_edge_EN5 at x34y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x34y0 SB_BIG plane 1
12  // 65 x34y0 SB_BIG plane 1
00  // 66 x34y0 SB_DRIVE plane 2,1
48  // 67 x34y0 SB_BIG plane 2
12  // 68 x34y0 SB_BIG plane 2
48  // 69 x34y0 SB_BIG plane 3
12  // 70 x34y0 SB_BIG plane 3
00  // 71 x34y0 SB_DRIVE plane 4,3
48  // 72 x34y0 SB_BIG plane 4
12  // 73 x34y0 SB_BIG plane 4
48  // 74 x34y0 SB_BIG plane 5
12  // 75 x34y0 SB_BIG plane 5
00  // 76 x34y0 SB_DRIVE plane 6,5
48  // 77 x34y0 SB_BIG plane 6
12  // 78 x34y0 SB_BIG plane 6
48  // 79 x34y0 SB_BIG plane 7
12  // 80 x34y0 SB_BIG plane 7
00  // 81 x34y0 SB_DRIVE plane 8,7
48  // 82 x34y0 SB_BIG plane 8
12  // 83 x34y0 SB_BIG plane 8
48  // 84 x34y0 SB_BIG plane 9
12  // 85 x34y0 SB_BIG plane 9
00  // 86 x34y0 SB_DRIVE plane 10,9
48  // 87 x34y0 SB_BIG plane 10
12  // 88 x34y0 SB_BIG plane 10
48  // 89 x34y0 SB_BIG plane 11
12  // 90 x34y0 SB_BIG plane 11
00  // 91 x34y0 SB_DRIVE plane 12,11
48  // 92 x34y0 SB_BIG plane 12
12  // 93 x34y0 SB_BIG plane 12
A8  // 94 x33y-1 SB_SML plane 1
82  // 95 x33y-1 SB_SML plane 2,1
2A  // 96 x33y-1 SB_SML plane 2
A8  // 97 x33y-1 SB_SML plane 3
82  // 98 x33y-1 SB_SML plane 4,3
2A  // 99 x33y-1 SB_SML plane 4
A8  // 100 x33y-1 SB_SML plane 5
82  // 101 x33y-1 SB_SML plane 6,5
2A  // 102 x33y-1 SB_SML plane 6
A8  // 103 x33y-1 SB_SML plane 7
82  // 104 x33y-1 SB_SML plane 8,7
2A  // 105 x33y-1 SB_SML plane 8
A8  // 106 x33y-1 SB_SML plane 9
82  // 107 x33y-1 SB_SML plane 10,9
2A  // 108 x33y-1 SB_SML plane 10
A8  // 109 x33y-1 SB_SML plane 11
82  // 110 x33y-1 SB_SML plane 12,11
2A  // 111 x33y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0910     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
00 // y_sel: -1
FF // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0918
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x35y-2
00  // 14 bottom_edge_EN1 at x35y-2
00  // 15 bottom_edge_EN2 at x35y-2
00  // 16 bottom_edge_EN3 at x35y-2
00  // 17 bottom_edge_EN4 at x35y-2
00  // 18 bottom_edge_EN5 at x35y-2
00  // 19 bottom_edge_EN0 at x36y-2
00  // 20 bottom_edge_EN1 at x36y-2
00  // 21 bottom_edge_EN2 at x36y-2
00  // 22 bottom_edge_EN3 at x36y-2
00  // 23 bottom_edge_EN4 at x36y-2
00  // 24 bottom_edge_EN5 at x36y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x35y-1 SB_BIG plane 1
12  // 65 x35y-1 SB_BIG plane 1
00  // 66 x35y-1 SB_DRIVE plane 2,1
48  // 67 x35y-1 SB_BIG plane 2
12  // 68 x35y-1 SB_BIG plane 2
48  // 69 x35y-1 SB_BIG plane 3
12  // 70 x35y-1 SB_BIG plane 3
00  // 71 x35y-1 SB_DRIVE plane 4,3
48  // 72 x35y-1 SB_BIG plane 4
12  // 73 x35y-1 SB_BIG plane 4
48  // 74 x35y-1 SB_BIG plane 5
12  // 75 x35y-1 SB_BIG plane 5
00  // 76 x35y-1 SB_DRIVE plane 6,5
48  // 77 x35y-1 SB_BIG plane 6
12  // 78 x35y-1 SB_BIG plane 6
48  // 79 x35y-1 SB_BIG plane 7
12  // 80 x35y-1 SB_BIG plane 7
00  // 81 x35y-1 SB_DRIVE plane 8,7
48  // 82 x35y-1 SB_BIG plane 8
12  // 83 x35y-1 SB_BIG plane 8
48  // 84 x35y-1 SB_BIG plane 9
12  // 85 x35y-1 SB_BIG plane 9
00  // 86 x35y-1 SB_DRIVE plane 10,9
48  // 87 x35y-1 SB_BIG plane 10
12  // 88 x35y-1 SB_BIG plane 10
48  // 89 x35y-1 SB_BIG plane 11
12  // 90 x35y-1 SB_BIG plane 11
00  // 91 x35y-1 SB_DRIVE plane 12,11
48  // 92 x35y-1 SB_BIG plane 12
12  // 93 x35y-1 SB_BIG plane 12
A8  // 94 x36y0 SB_SML plane 1
82  // 95 x36y0 SB_SML plane 2,1
2A  // 96 x36y0 SB_SML plane 2
A8  // 97 x36y0 SB_SML plane 3
82  // 98 x36y0 SB_SML plane 4,3
2A  // 99 x36y0 SB_SML plane 4
A8  // 100 x36y0 SB_SML plane 5
82  // 101 x36y0 SB_SML plane 6,5
2A  // 102 x36y0 SB_SML plane 6
A8  // 103 x36y0 SB_SML plane 7
82  // 104 x36y0 SB_SML plane 8,7
2A  // 105 x36y0 SB_SML plane 8
A8  // 106 x36y0 SB_SML plane 9
82  // 107 x36y0 SB_SML plane 10,9
2A  // 108 x36y0 SB_SML plane 10
A8  // 109 x36y0 SB_SML plane 11
82  // 110 x36y0 SB_SML plane 12,11
2A  // 111 x36y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 098E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
00 // y_sel: -1
27 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0996
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x37y-2
00  // 14 bottom_edge_EN1 at x37y-2
00  // 15 bottom_edge_EN2 at x37y-2
00  // 16 bottom_edge_EN3 at x37y-2
00  // 17 bottom_edge_EN4 at x37y-2
00  // 18 bottom_edge_EN5 at x37y-2
00  // 19 bottom_edge_EN0 at x38y-2
00  // 20 bottom_edge_EN1 at x38y-2
00  // 21 bottom_edge_EN2 at x38y-2
00  // 22 bottom_edge_EN3 at x38y-2
00  // 23 bottom_edge_EN4 at x38y-2
00  // 24 bottom_edge_EN5 at x38y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x38y0 SB_BIG plane 1
12  // 65 x38y0 SB_BIG plane 1
00  // 66 x38y0 SB_DRIVE plane 2,1
48  // 67 x38y0 SB_BIG plane 2
12  // 68 x38y0 SB_BIG plane 2
48  // 69 x38y0 SB_BIG plane 3
12  // 70 x38y0 SB_BIG plane 3
00  // 71 x38y0 SB_DRIVE plane 4,3
48  // 72 x38y0 SB_BIG plane 4
12  // 73 x38y0 SB_BIG plane 4
48  // 74 x38y0 SB_BIG plane 5
12  // 75 x38y0 SB_BIG plane 5
00  // 76 x38y0 SB_DRIVE plane 6,5
48  // 77 x38y0 SB_BIG plane 6
12  // 78 x38y0 SB_BIG plane 6
48  // 79 x38y0 SB_BIG plane 7
12  // 80 x38y0 SB_BIG plane 7
00  // 81 x38y0 SB_DRIVE plane 8,7
48  // 82 x38y0 SB_BIG plane 8
12  // 83 x38y0 SB_BIG plane 8
48  // 84 x38y0 SB_BIG plane 9
12  // 85 x38y0 SB_BIG plane 9
00  // 86 x38y0 SB_DRIVE plane 10,9
48  // 87 x38y0 SB_BIG plane 10
12  // 88 x38y0 SB_BIG plane 10
48  // 89 x38y0 SB_BIG plane 11
12  // 90 x38y0 SB_BIG plane 11
00  // 91 x38y0 SB_DRIVE plane 12,11
48  // 92 x38y0 SB_BIG plane 12
12  // 93 x38y0 SB_BIG plane 12
A8  // 94 x37y-1 SB_SML plane 1
82  // 95 x37y-1 SB_SML plane 2,1
2A  // 96 x37y-1 SB_SML plane 2
A8  // 97 x37y-1 SB_SML plane 3
82  // 98 x37y-1 SB_SML plane 4,3
2A  // 99 x37y-1 SB_SML plane 4
A8  // 100 x37y-1 SB_SML plane 5
82  // 101 x37y-1 SB_SML plane 6,5
2A  // 102 x37y-1 SB_SML plane 6
A8  // 103 x37y-1 SB_SML plane 7
82  // 104 x37y-1 SB_SML plane 8,7
2A  // 105 x37y-1 SB_SML plane 8
A8  // 106 x37y-1 SB_SML plane 9
82  // 107 x37y-1 SB_SML plane 10,9
2A  // 108 x37y-1 SB_SML plane 10
A8  // 109 x37y-1 SB_SML plane 11
82  // 110 x37y-1 SB_SML plane 12,11
2A  // 111 x37y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A0C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
00 // y_sel: -1
2F // -- CRC low byte
0E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A14
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x39y-2
00  // 14 bottom_edge_EN1 at x39y-2
00  // 15 bottom_edge_EN2 at x39y-2
00  // 16 bottom_edge_EN3 at x39y-2
00  // 17 bottom_edge_EN4 at x39y-2
00  // 18 bottom_edge_EN5 at x39y-2
00  // 19 bottom_edge_EN0 at x40y-2
00  // 20 bottom_edge_EN1 at x40y-2
00  // 21 bottom_edge_EN2 at x40y-2
00  // 22 bottom_edge_EN3 at x40y-2
00  // 23 bottom_edge_EN4 at x40y-2
00  // 24 bottom_edge_EN5 at x40y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x39y-1 SB_BIG plane 1
12  // 65 x39y-1 SB_BIG plane 1
00  // 66 x39y-1 SB_DRIVE plane 2,1
48  // 67 x39y-1 SB_BIG plane 2
12  // 68 x39y-1 SB_BIG plane 2
48  // 69 x39y-1 SB_BIG plane 3
12  // 70 x39y-1 SB_BIG plane 3
00  // 71 x39y-1 SB_DRIVE plane 4,3
48  // 72 x39y-1 SB_BIG plane 4
12  // 73 x39y-1 SB_BIG plane 4
48  // 74 x39y-1 SB_BIG plane 5
12  // 75 x39y-1 SB_BIG plane 5
00  // 76 x39y-1 SB_DRIVE plane 6,5
48  // 77 x39y-1 SB_BIG plane 6
12  // 78 x39y-1 SB_BIG plane 6
48  // 79 x39y-1 SB_BIG plane 7
12  // 80 x39y-1 SB_BIG plane 7
00  // 81 x39y-1 SB_DRIVE plane 8,7
48  // 82 x39y-1 SB_BIG plane 8
12  // 83 x39y-1 SB_BIG plane 8
48  // 84 x39y-1 SB_BIG plane 9
12  // 85 x39y-1 SB_BIG plane 9
00  // 86 x39y-1 SB_DRIVE plane 10,9
48  // 87 x39y-1 SB_BIG plane 10
12  // 88 x39y-1 SB_BIG plane 10
48  // 89 x39y-1 SB_BIG plane 11
12  // 90 x39y-1 SB_BIG plane 11
00  // 91 x39y-1 SB_DRIVE plane 12,11
48  // 92 x39y-1 SB_BIG plane 12
12  // 93 x39y-1 SB_BIG plane 12
A8  // 94 x40y0 SB_SML plane 1
82  // 95 x40y0 SB_SML plane 2,1
2A  // 96 x40y0 SB_SML plane 2
A8  // 97 x40y0 SB_SML plane 3
82  // 98 x40y0 SB_SML plane 4,3
2A  // 99 x40y0 SB_SML plane 4
A8  // 100 x40y0 SB_SML plane 5
82  // 101 x40y0 SB_SML plane 6,5
2A  // 102 x40y0 SB_SML plane 6
A8  // 103 x40y0 SB_SML plane 7
82  // 104 x40y0 SB_SML plane 8,7
2A  // 105 x40y0 SB_SML plane 8
A8  // 106 x40y0 SB_SML plane 9
82  // 107 x40y0 SB_SML plane 10,9
2A  // 108 x40y0 SB_SML plane 10
A8  // 109 x40y0 SB_SML plane 11
82  // 110 x40y0 SB_SML plane 12,11
2A  // 111 x40y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0A8A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
00 // y_sel: -1
F7 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0A92
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x41y-2
00  // 14 bottom_edge_EN1 at x41y-2
00  // 15 bottom_edge_EN2 at x41y-2
00  // 16 bottom_edge_EN3 at x41y-2
00  // 17 bottom_edge_EN4 at x41y-2
00  // 18 bottom_edge_EN5 at x41y-2
00  // 19 bottom_edge_EN0 at x42y-2
00  // 20 bottom_edge_EN1 at x42y-2
00  // 21 bottom_edge_EN2 at x42y-2
00  // 22 bottom_edge_EN3 at x42y-2
00  // 23 bottom_edge_EN4 at x42y-2
00  // 24 bottom_edge_EN5 at x42y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x42y0 SB_BIG plane 1
12  // 65 x42y0 SB_BIG plane 1
00  // 66 x42y0 SB_DRIVE plane 2,1
48  // 67 x42y0 SB_BIG plane 2
12  // 68 x42y0 SB_BIG plane 2
48  // 69 x42y0 SB_BIG plane 3
12  // 70 x42y0 SB_BIG plane 3
00  // 71 x42y0 SB_DRIVE plane 4,3
48  // 72 x42y0 SB_BIG plane 4
12  // 73 x42y0 SB_BIG plane 4
48  // 74 x42y0 SB_BIG plane 5
12  // 75 x42y0 SB_BIG plane 5
00  // 76 x42y0 SB_DRIVE plane 6,5
48  // 77 x42y0 SB_BIG plane 6
12  // 78 x42y0 SB_BIG plane 6
48  // 79 x42y0 SB_BIG plane 7
12  // 80 x42y0 SB_BIG plane 7
00  // 81 x42y0 SB_DRIVE plane 8,7
48  // 82 x42y0 SB_BIG plane 8
12  // 83 x42y0 SB_BIG plane 8
48  // 84 x42y0 SB_BIG plane 9
12  // 85 x42y0 SB_BIG plane 9
00  // 86 x42y0 SB_DRIVE plane 10,9
48  // 87 x42y0 SB_BIG plane 10
12  // 88 x42y0 SB_BIG plane 10
48  // 89 x42y0 SB_BIG plane 11
12  // 90 x42y0 SB_BIG plane 11
00  // 91 x42y0 SB_DRIVE plane 12,11
48  // 92 x42y0 SB_BIG plane 12
12  // 93 x42y0 SB_BIG plane 12
A8  // 94 x41y-1 SB_SML plane 1
82  // 95 x41y-1 SB_SML plane 2,1
2A  // 96 x41y-1 SB_SML plane 2
A8  // 97 x41y-1 SB_SML plane 3
82  // 98 x41y-1 SB_SML plane 4,3
2A  // 99 x41y-1 SB_SML plane 4
A8  // 100 x41y-1 SB_SML plane 5
82  // 101 x41y-1 SB_SML plane 6,5
2A  // 102 x41y-1 SB_SML plane 6
A8  // 103 x41y-1 SB_SML plane 7
82  // 104 x41y-1 SB_SML plane 8,7
2A  // 105 x41y-1 SB_SML plane 8
A8  // 106 x41y-1 SB_SML plane 9
82  // 107 x41y-1 SB_SML plane 10,9
2A  // 108 x41y-1 SB_SML plane 10
A8  // 109 x41y-1 SB_SML plane 11
82  // 110 x41y-1 SB_SML plane 12,11
2A  // 111 x41y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B08     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
00 // y_sel: -1
9F // -- CRC low byte
3D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B10
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x43y-2
00  // 14 bottom_edge_EN1 at x43y-2
00  // 15 bottom_edge_EN2 at x43y-2
00  // 16 bottom_edge_EN3 at x43y-2
00  // 17 bottom_edge_EN4 at x43y-2
00  // 18 bottom_edge_EN5 at x43y-2
00  // 19 bottom_edge_EN0 at x44y-2
00  // 20 bottom_edge_EN1 at x44y-2
00  // 21 bottom_edge_EN2 at x44y-2
00  // 22 bottom_edge_EN3 at x44y-2
00  // 23 bottom_edge_EN4 at x44y-2
00  // 24 bottom_edge_EN5 at x44y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x43y-1 SB_BIG plane 1
12  // 65 x43y-1 SB_BIG plane 1
00  // 66 x43y-1 SB_DRIVE plane 2,1
48  // 67 x43y-1 SB_BIG plane 2
12  // 68 x43y-1 SB_BIG plane 2
48  // 69 x43y-1 SB_BIG plane 3
12  // 70 x43y-1 SB_BIG plane 3
00  // 71 x43y-1 SB_DRIVE plane 4,3
48  // 72 x43y-1 SB_BIG plane 4
12  // 73 x43y-1 SB_BIG plane 4
48  // 74 x43y-1 SB_BIG plane 5
12  // 75 x43y-1 SB_BIG plane 5
00  // 76 x43y-1 SB_DRIVE plane 6,5
48  // 77 x43y-1 SB_BIG plane 6
12  // 78 x43y-1 SB_BIG plane 6
48  // 79 x43y-1 SB_BIG plane 7
12  // 80 x43y-1 SB_BIG plane 7
00  // 81 x43y-1 SB_DRIVE plane 8,7
48  // 82 x43y-1 SB_BIG plane 8
12  // 83 x43y-1 SB_BIG plane 8
48  // 84 x43y-1 SB_BIG plane 9
12  // 85 x43y-1 SB_BIG plane 9
00  // 86 x43y-1 SB_DRIVE plane 10,9
48  // 87 x43y-1 SB_BIG plane 10
12  // 88 x43y-1 SB_BIG plane 10
48  // 89 x43y-1 SB_BIG plane 11
12  // 90 x43y-1 SB_BIG plane 11
00  // 91 x43y-1 SB_DRIVE plane 12,11
48  // 92 x43y-1 SB_BIG plane 12
12  // 93 x43y-1 SB_BIG plane 12
A8  // 94 x44y0 SB_SML plane 1
82  // 95 x44y0 SB_SML plane 2,1
2A  // 96 x44y0 SB_SML plane 2
A8  // 97 x44y0 SB_SML plane 3
82  // 98 x44y0 SB_SML plane 4,3
2A  // 99 x44y0 SB_SML plane 4
A8  // 100 x44y0 SB_SML plane 5
82  // 101 x44y0 SB_SML plane 6,5
2A  // 102 x44y0 SB_SML plane 6
A8  // 103 x44y0 SB_SML plane 7
82  // 104 x44y0 SB_SML plane 8,7
2A  // 105 x44y0 SB_SML plane 8
A8  // 106 x44y0 SB_SML plane 9
82  // 107 x44y0 SB_SML plane 10,9
2A  // 108 x44y0 SB_SML plane 10
A8  // 109 x44y0 SB_SML plane 11
82  // 110 x44y0 SB_SML plane 12,11
2A  // 111 x44y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0B86     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
00 // y_sel: -1
47 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0B8E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x45y-2
00  // 14 bottom_edge_EN1 at x45y-2
00  // 15 bottom_edge_EN2 at x45y-2
00  // 16 bottom_edge_EN3 at x45y-2
00  // 17 bottom_edge_EN4 at x45y-2
00  // 18 bottom_edge_EN5 at x45y-2
00  // 19 bottom_edge_EN0 at x46y-2
00  // 20 bottom_edge_EN1 at x46y-2
00  // 21 bottom_edge_EN2 at x46y-2
00  // 22 bottom_edge_EN3 at x46y-2
00  // 23 bottom_edge_EN4 at x46y-2
00  // 24 bottom_edge_EN5 at x46y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x46y0 SB_BIG plane 1
12  // 65 x46y0 SB_BIG plane 1
00  // 66 x46y0 SB_DRIVE plane 2,1
48  // 67 x46y0 SB_BIG plane 2
12  // 68 x46y0 SB_BIG plane 2
48  // 69 x46y0 SB_BIG plane 3
12  // 70 x46y0 SB_BIG plane 3
00  // 71 x46y0 SB_DRIVE plane 4,3
48  // 72 x46y0 SB_BIG plane 4
12  // 73 x46y0 SB_BIG plane 4
48  // 74 x46y0 SB_BIG plane 5
12  // 75 x46y0 SB_BIG plane 5
00  // 76 x46y0 SB_DRIVE plane 6,5
48  // 77 x46y0 SB_BIG plane 6
12  // 78 x46y0 SB_BIG plane 6
48  // 79 x46y0 SB_BIG plane 7
12  // 80 x46y0 SB_BIG plane 7
00  // 81 x46y0 SB_DRIVE plane 8,7
48  // 82 x46y0 SB_BIG plane 8
12  // 83 x46y0 SB_BIG plane 8
48  // 84 x46y0 SB_BIG plane 9
12  // 85 x46y0 SB_BIG plane 9
00  // 86 x46y0 SB_DRIVE plane 10,9
48  // 87 x46y0 SB_BIG plane 10
12  // 88 x46y0 SB_BIG plane 10
48  // 89 x46y0 SB_BIG plane 11
12  // 90 x46y0 SB_BIG plane 11
00  // 91 x46y0 SB_DRIVE plane 12,11
48  // 92 x46y0 SB_BIG plane 12
12  // 93 x46y0 SB_BIG plane 12
A8  // 94 x45y-1 SB_SML plane 1
82  // 95 x45y-1 SB_SML plane 2,1
2A  // 96 x45y-1 SB_SML plane 2
A8  // 97 x45y-1 SB_SML plane 3
82  // 98 x45y-1 SB_SML plane 4,3
2A  // 99 x45y-1 SB_SML plane 4
A8  // 100 x45y-1 SB_SML plane 5
82  // 101 x45y-1 SB_SML plane 6,5
2A  // 102 x45y-1 SB_SML plane 6
A8  // 103 x45y-1 SB_SML plane 7
82  // 104 x45y-1 SB_SML plane 8,7
2A  // 105 x45y-1 SB_SML plane 8
A8  // 106 x45y-1 SB_SML plane 9
82  // 107 x45y-1 SB_SML plane 10,9
2A  // 108 x45y-1 SB_SML plane 10
A8  // 109 x45y-1 SB_SML plane 11
82  // 110 x45y-1 SB_SML plane 12,11
2A  // 111 x45y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C04     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
00 // y_sel: -1
8F // -- CRC low byte
A7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C0C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x47y-2
00  // 14 bottom_edge_EN1 at x47y-2
00  // 15 bottom_edge_EN2 at x47y-2
00  // 16 bottom_edge_EN3 at x47y-2
00  // 17 bottom_edge_EN4 at x47y-2
00  // 18 bottom_edge_EN5 at x47y-2
00  // 19 bottom_edge_EN0 at x48y-2
00  // 20 bottom_edge_EN1 at x48y-2
00  // 21 bottom_edge_EN2 at x48y-2
00  // 22 bottom_edge_EN3 at x48y-2
00  // 23 bottom_edge_EN4 at x48y-2
00  // 24 bottom_edge_EN5 at x48y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x47y-1 SB_BIG plane 1
12  // 65 x47y-1 SB_BIG plane 1
00  // 66 x47y-1 SB_DRIVE plane 2,1
48  // 67 x47y-1 SB_BIG plane 2
12  // 68 x47y-1 SB_BIG plane 2
48  // 69 x47y-1 SB_BIG plane 3
12  // 70 x47y-1 SB_BIG plane 3
00  // 71 x47y-1 SB_DRIVE plane 4,3
48  // 72 x47y-1 SB_BIG plane 4
12  // 73 x47y-1 SB_BIG plane 4
48  // 74 x47y-1 SB_BIG plane 5
12  // 75 x47y-1 SB_BIG plane 5
00  // 76 x47y-1 SB_DRIVE plane 6,5
48  // 77 x47y-1 SB_BIG plane 6
12  // 78 x47y-1 SB_BIG plane 6
48  // 79 x47y-1 SB_BIG plane 7
12  // 80 x47y-1 SB_BIG plane 7
00  // 81 x47y-1 SB_DRIVE plane 8,7
48  // 82 x47y-1 SB_BIG plane 8
12  // 83 x47y-1 SB_BIG plane 8
48  // 84 x47y-1 SB_BIG plane 9
12  // 85 x47y-1 SB_BIG plane 9
00  // 86 x47y-1 SB_DRIVE plane 10,9
48  // 87 x47y-1 SB_BIG plane 10
12  // 88 x47y-1 SB_BIG plane 10
48  // 89 x47y-1 SB_BIG plane 11
12  // 90 x47y-1 SB_BIG plane 11
00  // 91 x47y-1 SB_DRIVE plane 12,11
48  // 92 x47y-1 SB_BIG plane 12
12  // 93 x47y-1 SB_BIG plane 12
A8  // 94 x48y0 SB_SML plane 1
82  // 95 x48y0 SB_SML plane 2,1
2A  // 96 x48y0 SB_SML plane 2
A8  // 97 x48y0 SB_SML plane 3
82  // 98 x48y0 SB_SML plane 4,3
2A  // 99 x48y0 SB_SML plane 4
A8  // 100 x48y0 SB_SML plane 5
82  // 101 x48y0 SB_SML plane 6,5
2A  // 102 x48y0 SB_SML plane 6
A8  // 103 x48y0 SB_SML plane 7
82  // 104 x48y0 SB_SML plane 8,7
2A  // 105 x48y0 SB_SML plane 8
A8  // 106 x48y0 SB_SML plane 9
82  // 107 x48y0 SB_SML plane 10,9
2A  // 108 x48y0 SB_SML plane 10
A8  // 109 x48y0 SB_SML plane 11
82  // 110 x48y0 SB_SML plane 12,11
2A  // 111 x48y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0C82     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
00 // y_sel: -1
57 // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0C8A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x49y-2
00  // 14 bottom_edge_EN1 at x49y-2
00  // 15 bottom_edge_EN2 at x49y-2
00  // 16 bottom_edge_EN3 at x49y-2
00  // 17 bottom_edge_EN4 at x49y-2
00  // 18 bottom_edge_EN5 at x49y-2
00  // 19 bottom_edge_EN0 at x50y-2
00  // 20 bottom_edge_EN1 at x50y-2
00  // 21 bottom_edge_EN2 at x50y-2
00  // 22 bottom_edge_EN3 at x50y-2
00  // 23 bottom_edge_EN4 at x50y-2
00  // 24 bottom_edge_EN5 at x50y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x50y0 SB_BIG plane 1
12  // 65 x50y0 SB_BIG plane 1
00  // 66 x50y0 SB_DRIVE plane 2,1
48  // 67 x50y0 SB_BIG plane 2
12  // 68 x50y0 SB_BIG plane 2
48  // 69 x50y0 SB_BIG plane 3
12  // 70 x50y0 SB_BIG plane 3
00  // 71 x50y0 SB_DRIVE plane 4,3
48  // 72 x50y0 SB_BIG plane 4
12  // 73 x50y0 SB_BIG plane 4
48  // 74 x50y0 SB_BIG plane 5
12  // 75 x50y0 SB_BIG plane 5
00  // 76 x50y0 SB_DRIVE plane 6,5
48  // 77 x50y0 SB_BIG plane 6
12  // 78 x50y0 SB_BIG plane 6
48  // 79 x50y0 SB_BIG plane 7
12  // 80 x50y0 SB_BIG plane 7
00  // 81 x50y0 SB_DRIVE plane 8,7
48  // 82 x50y0 SB_BIG plane 8
12  // 83 x50y0 SB_BIG plane 8
48  // 84 x50y0 SB_BIG plane 9
12  // 85 x50y0 SB_BIG plane 9
00  // 86 x50y0 SB_DRIVE plane 10,9
48  // 87 x50y0 SB_BIG plane 10
12  // 88 x50y0 SB_BIG plane 10
48  // 89 x50y0 SB_BIG plane 11
12  // 90 x50y0 SB_BIG plane 11
00  // 91 x50y0 SB_DRIVE plane 12,11
48  // 92 x50y0 SB_BIG plane 12
12  // 93 x50y0 SB_BIG plane 12
A8  // 94 x49y-1 SB_SML plane 1
82  // 95 x49y-1 SB_SML plane 2,1
2A  // 96 x49y-1 SB_SML plane 2
A8  // 97 x49y-1 SB_SML plane 3
82  // 98 x49y-1 SB_SML plane 4,3
2A  // 99 x49y-1 SB_SML plane 4
A8  // 100 x49y-1 SB_SML plane 5
82  // 101 x49y-1 SB_SML plane 6,5
2A  // 102 x49y-1 SB_SML plane 6
A8  // 103 x49y-1 SB_SML plane 7
82  // 104 x49y-1 SB_SML plane 8,7
2A  // 105 x49y-1 SB_SML plane 8
A8  // 106 x49y-1 SB_SML plane 9
82  // 107 x49y-1 SB_SML plane 10,9
2A  // 108 x49y-1 SB_SML plane 10
A8  // 109 x49y-1 SB_SML plane 11
82  // 110 x49y-1 SB_SML plane 12,11
2A  // 111 x49y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D00     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
00 // y_sel: -1
3F // -- CRC low byte
94 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D08
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x51y-2
00  // 14 bottom_edge_EN1 at x51y-2
00  // 15 bottom_edge_EN2 at x51y-2
00  // 16 bottom_edge_EN3 at x51y-2
00  // 17 bottom_edge_EN4 at x51y-2
00  // 18 bottom_edge_EN5 at x51y-2
00  // 19 bottom_edge_EN0 at x52y-2
00  // 20 bottom_edge_EN1 at x52y-2
00  // 21 bottom_edge_EN2 at x52y-2
00  // 22 bottom_edge_EN3 at x52y-2
00  // 23 bottom_edge_EN4 at x52y-2
00  // 24 bottom_edge_EN5 at x52y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x51y-1 SB_BIG plane 1
12  // 65 x51y-1 SB_BIG plane 1
00  // 66 x51y-1 SB_DRIVE plane 2,1
48  // 67 x51y-1 SB_BIG plane 2
12  // 68 x51y-1 SB_BIG plane 2
48  // 69 x51y-1 SB_BIG plane 3
12  // 70 x51y-1 SB_BIG plane 3
00  // 71 x51y-1 SB_DRIVE plane 4,3
48  // 72 x51y-1 SB_BIG plane 4
12  // 73 x51y-1 SB_BIG plane 4
48  // 74 x51y-1 SB_BIG plane 5
12  // 75 x51y-1 SB_BIG plane 5
00  // 76 x51y-1 SB_DRIVE plane 6,5
48  // 77 x51y-1 SB_BIG plane 6
12  // 78 x51y-1 SB_BIG plane 6
48  // 79 x51y-1 SB_BIG plane 7
12  // 80 x51y-1 SB_BIG plane 7
00  // 81 x51y-1 SB_DRIVE plane 8,7
48  // 82 x51y-1 SB_BIG plane 8
12  // 83 x51y-1 SB_BIG plane 8
48  // 84 x51y-1 SB_BIG plane 9
12  // 85 x51y-1 SB_BIG plane 9
00  // 86 x51y-1 SB_DRIVE plane 10,9
48  // 87 x51y-1 SB_BIG plane 10
12  // 88 x51y-1 SB_BIG plane 10
48  // 89 x51y-1 SB_BIG plane 11
12  // 90 x51y-1 SB_BIG plane 11
00  // 91 x51y-1 SB_DRIVE plane 12,11
48  // 92 x51y-1 SB_BIG plane 12
12  // 93 x51y-1 SB_BIG plane 12
A8  // 94 x52y0 SB_SML plane 1
82  // 95 x52y0 SB_SML plane 2,1
2A  // 96 x52y0 SB_SML plane 2
A8  // 97 x52y0 SB_SML plane 3
82  // 98 x52y0 SB_SML plane 4,3
2A  // 99 x52y0 SB_SML plane 4
A8  // 100 x52y0 SB_SML plane 5
82  // 101 x52y0 SB_SML plane 6,5
2A  // 102 x52y0 SB_SML plane 6
A8  // 103 x52y0 SB_SML plane 7
82  // 104 x52y0 SB_SML plane 8,7
2A  // 105 x52y0 SB_SML plane 8
A8  // 106 x52y0 SB_SML plane 9
82  // 107 x52y0 SB_SML plane 10,9
2A  // 108 x52y0 SB_SML plane 10
A8  // 109 x52y0 SB_SML plane 11
82  // 110 x52y0 SB_SML plane 12,11
2A  // 111 x52y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0D7E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
00 // y_sel: -1
E7 // -- CRC low byte
8D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0D86
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x53y-2
00  // 14 bottom_edge_EN1 at x53y-2
00  // 15 bottom_edge_EN2 at x53y-2
00  // 16 bottom_edge_EN3 at x53y-2
00  // 17 bottom_edge_EN4 at x53y-2
00  // 18 bottom_edge_EN5 at x53y-2
00  // 19 bottom_edge_EN0 at x54y-2
00  // 20 bottom_edge_EN1 at x54y-2
00  // 21 bottom_edge_EN2 at x54y-2
00  // 22 bottom_edge_EN3 at x54y-2
00  // 23 bottom_edge_EN4 at x54y-2
00  // 24 bottom_edge_EN5 at x54y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x54y0 SB_BIG plane 1
12  // 65 x54y0 SB_BIG plane 1
00  // 66 x54y0 SB_DRIVE plane 2,1
48  // 67 x54y0 SB_BIG plane 2
12  // 68 x54y0 SB_BIG plane 2
48  // 69 x54y0 SB_BIG plane 3
12  // 70 x54y0 SB_BIG plane 3
00  // 71 x54y0 SB_DRIVE plane 4,3
48  // 72 x54y0 SB_BIG plane 4
12  // 73 x54y0 SB_BIG plane 4
48  // 74 x54y0 SB_BIG plane 5
12  // 75 x54y0 SB_BIG plane 5
00  // 76 x54y0 SB_DRIVE plane 6,5
48  // 77 x54y0 SB_BIG plane 6
12  // 78 x54y0 SB_BIG plane 6
48  // 79 x54y0 SB_BIG plane 7
12  // 80 x54y0 SB_BIG plane 7
00  // 81 x54y0 SB_DRIVE plane 8,7
48  // 82 x54y0 SB_BIG plane 8
12  // 83 x54y0 SB_BIG plane 8
48  // 84 x54y0 SB_BIG plane 9
12  // 85 x54y0 SB_BIG plane 9
00  // 86 x54y0 SB_DRIVE plane 10,9
48  // 87 x54y0 SB_BIG plane 10
12  // 88 x54y0 SB_BIG plane 10
48  // 89 x54y0 SB_BIG plane 11
12  // 90 x54y0 SB_BIG plane 11
00  // 91 x54y0 SB_DRIVE plane 12,11
48  // 92 x54y0 SB_BIG plane 12
12  // 93 x54y0 SB_BIG plane 12
A8  // 94 x53y-1 SB_SML plane 1
82  // 95 x53y-1 SB_SML plane 2,1
2A  // 96 x53y-1 SB_SML plane 2
A8  // 97 x53y-1 SB_SML plane 3
82  // 98 x53y-1 SB_SML plane 4,3
2A  // 99 x53y-1 SB_SML plane 4
A8  // 100 x53y-1 SB_SML plane 5
82  // 101 x53y-1 SB_SML plane 6,5
2A  // 102 x53y-1 SB_SML plane 6
A8  // 103 x53y-1 SB_SML plane 7
82  // 104 x53y-1 SB_SML plane 8,7
2A  // 105 x53y-1 SB_SML plane 8
A8  // 106 x53y-1 SB_SML plane 9
82  // 107 x53y-1 SB_SML plane 10,9
2A  // 108 x53y-1 SB_SML plane 10
A8  // 109 x53y-1 SB_SML plane 11
82  // 110 x53y-1 SB_SML plane 12,11
2A  // 111 x53y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0DFC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
00 // y_sel: -1
EF // -- CRC low byte
C0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E04
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x55y-2
00  // 14 bottom_edge_EN1 at x55y-2
00  // 15 bottom_edge_EN2 at x55y-2
00  // 16 bottom_edge_EN3 at x55y-2
00  // 17 bottom_edge_EN4 at x55y-2
00  // 18 bottom_edge_EN5 at x55y-2
00  // 19 bottom_edge_EN0 at x56y-2
00  // 20 bottom_edge_EN1 at x56y-2
00  // 21 bottom_edge_EN2 at x56y-2
00  // 22 bottom_edge_EN3 at x56y-2
00  // 23 bottom_edge_EN4 at x56y-2
00  // 24 bottom_edge_EN5 at x56y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x55y-1 SB_BIG plane 1
12  // 65 x55y-1 SB_BIG plane 1
00  // 66 x55y-1 SB_DRIVE plane 2,1
48  // 67 x55y-1 SB_BIG plane 2
12  // 68 x55y-1 SB_BIG plane 2
48  // 69 x55y-1 SB_BIG plane 3
12  // 70 x55y-1 SB_BIG plane 3
00  // 71 x55y-1 SB_DRIVE plane 4,3
48  // 72 x55y-1 SB_BIG plane 4
12  // 73 x55y-1 SB_BIG plane 4
48  // 74 x55y-1 SB_BIG plane 5
12  // 75 x55y-1 SB_BIG plane 5
00  // 76 x55y-1 SB_DRIVE plane 6,5
48  // 77 x55y-1 SB_BIG plane 6
12  // 78 x55y-1 SB_BIG plane 6
48  // 79 x55y-1 SB_BIG plane 7
12  // 80 x55y-1 SB_BIG plane 7
00  // 81 x55y-1 SB_DRIVE plane 8,7
48  // 82 x55y-1 SB_BIG plane 8
12  // 83 x55y-1 SB_BIG plane 8
48  // 84 x55y-1 SB_BIG plane 9
12  // 85 x55y-1 SB_BIG plane 9
00  // 86 x55y-1 SB_DRIVE plane 10,9
48  // 87 x55y-1 SB_BIG plane 10
12  // 88 x55y-1 SB_BIG plane 10
48  // 89 x55y-1 SB_BIG plane 11
12  // 90 x55y-1 SB_BIG plane 11
00  // 91 x55y-1 SB_DRIVE plane 12,11
48  // 92 x55y-1 SB_BIG plane 12
12  // 93 x55y-1 SB_BIG plane 12
A8  // 94 x56y0 SB_SML plane 1
82  // 95 x56y0 SB_SML plane 2,1
2A  // 96 x56y0 SB_SML plane 2
A8  // 97 x56y0 SB_SML plane 3
82  // 98 x56y0 SB_SML plane 4,3
2A  // 99 x56y0 SB_SML plane 4
A8  // 100 x56y0 SB_SML plane 5
82  // 101 x56y0 SB_SML plane 6,5
2A  // 102 x56y0 SB_SML plane 6
A8  // 103 x56y0 SB_SML plane 7
82  // 104 x56y0 SB_SML plane 8,7
2A  // 105 x56y0 SB_SML plane 8
A8  // 106 x56y0 SB_SML plane 9
82  // 107 x56y0 SB_SML plane 10,9
2A  // 108 x56y0 SB_SML plane 10
A8  // 109 x56y0 SB_SML plane 11
82  // 110 x56y0 SB_SML plane 12,11
2A  // 111 x56y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0E7A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
00 // y_sel: -1
37 // -- CRC low byte
D9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0E82
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x57y-2
00  // 14 bottom_edge_EN1 at x57y-2
00  // 15 bottom_edge_EN2 at x57y-2
00  // 16 bottom_edge_EN3 at x57y-2
00  // 17 bottom_edge_EN4 at x57y-2
00  // 18 bottom_edge_EN5 at x57y-2
00  // 19 bottom_edge_EN0 at x58y-2
00  // 20 bottom_edge_EN1 at x58y-2
00  // 21 bottom_edge_EN2 at x58y-2
00  // 22 bottom_edge_EN3 at x58y-2
00  // 23 bottom_edge_EN4 at x58y-2
00  // 24 bottom_edge_EN5 at x58y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x58y0 SB_BIG plane 1
12  // 65 x58y0 SB_BIG plane 1
00  // 66 x58y0 SB_DRIVE plane 2,1
48  // 67 x58y0 SB_BIG plane 2
12  // 68 x58y0 SB_BIG plane 2
48  // 69 x58y0 SB_BIG plane 3
12  // 70 x58y0 SB_BIG plane 3
00  // 71 x58y0 SB_DRIVE plane 4,3
48  // 72 x58y0 SB_BIG plane 4
12  // 73 x58y0 SB_BIG plane 4
48  // 74 x58y0 SB_BIG plane 5
12  // 75 x58y0 SB_BIG plane 5
00  // 76 x58y0 SB_DRIVE plane 6,5
48  // 77 x58y0 SB_BIG plane 6
12  // 78 x58y0 SB_BIG plane 6
48  // 79 x58y0 SB_BIG plane 7
12  // 80 x58y0 SB_BIG plane 7
00  // 81 x58y0 SB_DRIVE plane 8,7
48  // 82 x58y0 SB_BIG plane 8
12  // 83 x58y0 SB_BIG plane 8
48  // 84 x58y0 SB_BIG plane 9
12  // 85 x58y0 SB_BIG plane 9
00  // 86 x58y0 SB_DRIVE plane 10,9
48  // 87 x58y0 SB_BIG plane 10
12  // 88 x58y0 SB_BIG plane 10
48  // 89 x58y0 SB_BIG plane 11
12  // 90 x58y0 SB_BIG plane 11
00  // 91 x58y0 SB_DRIVE plane 12,11
48  // 92 x58y0 SB_BIG plane 12
12  // 93 x58y0 SB_BIG plane 12
A8  // 94 x57y-1 SB_SML plane 1
82  // 95 x57y-1 SB_SML plane 2,1
2A  // 96 x57y-1 SB_SML plane 2
A8  // 97 x57y-1 SB_SML plane 3
82  // 98 x57y-1 SB_SML plane 4,3
2A  // 99 x57y-1 SB_SML plane 4
A8  // 100 x57y-1 SB_SML plane 5
82  // 101 x57y-1 SB_SML plane 6,5
2A  // 102 x57y-1 SB_SML plane 6
A8  // 103 x57y-1 SB_SML plane 7
82  // 104 x57y-1 SB_SML plane 8,7
2A  // 105 x57y-1 SB_SML plane 8
A8  // 106 x57y-1 SB_SML plane 9
82  // 107 x57y-1 SB_SML plane 10,9
2A  // 108 x57y-1 SB_SML plane 10
A8  // 109 x57y-1 SB_SML plane 11
82  // 110 x57y-1 SB_SML plane 12,11
2A  // 111 x57y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0EF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
00 // y_sel: -1
5F // -- CRC low byte
F3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F00
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x59y-2
00  // 14 bottom_edge_EN1 at x59y-2
00  // 15 bottom_edge_EN2 at x59y-2
00  // 16 bottom_edge_EN3 at x59y-2
00  // 17 bottom_edge_EN4 at x59y-2
00  // 18 bottom_edge_EN5 at x59y-2
00  // 19 bottom_edge_EN0 at x60y-2
00  // 20 bottom_edge_EN1 at x60y-2
00  // 21 bottom_edge_EN2 at x60y-2
00  // 22 bottom_edge_EN3 at x60y-2
00  // 23 bottom_edge_EN4 at x60y-2
00  // 24 bottom_edge_EN5 at x60y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x59y-1 SB_BIG plane 1
12  // 65 x59y-1 SB_BIG plane 1
00  // 66 x59y-1 SB_DRIVE plane 2,1
48  // 67 x59y-1 SB_BIG plane 2
12  // 68 x59y-1 SB_BIG plane 2
48  // 69 x59y-1 SB_BIG plane 3
12  // 70 x59y-1 SB_BIG plane 3
00  // 71 x59y-1 SB_DRIVE plane 4,3
48  // 72 x59y-1 SB_BIG plane 4
12  // 73 x59y-1 SB_BIG plane 4
48  // 74 x59y-1 SB_BIG plane 5
12  // 75 x59y-1 SB_BIG plane 5
00  // 76 x59y-1 SB_DRIVE plane 6,5
48  // 77 x59y-1 SB_BIG plane 6
12  // 78 x59y-1 SB_BIG plane 6
48  // 79 x59y-1 SB_BIG plane 7
12  // 80 x59y-1 SB_BIG plane 7
00  // 81 x59y-1 SB_DRIVE plane 8,7
48  // 82 x59y-1 SB_BIG plane 8
12  // 83 x59y-1 SB_BIG plane 8
48  // 84 x59y-1 SB_BIG plane 9
12  // 85 x59y-1 SB_BIG plane 9
00  // 86 x59y-1 SB_DRIVE plane 10,9
48  // 87 x59y-1 SB_BIG plane 10
12  // 88 x59y-1 SB_BIG plane 10
48  // 89 x59y-1 SB_BIG plane 11
12  // 90 x59y-1 SB_BIG plane 11
00  // 91 x59y-1 SB_DRIVE plane 12,11
48  // 92 x59y-1 SB_BIG plane 12
12  // 93 x59y-1 SB_BIG plane 12
A8  // 94 x60y0 SB_SML plane 1
82  // 95 x60y0 SB_SML plane 2,1
2A  // 96 x60y0 SB_SML plane 2
A8  // 97 x60y0 SB_SML plane 3
82  // 98 x60y0 SB_SML plane 4,3
2A  // 99 x60y0 SB_SML plane 4
A8  // 100 x60y0 SB_SML plane 5
82  // 101 x60y0 SB_SML plane 6,5
2A  // 102 x60y0 SB_SML plane 6
A8  // 103 x60y0 SB_SML plane 7
82  // 104 x60y0 SB_SML plane 8,7
2A  // 105 x60y0 SB_SML plane 8
A8  // 106 x60y0 SB_SML plane 9
82  // 107 x60y0 SB_SML plane 10,9
2A  // 108 x60y0 SB_SML plane 10
A8  // 109 x60y0 SB_SML plane 11
82  // 110 x60y0 SB_SML plane 12,11
2A  // 111 x60y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0F76     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
00 // y_sel: -1
87 // -- CRC low byte
EA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0F7E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x61y-2
00  // 14 bottom_edge_EN1 at x61y-2
00  // 15 bottom_edge_EN2 at x61y-2
00  // 16 bottom_edge_EN3 at x61y-2
00  // 17 bottom_edge_EN4 at x61y-2
00  // 18 bottom_edge_EN5 at x61y-2
00  // 19 bottom_edge_EN0 at x62y-2
00  // 20 bottom_edge_EN1 at x62y-2
00  // 21 bottom_edge_EN2 at x62y-2
00  // 22 bottom_edge_EN3 at x62y-2
00  // 23 bottom_edge_EN4 at x62y-2
00  // 24 bottom_edge_EN5 at x62y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x62y0 SB_BIG plane 1
12  // 65 x62y0 SB_BIG plane 1
00  // 66 x62y0 SB_DRIVE plane 2,1
48  // 67 x62y0 SB_BIG plane 2
12  // 68 x62y0 SB_BIG plane 2
48  // 69 x62y0 SB_BIG plane 3
12  // 70 x62y0 SB_BIG plane 3
00  // 71 x62y0 SB_DRIVE plane 4,3
48  // 72 x62y0 SB_BIG plane 4
12  // 73 x62y0 SB_BIG plane 4
48  // 74 x62y0 SB_BIG plane 5
12  // 75 x62y0 SB_BIG plane 5
00  // 76 x62y0 SB_DRIVE plane 6,5
48  // 77 x62y0 SB_BIG plane 6
12  // 78 x62y0 SB_BIG plane 6
48  // 79 x62y0 SB_BIG plane 7
12  // 80 x62y0 SB_BIG plane 7
00  // 81 x62y0 SB_DRIVE plane 8,7
48  // 82 x62y0 SB_BIG plane 8
12  // 83 x62y0 SB_BIG plane 8
48  // 84 x62y0 SB_BIG plane 9
12  // 85 x62y0 SB_BIG plane 9
00  // 86 x62y0 SB_DRIVE plane 10,9
48  // 87 x62y0 SB_BIG plane 10
12  // 88 x62y0 SB_BIG plane 10
48  // 89 x62y0 SB_BIG plane 11
12  // 90 x62y0 SB_BIG plane 11
00  // 91 x62y0 SB_DRIVE plane 12,11
48  // 92 x62y0 SB_BIG plane 12
12  // 93 x62y0 SB_BIG plane 12
A8  // 94 x61y-1 SB_SML plane 1
82  // 95 x61y-1 SB_SML plane 2,1
2A  // 96 x61y-1 SB_SML plane 2
A8  // 97 x61y-1 SB_SML plane 3
82  // 98 x61y-1 SB_SML plane 4,3
2A  // 99 x61y-1 SB_SML plane 4
A8  // 100 x61y-1 SB_SML plane 5
82  // 101 x61y-1 SB_SML plane 6,5
2A  // 102 x61y-1 SB_SML plane 6
A8  // 103 x61y-1 SB_SML plane 7
82  // 104 x61y-1 SB_SML plane 8,7
2A  // 105 x61y-1 SB_SML plane 8
A8  // 106 x61y-1 SB_SML plane 9
82  // 107 x61y-1 SB_SML plane 10,9
2A  // 108 x61y-1 SB_SML plane 10
A8  // 109 x61y-1 SB_SML plane 11
82  // 110 x61y-1 SB_SML plane 12,11
2A  // 111 x61y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 0FF4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
00 // y_sel: -1
ED // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 0FFC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x63y-2
00  // 14 bottom_edge_EN1 at x63y-2
00  // 15 bottom_edge_EN2 at x63y-2
00  // 16 bottom_edge_EN3 at x63y-2
00  // 17 bottom_edge_EN4 at x63y-2
00  // 18 bottom_edge_EN5 at x63y-2
00  // 19 bottom_edge_EN0 at x64y-2
00  // 20 bottom_edge_EN1 at x64y-2
00  // 21 bottom_edge_EN2 at x64y-2
00  // 22 bottom_edge_EN3 at x64y-2
00  // 23 bottom_edge_EN4 at x64y-2
00  // 24 bottom_edge_EN5 at x64y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x63y-1 SB_BIG plane 1
12  // 65 x63y-1 SB_BIG plane 1
00  // 66 x63y-1 SB_DRIVE plane 2,1
48  // 67 x63y-1 SB_BIG plane 2
12  // 68 x63y-1 SB_BIG plane 2
48  // 69 x63y-1 SB_BIG plane 3
12  // 70 x63y-1 SB_BIG plane 3
00  // 71 x63y-1 SB_DRIVE plane 4,3
48  // 72 x63y-1 SB_BIG plane 4
12  // 73 x63y-1 SB_BIG plane 4
48  // 74 x63y-1 SB_BIG plane 5
12  // 75 x63y-1 SB_BIG plane 5
00  // 76 x63y-1 SB_DRIVE plane 6,5
48  // 77 x63y-1 SB_BIG plane 6
12  // 78 x63y-1 SB_BIG plane 6
48  // 79 x63y-1 SB_BIG plane 7
12  // 80 x63y-1 SB_BIG plane 7
00  // 81 x63y-1 SB_DRIVE plane 8,7
48  // 82 x63y-1 SB_BIG plane 8
12  // 83 x63y-1 SB_BIG plane 8
48  // 84 x63y-1 SB_BIG plane 9
12  // 85 x63y-1 SB_BIG plane 9
00  // 86 x63y-1 SB_DRIVE plane 10,9
48  // 87 x63y-1 SB_BIG plane 10
12  // 88 x63y-1 SB_BIG plane 10
48  // 89 x63y-1 SB_BIG plane 11
12  // 90 x63y-1 SB_BIG plane 11
00  // 91 x63y-1 SB_DRIVE plane 12,11
48  // 92 x63y-1 SB_BIG plane 12
12  // 93 x63y-1 SB_BIG plane 12
A8  // 94 x64y0 SB_SML plane 1
82  // 95 x64y0 SB_SML plane 2,1
2A  // 96 x64y0 SB_SML plane 2
A8  // 97 x64y0 SB_SML plane 3
82  // 98 x64y0 SB_SML plane 4,3
2A  // 99 x64y0 SB_SML plane 4
A8  // 100 x64y0 SB_SML plane 5
82  // 101 x64y0 SB_SML plane 6,5
2A  // 102 x64y0 SB_SML plane 6
A8  // 103 x64y0 SB_SML plane 7
82  // 104 x64y0 SB_SML plane 8,7
2A  // 105 x64y0 SB_SML plane 8
A8  // 106 x64y0 SB_SML plane 9
82  // 107 x64y0 SB_SML plane 10,9
2A  // 108 x64y0 SB_SML plane 10
A8  // 109 x64y0 SB_SML plane 11
82  // 110 x64y0 SB_SML plane 12,11
2A  // 111 x64y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1072     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
00 // y_sel: -1
35 // -- CRC low byte
C6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 107A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x65y-2
00  // 14 bottom_edge_EN1 at x65y-2
00  // 15 bottom_edge_EN2 at x65y-2
00  // 16 bottom_edge_EN3 at x65y-2
00  // 17 bottom_edge_EN4 at x65y-2
00  // 18 bottom_edge_EN5 at x65y-2
00  // 19 bottom_edge_EN0 at x66y-2
00  // 20 bottom_edge_EN1 at x66y-2
00  // 21 bottom_edge_EN2 at x66y-2
00  // 22 bottom_edge_EN3 at x66y-2
00  // 23 bottom_edge_EN4 at x66y-2
00  // 24 bottom_edge_EN5 at x66y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x66y0 SB_BIG plane 1
12  // 65 x66y0 SB_BIG plane 1
00  // 66 x66y0 SB_DRIVE plane 2,1
48  // 67 x66y0 SB_BIG plane 2
12  // 68 x66y0 SB_BIG plane 2
48  // 69 x66y0 SB_BIG plane 3
12  // 70 x66y0 SB_BIG plane 3
00  // 71 x66y0 SB_DRIVE plane 4,3
48  // 72 x66y0 SB_BIG plane 4
12  // 73 x66y0 SB_BIG plane 4
48  // 74 x66y0 SB_BIG plane 5
12  // 75 x66y0 SB_BIG plane 5
00  // 76 x66y0 SB_DRIVE plane 6,5
48  // 77 x66y0 SB_BIG plane 6
12  // 78 x66y0 SB_BIG plane 6
48  // 79 x66y0 SB_BIG plane 7
12  // 80 x66y0 SB_BIG plane 7
00  // 81 x66y0 SB_DRIVE plane 8,7
48  // 82 x66y0 SB_BIG plane 8
12  // 83 x66y0 SB_BIG plane 8
48  // 84 x66y0 SB_BIG plane 9
12  // 85 x66y0 SB_BIG plane 9
00  // 86 x66y0 SB_DRIVE plane 10,9
48  // 87 x66y0 SB_BIG plane 10
12  // 88 x66y0 SB_BIG plane 10
48  // 89 x66y0 SB_BIG plane 11
12  // 90 x66y0 SB_BIG plane 11
00  // 91 x66y0 SB_DRIVE plane 12,11
48  // 92 x66y0 SB_BIG plane 12
12  // 93 x66y0 SB_BIG plane 12
A8  // 94 x65y-1 SB_SML plane 1
82  // 95 x65y-1 SB_SML plane 2,1
2A  // 96 x65y-1 SB_SML plane 2
A8  // 97 x65y-1 SB_SML plane 3
82  // 98 x65y-1 SB_SML plane 4,3
2A  // 99 x65y-1 SB_SML plane 4
A8  // 100 x65y-1 SB_SML plane 5
82  // 101 x65y-1 SB_SML plane 6,5
2A  // 102 x65y-1 SB_SML plane 6
A8  // 103 x65y-1 SB_SML plane 7
82  // 104 x65y-1 SB_SML plane 8,7
2A  // 105 x65y-1 SB_SML plane 8
A8  // 106 x65y-1 SB_SML plane 9
82  // 107 x65y-1 SB_SML plane 10,9
2A  // 108 x65y-1 SB_SML plane 10
A8  // 109 x65y-1 SB_SML plane 11
82  // 110 x65y-1 SB_SML plane 12,11
2A  // 111 x65y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 10F0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
00 // y_sel: -1
5D // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 10F8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x67y-2
00  // 14 bottom_edge_EN1 at x67y-2
00  // 15 bottom_edge_EN2 at x67y-2
00  // 16 bottom_edge_EN3 at x67y-2
00  // 17 bottom_edge_EN4 at x67y-2
00  // 18 bottom_edge_EN5 at x67y-2
00  // 19 bottom_edge_EN0 at x68y-2
00  // 20 bottom_edge_EN1 at x68y-2
00  // 21 bottom_edge_EN2 at x68y-2
00  // 22 bottom_edge_EN3 at x68y-2
00  // 23 bottom_edge_EN4 at x68y-2
00  // 24 bottom_edge_EN5 at x68y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x67y-1 SB_BIG plane 1
12  // 65 x67y-1 SB_BIG plane 1
00  // 66 x67y-1 SB_DRIVE plane 2,1
48  // 67 x67y-1 SB_BIG plane 2
12  // 68 x67y-1 SB_BIG plane 2
48  // 69 x67y-1 SB_BIG plane 3
12  // 70 x67y-1 SB_BIG plane 3
00  // 71 x67y-1 SB_DRIVE plane 4,3
48  // 72 x67y-1 SB_BIG plane 4
12  // 73 x67y-1 SB_BIG plane 4
48  // 74 x67y-1 SB_BIG plane 5
12  // 75 x67y-1 SB_BIG plane 5
00  // 76 x67y-1 SB_DRIVE plane 6,5
48  // 77 x67y-1 SB_BIG plane 6
12  // 78 x67y-1 SB_BIG plane 6
48  // 79 x67y-1 SB_BIG plane 7
12  // 80 x67y-1 SB_BIG plane 7
00  // 81 x67y-1 SB_DRIVE plane 8,7
48  // 82 x67y-1 SB_BIG plane 8
12  // 83 x67y-1 SB_BIG plane 8
48  // 84 x67y-1 SB_BIG plane 9
12  // 85 x67y-1 SB_BIG plane 9
00  // 86 x67y-1 SB_DRIVE plane 10,9
48  // 87 x67y-1 SB_BIG plane 10
12  // 88 x67y-1 SB_BIG plane 10
48  // 89 x67y-1 SB_BIG plane 11
12  // 90 x67y-1 SB_BIG plane 11
00  // 91 x67y-1 SB_DRIVE plane 12,11
48  // 92 x67y-1 SB_BIG plane 12
12  // 93 x67y-1 SB_BIG plane 12
A8  // 94 x68y0 SB_SML plane 1
82  // 95 x68y0 SB_SML plane 2,1
2A  // 96 x68y0 SB_SML plane 2
A8  // 97 x68y0 SB_SML plane 3
82  // 98 x68y0 SB_SML plane 4,3
2A  // 99 x68y0 SB_SML plane 4
A8  // 100 x68y0 SB_SML plane 5
82  // 101 x68y0 SB_SML plane 6,5
2A  // 102 x68y0 SB_SML plane 6
A8  // 103 x68y0 SB_SML plane 7
82  // 104 x68y0 SB_SML plane 8,7
2A  // 105 x68y0 SB_SML plane 8
A8  // 106 x68y0 SB_SML plane 9
82  // 107 x68y0 SB_SML plane 10,9
2A  // 108 x68y0 SB_SML plane 10
A8  // 109 x68y0 SB_SML plane 11
82  // 110 x68y0 SB_SML plane 12,11
2A  // 111 x68y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 116E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
00 // y_sel: -1
85 // -- CRC low byte
F5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1176
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x69y-2
00  // 14 bottom_edge_EN1 at x69y-2
00  // 15 bottom_edge_EN2 at x69y-2
00  // 16 bottom_edge_EN3 at x69y-2
00  // 17 bottom_edge_EN4 at x69y-2
00  // 18 bottom_edge_EN5 at x69y-2
00  // 19 bottom_edge_EN0 at x70y-2
00  // 20 bottom_edge_EN1 at x70y-2
00  // 21 bottom_edge_EN2 at x70y-2
00  // 22 bottom_edge_EN3 at x70y-2
00  // 23 bottom_edge_EN4 at x70y-2
00  // 24 bottom_edge_EN5 at x70y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x70y0 SB_BIG plane 1
12  // 65 x70y0 SB_BIG plane 1
00  // 66 x70y0 SB_DRIVE plane 2,1
48  // 67 x70y0 SB_BIG plane 2
12  // 68 x70y0 SB_BIG plane 2
48  // 69 x70y0 SB_BIG plane 3
12  // 70 x70y0 SB_BIG plane 3
00  // 71 x70y0 SB_DRIVE plane 4,3
48  // 72 x70y0 SB_BIG plane 4
12  // 73 x70y0 SB_BIG plane 4
48  // 74 x70y0 SB_BIG plane 5
12  // 75 x70y0 SB_BIG plane 5
00  // 76 x70y0 SB_DRIVE plane 6,5
48  // 77 x70y0 SB_BIG plane 6
12  // 78 x70y0 SB_BIG plane 6
48  // 79 x70y0 SB_BIG plane 7
12  // 80 x70y0 SB_BIG plane 7
00  // 81 x70y0 SB_DRIVE plane 8,7
48  // 82 x70y0 SB_BIG plane 8
12  // 83 x70y0 SB_BIG plane 8
48  // 84 x70y0 SB_BIG plane 9
12  // 85 x70y0 SB_BIG plane 9
00  // 86 x70y0 SB_DRIVE plane 10,9
48  // 87 x70y0 SB_BIG plane 10
12  // 88 x70y0 SB_BIG plane 10
48  // 89 x70y0 SB_BIG plane 11
12  // 90 x70y0 SB_BIG plane 11
00  // 91 x70y0 SB_DRIVE plane 12,11
48  // 92 x70y0 SB_BIG plane 12
12  // 93 x70y0 SB_BIG plane 12
A8  // 94 x69y-1 SB_SML plane 1
82  // 95 x69y-1 SB_SML plane 2,1
2A  // 96 x69y-1 SB_SML plane 2
A8  // 97 x69y-1 SB_SML plane 3
82  // 98 x69y-1 SB_SML plane 4,3
2A  // 99 x69y-1 SB_SML plane 4
A8  // 100 x69y-1 SB_SML plane 5
82  // 101 x69y-1 SB_SML plane 6,5
2A  // 102 x69y-1 SB_SML plane 6
A8  // 103 x69y-1 SB_SML plane 7
82  // 104 x69y-1 SB_SML plane 8,7
2A  // 105 x69y-1 SB_SML plane 8
A8  // 106 x69y-1 SB_SML plane 9
82  // 107 x69y-1 SB_SML plane 10,9
2A  // 108 x69y-1 SB_SML plane 10
A8  // 109 x69y-1 SB_SML plane 11
82  // 110 x69y-1 SB_SML plane 12,11
2A  // 111 x69y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 11EC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
00 // y_sel: -1
8D // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 11F4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x71y-2
00  // 14 bottom_edge_EN1 at x71y-2
00  // 15 bottom_edge_EN2 at x71y-2
00  // 16 bottom_edge_EN3 at x71y-2
00  // 17 bottom_edge_EN4 at x71y-2
00  // 18 bottom_edge_EN5 at x71y-2
00  // 19 bottom_edge_EN0 at x72y-2
00  // 20 bottom_edge_EN1 at x72y-2
00  // 21 bottom_edge_EN2 at x72y-2
00  // 22 bottom_edge_EN3 at x72y-2
00  // 23 bottom_edge_EN4 at x72y-2
00  // 24 bottom_edge_EN5 at x72y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x71y-1 SB_BIG plane 1
12  // 65 x71y-1 SB_BIG plane 1
00  // 66 x71y-1 SB_DRIVE plane 2,1
48  // 67 x71y-1 SB_BIG plane 2
12  // 68 x71y-1 SB_BIG plane 2
48  // 69 x71y-1 SB_BIG plane 3
12  // 70 x71y-1 SB_BIG plane 3
00  // 71 x71y-1 SB_DRIVE plane 4,3
48  // 72 x71y-1 SB_BIG plane 4
12  // 73 x71y-1 SB_BIG plane 4
48  // 74 x71y-1 SB_BIG plane 5
12  // 75 x71y-1 SB_BIG plane 5
00  // 76 x71y-1 SB_DRIVE plane 6,5
48  // 77 x71y-1 SB_BIG plane 6
12  // 78 x71y-1 SB_BIG plane 6
48  // 79 x71y-1 SB_BIG plane 7
12  // 80 x71y-1 SB_BIG plane 7
00  // 81 x71y-1 SB_DRIVE plane 8,7
48  // 82 x71y-1 SB_BIG plane 8
12  // 83 x71y-1 SB_BIG plane 8
48  // 84 x71y-1 SB_BIG plane 9
12  // 85 x71y-1 SB_BIG plane 9
00  // 86 x71y-1 SB_DRIVE plane 10,9
48  // 87 x71y-1 SB_BIG plane 10
12  // 88 x71y-1 SB_BIG plane 10
48  // 89 x71y-1 SB_BIG plane 11
12  // 90 x71y-1 SB_BIG plane 11
00  // 91 x71y-1 SB_DRIVE plane 12,11
48  // 92 x71y-1 SB_BIG plane 12
12  // 93 x71y-1 SB_BIG plane 12
A8  // 94 x72y0 SB_SML plane 1
82  // 95 x72y0 SB_SML plane 2,1
2A  // 96 x72y0 SB_SML plane 2
A8  // 97 x72y0 SB_SML plane 3
82  // 98 x72y0 SB_SML plane 4,3
2A  // 99 x72y0 SB_SML plane 4
A8  // 100 x72y0 SB_SML plane 5
82  // 101 x72y0 SB_SML plane 6,5
2A  // 102 x72y0 SB_SML plane 6
A8  // 103 x72y0 SB_SML plane 7
82  // 104 x72y0 SB_SML plane 8,7
2A  // 105 x72y0 SB_SML plane 8
A8  // 106 x72y0 SB_SML plane 9
82  // 107 x72y0 SB_SML plane 10,9
2A  // 108 x72y0 SB_SML plane 10
A8  // 109 x72y0 SB_SML plane 11
82  // 110 x72y0 SB_SML plane 12,11
2A  // 111 x72y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 126A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
00 // y_sel: -1
55 // -- CRC low byte
A1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1272
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x73y-2
00  // 14 bottom_edge_EN1 at x73y-2
00  // 15 bottom_edge_EN2 at x73y-2
00  // 16 bottom_edge_EN3 at x73y-2
00  // 17 bottom_edge_EN4 at x73y-2
00  // 18 bottom_edge_EN5 at x73y-2
00  // 19 bottom_edge_EN0 at x74y-2
00  // 20 bottom_edge_EN1 at x74y-2
00  // 21 bottom_edge_EN2 at x74y-2
00  // 22 bottom_edge_EN3 at x74y-2
00  // 23 bottom_edge_EN4 at x74y-2
00  // 24 bottom_edge_EN5 at x74y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x74y0 SB_BIG plane 1
12  // 65 x74y0 SB_BIG plane 1
00  // 66 x74y0 SB_DRIVE plane 2,1
48  // 67 x74y0 SB_BIG plane 2
12  // 68 x74y0 SB_BIG plane 2
48  // 69 x74y0 SB_BIG plane 3
12  // 70 x74y0 SB_BIG plane 3
00  // 71 x74y0 SB_DRIVE plane 4,3
48  // 72 x74y0 SB_BIG plane 4
12  // 73 x74y0 SB_BIG plane 4
48  // 74 x74y0 SB_BIG plane 5
12  // 75 x74y0 SB_BIG plane 5
00  // 76 x74y0 SB_DRIVE plane 6,5
48  // 77 x74y0 SB_BIG plane 6
12  // 78 x74y0 SB_BIG plane 6
48  // 79 x74y0 SB_BIG plane 7
12  // 80 x74y0 SB_BIG plane 7
00  // 81 x74y0 SB_DRIVE plane 8,7
48  // 82 x74y0 SB_BIG plane 8
12  // 83 x74y0 SB_BIG plane 8
48  // 84 x74y0 SB_BIG plane 9
12  // 85 x74y0 SB_BIG plane 9
00  // 86 x74y0 SB_DRIVE plane 10,9
48  // 87 x74y0 SB_BIG plane 10
12  // 88 x74y0 SB_BIG plane 10
48  // 89 x74y0 SB_BIG plane 11
12  // 90 x74y0 SB_BIG plane 11
00  // 91 x74y0 SB_DRIVE plane 12,11
48  // 92 x74y0 SB_BIG plane 12
12  // 93 x74y0 SB_BIG plane 12
A8  // 94 x73y-1 SB_SML plane 1
82  // 95 x73y-1 SB_SML plane 2,1
2A  // 96 x73y-1 SB_SML plane 2
A8  // 97 x73y-1 SB_SML plane 3
82  // 98 x73y-1 SB_SML plane 4,3
2A  // 99 x73y-1 SB_SML plane 4
A8  // 100 x73y-1 SB_SML plane 5
82  // 101 x73y-1 SB_SML plane 6,5
2A  // 102 x73y-1 SB_SML plane 6
A8  // 103 x73y-1 SB_SML plane 7
82  // 104 x73y-1 SB_SML plane 8,7
2A  // 105 x73y-1 SB_SML plane 8
A8  // 106 x73y-1 SB_SML plane 9
82  // 107 x73y-1 SB_SML plane 10,9
2A  // 108 x73y-1 SB_SML plane 10
A8  // 109 x73y-1 SB_SML plane 11
82  // 110 x73y-1 SB_SML plane 12,11
2A  // 111 x73y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 12E8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
00 // y_sel: -1
3D // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 12F0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x75y-2
00  // 14 bottom_edge_EN1 at x75y-2
00  // 15 bottom_edge_EN2 at x75y-2
00  // 16 bottom_edge_EN3 at x75y-2
00  // 17 bottom_edge_EN4 at x75y-2
00  // 18 bottom_edge_EN5 at x75y-2
00  // 19 bottom_edge_EN0 at x76y-2
00  // 20 bottom_edge_EN1 at x76y-2
00  // 21 bottom_edge_EN2 at x76y-2
00  // 22 bottom_edge_EN3 at x76y-2
00  // 23 bottom_edge_EN4 at x76y-2
00  // 24 bottom_edge_EN5 at x76y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x75y-1 SB_BIG plane 1
12  // 65 x75y-1 SB_BIG plane 1
00  // 66 x75y-1 SB_DRIVE plane 2,1
48  // 67 x75y-1 SB_BIG plane 2
12  // 68 x75y-1 SB_BIG plane 2
48  // 69 x75y-1 SB_BIG plane 3
12  // 70 x75y-1 SB_BIG plane 3
00  // 71 x75y-1 SB_DRIVE plane 4,3
48  // 72 x75y-1 SB_BIG plane 4
12  // 73 x75y-1 SB_BIG plane 4
48  // 74 x75y-1 SB_BIG plane 5
12  // 75 x75y-1 SB_BIG plane 5
00  // 76 x75y-1 SB_DRIVE plane 6,5
48  // 77 x75y-1 SB_BIG plane 6
12  // 78 x75y-1 SB_BIG plane 6
48  // 79 x75y-1 SB_BIG plane 7
12  // 80 x75y-1 SB_BIG plane 7
00  // 81 x75y-1 SB_DRIVE plane 8,7
48  // 82 x75y-1 SB_BIG plane 8
12  // 83 x75y-1 SB_BIG plane 8
48  // 84 x75y-1 SB_BIG plane 9
12  // 85 x75y-1 SB_BIG plane 9
00  // 86 x75y-1 SB_DRIVE plane 10,9
48  // 87 x75y-1 SB_BIG plane 10
12  // 88 x75y-1 SB_BIG plane 10
48  // 89 x75y-1 SB_BIG plane 11
12  // 90 x75y-1 SB_BIG plane 11
00  // 91 x75y-1 SB_DRIVE plane 12,11
48  // 92 x75y-1 SB_BIG plane 12
12  // 93 x75y-1 SB_BIG plane 12
A8  // 94 x76y0 SB_SML plane 1
82  // 95 x76y0 SB_SML plane 2,1
2A  // 96 x76y0 SB_SML plane 2
A8  // 97 x76y0 SB_SML plane 3
82  // 98 x76y0 SB_SML plane 4,3
2A  // 99 x76y0 SB_SML plane 4
A8  // 100 x76y0 SB_SML plane 5
82  // 101 x76y0 SB_SML plane 6,5
2A  // 102 x76y0 SB_SML plane 6
A8  // 103 x76y0 SB_SML plane 7
82  // 104 x76y0 SB_SML plane 8,7
2A  // 105 x76y0 SB_SML plane 8
A8  // 106 x76y0 SB_SML plane 9
82  // 107 x76y0 SB_SML plane 10,9
2A  // 108 x76y0 SB_SML plane 10
A8  // 109 x76y0 SB_SML plane 11
82  // 110 x76y0 SB_SML plane 12,11
2A  // 111 x76y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1366     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
00 // y_sel: -1
E5 // -- CRC low byte
92 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 136E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x77y-2
00  // 14 bottom_edge_EN1 at x77y-2
00  // 15 bottom_edge_EN2 at x77y-2
00  // 16 bottom_edge_EN3 at x77y-2
00  // 17 bottom_edge_EN4 at x77y-2
00  // 18 bottom_edge_EN5 at x77y-2
00  // 19 bottom_edge_EN0 at x78y-2
00  // 20 bottom_edge_EN1 at x78y-2
00  // 21 bottom_edge_EN2 at x78y-2
00  // 22 bottom_edge_EN3 at x78y-2
00  // 23 bottom_edge_EN4 at x78y-2
00  // 24 bottom_edge_EN5 at x78y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x78y0 SB_BIG plane 1
12  // 65 x78y0 SB_BIG plane 1
00  // 66 x78y0 SB_DRIVE plane 2,1
48  // 67 x78y0 SB_BIG plane 2
12  // 68 x78y0 SB_BIG plane 2
48  // 69 x78y0 SB_BIG plane 3
12  // 70 x78y0 SB_BIG plane 3
00  // 71 x78y0 SB_DRIVE plane 4,3
48  // 72 x78y0 SB_BIG plane 4
12  // 73 x78y0 SB_BIG plane 4
48  // 74 x78y0 SB_BIG plane 5
12  // 75 x78y0 SB_BIG plane 5
00  // 76 x78y0 SB_DRIVE plane 6,5
48  // 77 x78y0 SB_BIG plane 6
12  // 78 x78y0 SB_BIG plane 6
48  // 79 x78y0 SB_BIG plane 7
12  // 80 x78y0 SB_BIG plane 7
00  // 81 x78y0 SB_DRIVE plane 8,7
48  // 82 x78y0 SB_BIG plane 8
12  // 83 x78y0 SB_BIG plane 8
48  // 84 x78y0 SB_BIG plane 9
12  // 85 x78y0 SB_BIG plane 9
00  // 86 x78y0 SB_DRIVE plane 10,9
48  // 87 x78y0 SB_BIG plane 10
12  // 88 x78y0 SB_BIG plane 10
48  // 89 x78y0 SB_BIG plane 11
12  // 90 x78y0 SB_BIG plane 11
00  // 91 x78y0 SB_DRIVE plane 12,11
48  // 92 x78y0 SB_BIG plane 12
12  // 93 x78y0 SB_BIG plane 12
A8  // 94 x77y-1 SB_SML plane 1
82  // 95 x77y-1 SB_SML plane 2,1
2A  // 96 x77y-1 SB_SML plane 2
A8  // 97 x77y-1 SB_SML plane 3
82  // 98 x77y-1 SB_SML plane 4,3
2A  // 99 x77y-1 SB_SML plane 4
A8  // 100 x77y-1 SB_SML plane 5
82  // 101 x77y-1 SB_SML plane 6,5
2A  // 102 x77y-1 SB_SML plane 6
A8  // 103 x77y-1 SB_SML plane 7
82  // 104 x77y-1 SB_SML plane 8,7
2A  // 105 x77y-1 SB_SML plane 8
A8  // 106 x77y-1 SB_SML plane 9
82  // 107 x77y-1 SB_SML plane 10,9
2A  // 108 x77y-1 SB_SML plane 10
A8  // 109 x77y-1 SB_SML plane 11
82  // 110 x77y-1 SB_SML plane 12,11
2A  // 111 x77y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 13E4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
00 // y_sel: -1
2D // -- CRC low byte
11 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 13EC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x79y-2
00  // 14 bottom_edge_EN1 at x79y-2
00  // 15 bottom_edge_EN2 at x79y-2
00  // 16 bottom_edge_EN3 at x79y-2
00  // 17 bottom_edge_EN4 at x79y-2
00  // 18 bottom_edge_EN5 at x79y-2
00  // 19 bottom_edge_EN0 at x80y-2
00  // 20 bottom_edge_EN1 at x80y-2
00  // 21 bottom_edge_EN2 at x80y-2
00  // 22 bottom_edge_EN3 at x80y-2
00  // 23 bottom_edge_EN4 at x80y-2
00  // 24 bottom_edge_EN5 at x80y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x79y-1 SB_BIG plane 1
12  // 65 x79y-1 SB_BIG plane 1
00  // 66 x79y-1 SB_DRIVE plane 2,1
48  // 67 x79y-1 SB_BIG plane 2
12  // 68 x79y-1 SB_BIG plane 2
48  // 69 x79y-1 SB_BIG plane 3
12  // 70 x79y-1 SB_BIG plane 3
00  // 71 x79y-1 SB_DRIVE plane 4,3
48  // 72 x79y-1 SB_BIG plane 4
12  // 73 x79y-1 SB_BIG plane 4
48  // 74 x79y-1 SB_BIG plane 5
12  // 75 x79y-1 SB_BIG plane 5
00  // 76 x79y-1 SB_DRIVE plane 6,5
48  // 77 x79y-1 SB_BIG plane 6
12  // 78 x79y-1 SB_BIG plane 6
48  // 79 x79y-1 SB_BIG plane 7
12  // 80 x79y-1 SB_BIG plane 7
00  // 81 x79y-1 SB_DRIVE plane 8,7
48  // 82 x79y-1 SB_BIG plane 8
12  // 83 x79y-1 SB_BIG plane 8
48  // 84 x79y-1 SB_BIG plane 9
12  // 85 x79y-1 SB_BIG plane 9
00  // 86 x79y-1 SB_DRIVE plane 10,9
48  // 87 x79y-1 SB_BIG plane 10
12  // 88 x79y-1 SB_BIG plane 10
48  // 89 x79y-1 SB_BIG plane 11
12  // 90 x79y-1 SB_BIG plane 11
00  // 91 x79y-1 SB_DRIVE plane 12,11
48  // 92 x79y-1 SB_BIG plane 12
12  // 93 x79y-1 SB_BIG plane 12
A8  // 94 x80y0 SB_SML plane 1
82  // 95 x80y0 SB_SML plane 2,1
2A  // 96 x80y0 SB_SML plane 2
A8  // 97 x80y0 SB_SML plane 3
82  // 98 x80y0 SB_SML plane 4,3
2A  // 99 x80y0 SB_SML plane 4
A8  // 100 x80y0 SB_SML plane 5
82  // 101 x80y0 SB_SML plane 6,5
2A  // 102 x80y0 SB_SML plane 6
A8  // 103 x80y0 SB_SML plane 7
82  // 104 x80y0 SB_SML plane 8,7
2A  // 105 x80y0 SB_SML plane 8
A8  // 106 x80y0 SB_SML plane 9
82  // 107 x80y0 SB_SML plane 10,9
2A  // 108 x80y0 SB_SML plane 10
A8  // 109 x80y0 SB_SML plane 11
82  // 110 x80y0 SB_SML plane 12,11
2A  // 111 x80y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1462     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
00 // y_sel: -1
F5 // -- CRC low byte
08 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 146A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x81y-2
00  // 14 bottom_edge_EN1 at x81y-2
00  // 15 bottom_edge_EN2 at x81y-2
00  // 16 bottom_edge_EN3 at x81y-2
00  // 17 bottom_edge_EN4 at x81y-2
00  // 18 bottom_edge_EN5 at x81y-2
00  // 19 bottom_edge_EN0 at x82y-2
00  // 20 bottom_edge_EN1 at x82y-2
00  // 21 bottom_edge_EN2 at x82y-2
00  // 22 bottom_edge_EN3 at x82y-2
00  // 23 bottom_edge_EN4 at x82y-2
00  // 24 bottom_edge_EN5 at x82y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x82y0 SB_BIG plane 1
12  // 65 x82y0 SB_BIG plane 1
00  // 66 x82y0 SB_DRIVE plane 2,1
48  // 67 x82y0 SB_BIG plane 2
12  // 68 x82y0 SB_BIG plane 2
48  // 69 x82y0 SB_BIG plane 3
12  // 70 x82y0 SB_BIG plane 3
00  // 71 x82y0 SB_DRIVE plane 4,3
48  // 72 x82y0 SB_BIG plane 4
12  // 73 x82y0 SB_BIG plane 4
48  // 74 x82y0 SB_BIG plane 5
12  // 75 x82y0 SB_BIG plane 5
00  // 76 x82y0 SB_DRIVE plane 6,5
48  // 77 x82y0 SB_BIG plane 6
12  // 78 x82y0 SB_BIG plane 6
48  // 79 x82y0 SB_BIG plane 7
12  // 80 x82y0 SB_BIG plane 7
00  // 81 x82y0 SB_DRIVE plane 8,7
48  // 82 x82y0 SB_BIG plane 8
12  // 83 x82y0 SB_BIG plane 8
48  // 84 x82y0 SB_BIG plane 9
12  // 85 x82y0 SB_BIG plane 9
00  // 86 x82y0 SB_DRIVE plane 10,9
48  // 87 x82y0 SB_BIG plane 10
12  // 88 x82y0 SB_BIG plane 10
48  // 89 x82y0 SB_BIG plane 11
12  // 90 x82y0 SB_BIG plane 11
00  // 91 x82y0 SB_DRIVE plane 12,11
48  // 92 x82y0 SB_BIG plane 12
12  // 93 x82y0 SB_BIG plane 12
A8  // 94 x81y-1 SB_SML plane 1
82  // 95 x81y-1 SB_SML plane 2,1
2A  // 96 x81y-1 SB_SML plane 2
A8  // 97 x81y-1 SB_SML plane 3
82  // 98 x81y-1 SB_SML plane 4,3
2A  // 99 x81y-1 SB_SML plane 4
A8  // 100 x81y-1 SB_SML plane 5
82  // 101 x81y-1 SB_SML plane 6,5
2A  // 102 x81y-1 SB_SML plane 6
A8  // 103 x81y-1 SB_SML plane 7
82  // 104 x81y-1 SB_SML plane 8,7
2A  // 105 x81y-1 SB_SML plane 8
A8  // 106 x81y-1 SB_SML plane 9
82  // 107 x81y-1 SB_SML plane 10,9
2A  // 108 x81y-1 SB_SML plane 10
A8  // 109 x81y-1 SB_SML plane 11
82  // 110 x81y-1 SB_SML plane 12,11
2A  // 111 x81y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 14E0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
00 // y_sel: -1
9D // -- CRC low byte
22 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 14E8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x83y-2
00  // 14 bottom_edge_EN1 at x83y-2
00  // 15 bottom_edge_EN2 at x83y-2
00  // 16 bottom_edge_EN3 at x83y-2
00  // 17 bottom_edge_EN4 at x83y-2
00  // 18 bottom_edge_EN5 at x83y-2
00  // 19 bottom_edge_EN0 at x84y-2
00  // 20 bottom_edge_EN1 at x84y-2
00  // 21 bottom_edge_EN2 at x84y-2
00  // 22 bottom_edge_EN3 at x84y-2
00  // 23 bottom_edge_EN4 at x84y-2
00  // 24 bottom_edge_EN5 at x84y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x83y-1 SB_BIG plane 1
12  // 65 x83y-1 SB_BIG plane 1
00  // 66 x83y-1 SB_DRIVE plane 2,1
48  // 67 x83y-1 SB_BIG plane 2
12  // 68 x83y-1 SB_BIG plane 2
48  // 69 x83y-1 SB_BIG plane 3
12  // 70 x83y-1 SB_BIG plane 3
00  // 71 x83y-1 SB_DRIVE plane 4,3
48  // 72 x83y-1 SB_BIG plane 4
12  // 73 x83y-1 SB_BIG plane 4
48  // 74 x83y-1 SB_BIG plane 5
12  // 75 x83y-1 SB_BIG plane 5
00  // 76 x83y-1 SB_DRIVE plane 6,5
48  // 77 x83y-1 SB_BIG plane 6
12  // 78 x83y-1 SB_BIG plane 6
48  // 79 x83y-1 SB_BIG plane 7
12  // 80 x83y-1 SB_BIG plane 7
00  // 81 x83y-1 SB_DRIVE plane 8,7
48  // 82 x83y-1 SB_BIG plane 8
12  // 83 x83y-1 SB_BIG plane 8
48  // 84 x83y-1 SB_BIG plane 9
12  // 85 x83y-1 SB_BIG plane 9
00  // 86 x83y-1 SB_DRIVE plane 10,9
48  // 87 x83y-1 SB_BIG plane 10
12  // 88 x83y-1 SB_BIG plane 10
48  // 89 x83y-1 SB_BIG plane 11
12  // 90 x83y-1 SB_BIG plane 11
00  // 91 x83y-1 SB_DRIVE plane 12,11
48  // 92 x83y-1 SB_BIG plane 12
12  // 93 x83y-1 SB_BIG plane 12
A8  // 94 x84y0 SB_SML plane 1
82  // 95 x84y0 SB_SML plane 2,1
2A  // 96 x84y0 SB_SML plane 2
A8  // 97 x84y0 SB_SML plane 3
82  // 98 x84y0 SB_SML plane 4,3
2A  // 99 x84y0 SB_SML plane 4
A8  // 100 x84y0 SB_SML plane 5
82  // 101 x84y0 SB_SML plane 6,5
2A  // 102 x84y0 SB_SML plane 6
A8  // 103 x84y0 SB_SML plane 7
82  // 104 x84y0 SB_SML plane 8,7
2A  // 105 x84y0 SB_SML plane 8
A8  // 106 x84y0 SB_SML plane 9
82  // 107 x84y0 SB_SML plane 10,9
2A  // 108 x84y0 SB_SML plane 10
A8  // 109 x84y0 SB_SML plane 11
82  // 110 x84y0 SB_SML plane 12,11
2A  // 111 x84y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 155E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
00 // y_sel: -1
45 // -- CRC low byte
3B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1566
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x85y-2
00  // 14 bottom_edge_EN1 at x85y-2
00  // 15 bottom_edge_EN2 at x85y-2
00  // 16 bottom_edge_EN3 at x85y-2
00  // 17 bottom_edge_EN4 at x85y-2
00  // 18 bottom_edge_EN5 at x85y-2
00  // 19 bottom_edge_EN0 at x86y-2
00  // 20 bottom_edge_EN1 at x86y-2
00  // 21 bottom_edge_EN2 at x86y-2
00  // 22 bottom_edge_EN3 at x86y-2
00  // 23 bottom_edge_EN4 at x86y-2
00  // 24 bottom_edge_EN5 at x86y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x86y0 SB_BIG plane 1
12  // 65 x86y0 SB_BIG plane 1
00  // 66 x86y0 SB_DRIVE plane 2,1
48  // 67 x86y0 SB_BIG plane 2
12  // 68 x86y0 SB_BIG plane 2
48  // 69 x86y0 SB_BIG plane 3
12  // 70 x86y0 SB_BIG plane 3
00  // 71 x86y0 SB_DRIVE plane 4,3
48  // 72 x86y0 SB_BIG plane 4
12  // 73 x86y0 SB_BIG plane 4
48  // 74 x86y0 SB_BIG plane 5
12  // 75 x86y0 SB_BIG plane 5
00  // 76 x86y0 SB_DRIVE plane 6,5
48  // 77 x86y0 SB_BIG plane 6
12  // 78 x86y0 SB_BIG plane 6
48  // 79 x86y0 SB_BIG plane 7
12  // 80 x86y0 SB_BIG plane 7
00  // 81 x86y0 SB_DRIVE plane 8,7
48  // 82 x86y0 SB_BIG plane 8
12  // 83 x86y0 SB_BIG plane 8
48  // 84 x86y0 SB_BIG plane 9
12  // 85 x86y0 SB_BIG plane 9
00  // 86 x86y0 SB_DRIVE plane 10,9
48  // 87 x86y0 SB_BIG plane 10
12  // 88 x86y0 SB_BIG plane 10
48  // 89 x86y0 SB_BIG plane 11
12  // 90 x86y0 SB_BIG plane 11
00  // 91 x86y0 SB_DRIVE plane 12,11
48  // 92 x86y0 SB_BIG plane 12
12  // 93 x86y0 SB_BIG plane 12
A8  // 94 x85y-1 SB_SML plane 1
82  // 95 x85y-1 SB_SML plane 2,1
2A  // 96 x85y-1 SB_SML plane 2
A8  // 97 x85y-1 SB_SML plane 3
82  // 98 x85y-1 SB_SML plane 4,3
2A  // 99 x85y-1 SB_SML plane 4
A8  // 100 x85y-1 SB_SML plane 5
82  // 101 x85y-1 SB_SML plane 6,5
2A  // 102 x85y-1 SB_SML plane 6
A8  // 103 x85y-1 SB_SML plane 7
82  // 104 x85y-1 SB_SML plane 8,7
2A  // 105 x85y-1 SB_SML plane 8
A8  // 106 x85y-1 SB_SML plane 9
82  // 107 x85y-1 SB_SML plane 10,9
2A  // 108 x85y-1 SB_SML plane 10
A8  // 109 x85y-1 SB_SML plane 11
82  // 110 x85y-1 SB_SML plane 12,11
2A  // 111 x85y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 15DC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
00 // y_sel: -1
4D // -- CRC low byte
76 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 15E4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x87y-2
00  // 14 bottom_edge_EN1 at x87y-2
00  // 15 bottom_edge_EN2 at x87y-2
00  // 16 bottom_edge_EN3 at x87y-2
00  // 17 bottom_edge_EN4 at x87y-2
00  // 18 bottom_edge_EN5 at x87y-2
00  // 19 bottom_edge_EN0 at x88y-2
00  // 20 bottom_edge_EN1 at x88y-2
00  // 21 bottom_edge_EN2 at x88y-2
00  // 22 bottom_edge_EN3 at x88y-2
00  // 23 bottom_edge_EN4 at x88y-2
00  // 24 bottom_edge_EN5 at x88y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x87y-1 SB_BIG plane 1
12  // 65 x87y-1 SB_BIG plane 1
00  // 66 x87y-1 SB_DRIVE plane 2,1
48  // 67 x87y-1 SB_BIG plane 2
12  // 68 x87y-1 SB_BIG plane 2
48  // 69 x87y-1 SB_BIG plane 3
12  // 70 x87y-1 SB_BIG plane 3
00  // 71 x87y-1 SB_DRIVE plane 4,3
48  // 72 x87y-1 SB_BIG plane 4
12  // 73 x87y-1 SB_BIG plane 4
48  // 74 x87y-1 SB_BIG plane 5
12  // 75 x87y-1 SB_BIG plane 5
00  // 76 x87y-1 SB_DRIVE plane 6,5
48  // 77 x87y-1 SB_BIG plane 6
12  // 78 x87y-1 SB_BIG plane 6
48  // 79 x87y-1 SB_BIG plane 7
12  // 80 x87y-1 SB_BIG plane 7
00  // 81 x87y-1 SB_DRIVE plane 8,7
48  // 82 x87y-1 SB_BIG plane 8
12  // 83 x87y-1 SB_BIG plane 8
48  // 84 x87y-1 SB_BIG plane 9
12  // 85 x87y-1 SB_BIG plane 9
00  // 86 x87y-1 SB_DRIVE plane 10,9
48  // 87 x87y-1 SB_BIG plane 10
12  // 88 x87y-1 SB_BIG plane 10
48  // 89 x87y-1 SB_BIG plane 11
12  // 90 x87y-1 SB_BIG plane 11
00  // 91 x87y-1 SB_DRIVE plane 12,11
48  // 92 x87y-1 SB_BIG plane 12
12  // 93 x87y-1 SB_BIG plane 12
A8  // 94 x88y0 SB_SML plane 1
82  // 95 x88y0 SB_SML plane 2,1
2A  // 96 x88y0 SB_SML plane 2
A8  // 97 x88y0 SB_SML plane 3
82  // 98 x88y0 SB_SML plane 4,3
2A  // 99 x88y0 SB_SML plane 4
A8  // 100 x88y0 SB_SML plane 5
82  // 101 x88y0 SB_SML plane 6,5
2A  // 102 x88y0 SB_SML plane 6
A8  // 103 x88y0 SB_SML plane 7
82  // 104 x88y0 SB_SML plane 8,7
2A  // 105 x88y0 SB_SML plane 8
A8  // 106 x88y0 SB_SML plane 9
82  // 107 x88y0 SB_SML plane 10,9
2A  // 108 x88y0 SB_SML plane 10
A8  // 109 x88y0 SB_SML plane 11
82  // 110 x88y0 SB_SML plane 12,11
2A  // 111 x88y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 165A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
00 // y_sel: -1
95 // -- CRC low byte
6F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1662
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x89y-2
00  // 14 bottom_edge_EN1 at x89y-2
00  // 15 bottom_edge_EN2 at x89y-2
00  // 16 bottom_edge_EN3 at x89y-2
00  // 17 bottom_edge_EN4 at x89y-2
00  // 18 bottom_edge_EN5 at x89y-2
00  // 19 bottom_edge_EN0 at x90y-2
00  // 20 bottom_edge_EN1 at x90y-2
00  // 21 bottom_edge_EN2 at x90y-2
00  // 22 bottom_edge_EN3 at x90y-2
00  // 23 bottom_edge_EN4 at x90y-2
00  // 24 bottom_edge_EN5 at x90y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x90y0 SB_BIG plane 1
12  // 65 x90y0 SB_BIG plane 1
00  // 66 x90y0 SB_DRIVE plane 2,1
48  // 67 x90y0 SB_BIG plane 2
12  // 68 x90y0 SB_BIG plane 2
48  // 69 x90y0 SB_BIG plane 3
12  // 70 x90y0 SB_BIG plane 3
00  // 71 x90y0 SB_DRIVE plane 4,3
48  // 72 x90y0 SB_BIG plane 4
12  // 73 x90y0 SB_BIG plane 4
48  // 74 x90y0 SB_BIG plane 5
12  // 75 x90y0 SB_BIG plane 5
00  // 76 x90y0 SB_DRIVE plane 6,5
48  // 77 x90y0 SB_BIG plane 6
12  // 78 x90y0 SB_BIG plane 6
48  // 79 x90y0 SB_BIG plane 7
12  // 80 x90y0 SB_BIG plane 7
00  // 81 x90y0 SB_DRIVE plane 8,7
48  // 82 x90y0 SB_BIG plane 8
12  // 83 x90y0 SB_BIG plane 8
48  // 84 x90y0 SB_BIG plane 9
12  // 85 x90y0 SB_BIG plane 9
00  // 86 x90y0 SB_DRIVE plane 10,9
48  // 87 x90y0 SB_BIG plane 10
12  // 88 x90y0 SB_BIG plane 10
48  // 89 x90y0 SB_BIG plane 11
12  // 90 x90y0 SB_BIG plane 11
00  // 91 x90y0 SB_DRIVE plane 12,11
48  // 92 x90y0 SB_BIG plane 12
12  // 93 x90y0 SB_BIG plane 12
A8  // 94 x89y-1 SB_SML plane 1
82  // 95 x89y-1 SB_SML plane 2,1
2A  // 96 x89y-1 SB_SML plane 2
A8  // 97 x89y-1 SB_SML plane 3
82  // 98 x89y-1 SB_SML plane 4,3
2A  // 99 x89y-1 SB_SML plane 4
A8  // 100 x89y-1 SB_SML plane 5
82  // 101 x89y-1 SB_SML plane 6,5
2A  // 102 x89y-1 SB_SML plane 6
A8  // 103 x89y-1 SB_SML plane 7
82  // 104 x89y-1 SB_SML plane 8,7
2A  // 105 x89y-1 SB_SML plane 8
A8  // 106 x89y-1 SB_SML plane 9
82  // 107 x89y-1 SB_SML plane 10,9
2A  // 108 x89y-1 SB_SML plane 10
A8  // 109 x89y-1 SB_SML plane 11
82  // 110 x89y-1 SB_SML plane 12,11
2A  // 111 x89y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 16D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
00 // y_sel: -1
FD // -- CRC low byte
45 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 16E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x91y-2
00  // 14 bottom_edge_EN1 at x91y-2
00  // 15 bottom_edge_EN2 at x91y-2
00  // 16 bottom_edge_EN3 at x91y-2
00  // 17 bottom_edge_EN4 at x91y-2
00  // 18 bottom_edge_EN5 at x91y-2
00  // 19 bottom_edge_EN0 at x92y-2
00  // 20 bottom_edge_EN1 at x92y-2
00  // 21 bottom_edge_EN2 at x92y-2
00  // 22 bottom_edge_EN3 at x92y-2
00  // 23 bottom_edge_EN4 at x92y-2
00  // 24 bottom_edge_EN5 at x92y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x91y-1 SB_BIG plane 1
12  // 65 x91y-1 SB_BIG plane 1
00  // 66 x91y-1 SB_DRIVE plane 2,1
48  // 67 x91y-1 SB_BIG plane 2
12  // 68 x91y-1 SB_BIG plane 2
48  // 69 x91y-1 SB_BIG plane 3
12  // 70 x91y-1 SB_BIG plane 3
00  // 71 x91y-1 SB_DRIVE plane 4,3
48  // 72 x91y-1 SB_BIG plane 4
12  // 73 x91y-1 SB_BIG plane 4
48  // 74 x91y-1 SB_BIG plane 5
12  // 75 x91y-1 SB_BIG plane 5
00  // 76 x91y-1 SB_DRIVE plane 6,5
48  // 77 x91y-1 SB_BIG plane 6
12  // 78 x91y-1 SB_BIG plane 6
48  // 79 x91y-1 SB_BIG plane 7
12  // 80 x91y-1 SB_BIG plane 7
00  // 81 x91y-1 SB_DRIVE plane 8,7
48  // 82 x91y-1 SB_BIG plane 8
12  // 83 x91y-1 SB_BIG plane 8
48  // 84 x91y-1 SB_BIG plane 9
12  // 85 x91y-1 SB_BIG plane 9
00  // 86 x91y-1 SB_DRIVE plane 10,9
48  // 87 x91y-1 SB_BIG plane 10
12  // 88 x91y-1 SB_BIG plane 10
48  // 89 x91y-1 SB_BIG plane 11
12  // 90 x91y-1 SB_BIG plane 11
00  // 91 x91y-1 SB_DRIVE plane 12,11
48  // 92 x91y-1 SB_BIG plane 12
12  // 93 x91y-1 SB_BIG plane 12
A8  // 94 x92y0 SB_SML plane 1
82  // 95 x92y0 SB_SML plane 2,1
2A  // 96 x92y0 SB_SML plane 2
A8  // 97 x92y0 SB_SML plane 3
82  // 98 x92y0 SB_SML plane 4,3
2A  // 99 x92y0 SB_SML plane 4
A8  // 100 x92y0 SB_SML plane 5
82  // 101 x92y0 SB_SML plane 6,5
2A  // 102 x92y0 SB_SML plane 6
A8  // 103 x92y0 SB_SML plane 7
82  // 104 x92y0 SB_SML plane 8,7
2A  // 105 x92y0 SB_SML plane 8
A8  // 106 x92y0 SB_SML plane 9
82  // 107 x92y0 SB_SML plane 10,9
2A  // 108 x92y0 SB_SML plane 10
A8  // 109 x92y0 SB_SML plane 11
82  // 110 x92y0 SB_SML plane 12,11
2A  // 111 x92y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1756     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
00 // y_sel: -1
25 // -- CRC low byte
5C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 175E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x93y-2
00  // 14 bottom_edge_EN1 at x93y-2
00  // 15 bottom_edge_EN2 at x93y-2
00  // 16 bottom_edge_EN3 at x93y-2
00  // 17 bottom_edge_EN4 at x93y-2
00  // 18 bottom_edge_EN5 at x93y-2
00  // 19 bottom_edge_EN0 at x94y-2
00  // 20 bottom_edge_EN1 at x94y-2
00  // 21 bottom_edge_EN2 at x94y-2
00  // 22 bottom_edge_EN3 at x94y-2
00  // 23 bottom_edge_EN4 at x94y-2
00  // 24 bottom_edge_EN5 at x94y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x94y0 SB_BIG plane 1
12  // 65 x94y0 SB_BIG plane 1
00  // 66 x94y0 SB_DRIVE plane 2,1
48  // 67 x94y0 SB_BIG plane 2
12  // 68 x94y0 SB_BIG plane 2
48  // 69 x94y0 SB_BIG plane 3
12  // 70 x94y0 SB_BIG plane 3
00  // 71 x94y0 SB_DRIVE plane 4,3
48  // 72 x94y0 SB_BIG plane 4
12  // 73 x94y0 SB_BIG plane 4
48  // 74 x94y0 SB_BIG plane 5
12  // 75 x94y0 SB_BIG plane 5
00  // 76 x94y0 SB_DRIVE plane 6,5
48  // 77 x94y0 SB_BIG plane 6
12  // 78 x94y0 SB_BIG plane 6
48  // 79 x94y0 SB_BIG plane 7
12  // 80 x94y0 SB_BIG plane 7
00  // 81 x94y0 SB_DRIVE plane 8,7
48  // 82 x94y0 SB_BIG plane 8
12  // 83 x94y0 SB_BIG plane 8
48  // 84 x94y0 SB_BIG plane 9
12  // 85 x94y0 SB_BIG plane 9
00  // 86 x94y0 SB_DRIVE plane 10,9
48  // 87 x94y0 SB_BIG plane 10
12  // 88 x94y0 SB_BIG plane 10
48  // 89 x94y0 SB_BIG plane 11
12  // 90 x94y0 SB_BIG plane 11
00  // 91 x94y0 SB_DRIVE plane 12,11
48  // 92 x94y0 SB_BIG plane 12
12  // 93 x94y0 SB_BIG plane 12
A8  // 94 x93y-1 SB_SML plane 1
82  // 95 x93y-1 SB_SML plane 2,1
2A  // 96 x93y-1 SB_SML plane 2
A8  // 97 x93y-1 SB_SML plane 3
82  // 98 x93y-1 SB_SML plane 4,3
2A  // 99 x93y-1 SB_SML plane 4
A8  // 100 x93y-1 SB_SML plane 5
82  // 101 x93y-1 SB_SML plane 6,5
2A  // 102 x93y-1 SB_SML plane 6
A8  // 103 x93y-1 SB_SML plane 7
82  // 104 x93y-1 SB_SML plane 8,7
2A  // 105 x93y-1 SB_SML plane 8
A8  // 106 x93y-1 SB_SML plane 9
82  // 107 x93y-1 SB_SML plane 10,9
2A  // 108 x93y-1 SB_SML plane 10
A8  // 109 x93y-1 SB_SML plane 11
82  // 110 x93y-1 SB_SML plane 12,11
2A  // 111 x93y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 17D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
00 // y_sel: -1
7C // -- CRC low byte
4A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 17DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x95y-2
00  // 14 bottom_edge_EN1 at x95y-2
00  // 15 bottom_edge_EN2 at x95y-2
00  // 16 bottom_edge_EN3 at x95y-2
00  // 17 bottom_edge_EN4 at x95y-2
00  // 18 bottom_edge_EN5 at x95y-2
00  // 19 bottom_edge_EN0 at x96y-2
00  // 20 bottom_edge_EN1 at x96y-2
00  // 21 bottom_edge_EN2 at x96y-2
00  // 22 bottom_edge_EN3 at x96y-2
00  // 23 bottom_edge_EN4 at x96y-2
00  // 24 bottom_edge_EN5 at x96y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x95y-1 SB_BIG plane 1
12  // 65 x95y-1 SB_BIG plane 1
00  // 66 x95y-1 SB_DRIVE plane 2,1
48  // 67 x95y-1 SB_BIG plane 2
12  // 68 x95y-1 SB_BIG plane 2
48  // 69 x95y-1 SB_BIG plane 3
12  // 70 x95y-1 SB_BIG plane 3
00  // 71 x95y-1 SB_DRIVE plane 4,3
48  // 72 x95y-1 SB_BIG plane 4
12  // 73 x95y-1 SB_BIG plane 4
48  // 74 x95y-1 SB_BIG plane 5
12  // 75 x95y-1 SB_BIG plane 5
00  // 76 x95y-1 SB_DRIVE plane 6,5
48  // 77 x95y-1 SB_BIG plane 6
12  // 78 x95y-1 SB_BIG plane 6
48  // 79 x95y-1 SB_BIG plane 7
12  // 80 x95y-1 SB_BIG plane 7
00  // 81 x95y-1 SB_DRIVE plane 8,7
48  // 82 x95y-1 SB_BIG plane 8
12  // 83 x95y-1 SB_BIG plane 8
48  // 84 x95y-1 SB_BIG plane 9
12  // 85 x95y-1 SB_BIG plane 9
00  // 86 x95y-1 SB_DRIVE plane 10,9
48  // 87 x95y-1 SB_BIG plane 10
12  // 88 x95y-1 SB_BIG plane 10
48  // 89 x95y-1 SB_BIG plane 11
12  // 90 x95y-1 SB_BIG plane 11
00  // 91 x95y-1 SB_DRIVE plane 12,11
48  // 92 x95y-1 SB_BIG plane 12
12  // 93 x95y-1 SB_BIG plane 12
A8  // 94 x96y0 SB_SML plane 1
82  // 95 x96y0 SB_SML plane 2,1
2A  // 96 x96y0 SB_SML plane 2
A8  // 97 x96y0 SB_SML plane 3
82  // 98 x96y0 SB_SML plane 4,3
2A  // 99 x96y0 SB_SML plane 4
A8  // 100 x96y0 SB_SML plane 5
82  // 101 x96y0 SB_SML plane 6,5
2A  // 102 x96y0 SB_SML plane 6
A8  // 103 x96y0 SB_SML plane 7
82  // 104 x96y0 SB_SML plane 8,7
2A  // 105 x96y0 SB_SML plane 8
A8  // 106 x96y0 SB_SML plane 9
82  // 107 x96y0 SB_SML plane 10,9
2A  // 108 x96y0 SB_SML plane 10
A8  // 109 x96y0 SB_SML plane 11
82  // 110 x96y0 SB_SML plane 12,11
2A  // 111 x96y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1852     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
00 // y_sel: -1
A4 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 185A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x97y-2
00  // 14 bottom_edge_EN1 at x97y-2
00  // 15 bottom_edge_EN2 at x97y-2
00  // 16 bottom_edge_EN3 at x97y-2
00  // 17 bottom_edge_EN4 at x97y-2
00  // 18 bottom_edge_EN5 at x97y-2
00  // 19 bottom_edge_EN0 at x98y-2
00  // 20 bottom_edge_EN1 at x98y-2
00  // 21 bottom_edge_EN2 at x98y-2
00  // 22 bottom_edge_EN3 at x98y-2
00  // 23 bottom_edge_EN4 at x98y-2
00  // 24 bottom_edge_EN5 at x98y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x98y0 SB_BIG plane 1
12  // 65 x98y0 SB_BIG plane 1
00  // 66 x98y0 SB_DRIVE plane 2,1
48  // 67 x98y0 SB_BIG plane 2
12  // 68 x98y0 SB_BIG plane 2
48  // 69 x98y0 SB_BIG plane 3
12  // 70 x98y0 SB_BIG plane 3
00  // 71 x98y0 SB_DRIVE plane 4,3
48  // 72 x98y0 SB_BIG plane 4
12  // 73 x98y0 SB_BIG plane 4
48  // 74 x98y0 SB_BIG plane 5
12  // 75 x98y0 SB_BIG plane 5
00  // 76 x98y0 SB_DRIVE plane 6,5
48  // 77 x98y0 SB_BIG plane 6
12  // 78 x98y0 SB_BIG plane 6
48  // 79 x98y0 SB_BIG plane 7
12  // 80 x98y0 SB_BIG plane 7
00  // 81 x98y0 SB_DRIVE plane 8,7
48  // 82 x98y0 SB_BIG plane 8
12  // 83 x98y0 SB_BIG plane 8
48  // 84 x98y0 SB_BIG plane 9
12  // 85 x98y0 SB_BIG plane 9
00  // 86 x98y0 SB_DRIVE plane 10,9
48  // 87 x98y0 SB_BIG plane 10
12  // 88 x98y0 SB_BIG plane 10
48  // 89 x98y0 SB_BIG plane 11
12  // 90 x98y0 SB_BIG plane 11
00  // 91 x98y0 SB_DRIVE plane 12,11
48  // 92 x98y0 SB_BIG plane 12
12  // 93 x98y0 SB_BIG plane 12
A8  // 94 x97y-1 SB_SML plane 1
82  // 95 x97y-1 SB_SML plane 2,1
2A  // 96 x97y-1 SB_SML plane 2
A8  // 97 x97y-1 SB_SML plane 3
82  // 98 x97y-1 SB_SML plane 4,3
2A  // 99 x97y-1 SB_SML plane 4
A8  // 100 x97y-1 SB_SML plane 5
82  // 101 x97y-1 SB_SML plane 6,5
2A  // 102 x97y-1 SB_SML plane 6
A8  // 103 x97y-1 SB_SML plane 7
82  // 104 x97y-1 SB_SML plane 8,7
2A  // 105 x97y-1 SB_SML plane 8
A8  // 106 x97y-1 SB_SML plane 9
82  // 107 x97y-1 SB_SML plane 10,9
2A  // 108 x97y-1 SB_SML plane 10
A8  // 109 x97y-1 SB_SML plane 11
82  // 110 x97y-1 SB_SML plane 12,11
2A  // 111 x97y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 18D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
00 // y_sel: -1
CC // -- CRC low byte
79 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 18D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x99y-2
00  // 14 bottom_edge_EN1 at x99y-2
00  // 15 bottom_edge_EN2 at x99y-2
00  // 16 bottom_edge_EN3 at x99y-2
00  // 17 bottom_edge_EN4 at x99y-2
00  // 18 bottom_edge_EN5 at x99y-2
00  // 19 bottom_edge_EN0 at x100y-2
00  // 20 bottom_edge_EN1 at x100y-2
00  // 21 bottom_edge_EN2 at x100y-2
00  // 22 bottom_edge_EN3 at x100y-2
00  // 23 bottom_edge_EN4 at x100y-2
00  // 24 bottom_edge_EN5 at x100y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x99y-1 SB_BIG plane 1
12  // 65 x99y-1 SB_BIG plane 1
00  // 66 x99y-1 SB_DRIVE plane 2,1
48  // 67 x99y-1 SB_BIG plane 2
12  // 68 x99y-1 SB_BIG plane 2
48  // 69 x99y-1 SB_BIG plane 3
12  // 70 x99y-1 SB_BIG plane 3
00  // 71 x99y-1 SB_DRIVE plane 4,3
48  // 72 x99y-1 SB_BIG plane 4
12  // 73 x99y-1 SB_BIG plane 4
48  // 74 x99y-1 SB_BIG plane 5
12  // 75 x99y-1 SB_BIG plane 5
00  // 76 x99y-1 SB_DRIVE plane 6,5
48  // 77 x99y-1 SB_BIG plane 6
12  // 78 x99y-1 SB_BIG plane 6
48  // 79 x99y-1 SB_BIG plane 7
12  // 80 x99y-1 SB_BIG plane 7
00  // 81 x99y-1 SB_DRIVE plane 8,7
48  // 82 x99y-1 SB_BIG plane 8
12  // 83 x99y-1 SB_BIG plane 8
48  // 84 x99y-1 SB_BIG plane 9
12  // 85 x99y-1 SB_BIG plane 9
00  // 86 x99y-1 SB_DRIVE plane 10,9
48  // 87 x99y-1 SB_BIG plane 10
12  // 88 x99y-1 SB_BIG plane 10
48  // 89 x99y-1 SB_BIG plane 11
12  // 90 x99y-1 SB_BIG plane 11
00  // 91 x99y-1 SB_DRIVE plane 12,11
48  // 92 x99y-1 SB_BIG plane 12
12  // 93 x99y-1 SB_BIG plane 12
A8  // 94 x100y0 SB_SML plane 1
82  // 95 x100y0 SB_SML plane 2,1
2A  // 96 x100y0 SB_SML plane 2
A8  // 97 x100y0 SB_SML plane 3
82  // 98 x100y0 SB_SML plane 4,3
2A  // 99 x100y0 SB_SML plane 4
A8  // 100 x100y0 SB_SML plane 5
82  // 101 x100y0 SB_SML plane 6,5
2A  // 102 x100y0 SB_SML plane 6
A8  // 103 x100y0 SB_SML plane 7
82  // 104 x100y0 SB_SML plane 8,7
2A  // 105 x100y0 SB_SML plane 8
A8  // 106 x100y0 SB_SML plane 9
82  // 107 x100y0 SB_SML plane 10,9
2A  // 108 x100y0 SB_SML plane 10
A8  // 109 x100y0 SB_SML plane 11
82  // 110 x100y0 SB_SML plane 12,11
2A  // 111 x100y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 194E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
00 // y_sel: -1
14 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1956
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x101y-2
00  // 14 bottom_edge_EN1 at x101y-2
00  // 15 bottom_edge_EN2 at x101y-2
00  // 16 bottom_edge_EN3 at x101y-2
00  // 17 bottom_edge_EN4 at x101y-2
00  // 18 bottom_edge_EN5 at x101y-2
00  // 19 bottom_edge_EN0 at x102y-2
00  // 20 bottom_edge_EN1 at x102y-2
00  // 21 bottom_edge_EN2 at x102y-2
00  // 22 bottom_edge_EN3 at x102y-2
00  // 23 bottom_edge_EN4 at x102y-2
00  // 24 bottom_edge_EN5 at x102y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x102y0 SB_BIG plane 1
12  // 65 x102y0 SB_BIG plane 1
00  // 66 x102y0 SB_DRIVE plane 2,1
48  // 67 x102y0 SB_BIG plane 2
12  // 68 x102y0 SB_BIG plane 2
48  // 69 x102y0 SB_BIG plane 3
12  // 70 x102y0 SB_BIG plane 3
00  // 71 x102y0 SB_DRIVE plane 4,3
48  // 72 x102y0 SB_BIG plane 4
12  // 73 x102y0 SB_BIG plane 4
48  // 74 x102y0 SB_BIG plane 5
12  // 75 x102y0 SB_BIG plane 5
00  // 76 x102y0 SB_DRIVE plane 6,5
48  // 77 x102y0 SB_BIG plane 6
12  // 78 x102y0 SB_BIG plane 6
48  // 79 x102y0 SB_BIG plane 7
12  // 80 x102y0 SB_BIG plane 7
00  // 81 x102y0 SB_DRIVE plane 8,7
48  // 82 x102y0 SB_BIG plane 8
12  // 83 x102y0 SB_BIG plane 8
48  // 84 x102y0 SB_BIG plane 9
12  // 85 x102y0 SB_BIG plane 9
00  // 86 x102y0 SB_DRIVE plane 10,9
48  // 87 x102y0 SB_BIG plane 10
12  // 88 x102y0 SB_BIG plane 10
48  // 89 x102y0 SB_BIG plane 11
12  // 90 x102y0 SB_BIG plane 11
00  // 91 x102y0 SB_DRIVE plane 12,11
48  // 92 x102y0 SB_BIG plane 12
12  // 93 x102y0 SB_BIG plane 12
A8  // 94 x101y-1 SB_SML plane 1
82  // 95 x101y-1 SB_SML plane 2,1
2A  // 96 x101y-1 SB_SML plane 2
A8  // 97 x101y-1 SB_SML plane 3
82  // 98 x101y-1 SB_SML plane 4,3
2A  // 99 x101y-1 SB_SML plane 4
A8  // 100 x101y-1 SB_SML plane 5
82  // 101 x101y-1 SB_SML plane 6,5
2A  // 102 x101y-1 SB_SML plane 6
A8  // 103 x101y-1 SB_SML plane 7
82  // 104 x101y-1 SB_SML plane 8,7
2A  // 105 x101y-1 SB_SML plane 8
A8  // 106 x101y-1 SB_SML plane 9
82  // 107 x101y-1 SB_SML plane 10,9
2A  // 108 x101y-1 SB_SML plane 10
A8  // 109 x101y-1 SB_SML plane 11
82  // 110 x101y-1 SB_SML plane 12,11
2A  // 111 x101y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 19CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
00 // y_sel: -1
1C // -- CRC low byte
2D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 19D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x103y-2
00  // 14 bottom_edge_EN1 at x103y-2
00  // 15 bottom_edge_EN2 at x103y-2
00  // 16 bottom_edge_EN3 at x103y-2
00  // 17 bottom_edge_EN4 at x103y-2
00  // 18 bottom_edge_EN5 at x103y-2
00  // 19 bottom_edge_EN0 at x104y-2
00  // 20 bottom_edge_EN1 at x104y-2
00  // 21 bottom_edge_EN2 at x104y-2
00  // 22 bottom_edge_EN3 at x104y-2
00  // 23 bottom_edge_EN4 at x104y-2
00  // 24 bottom_edge_EN5 at x104y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x103y-1 SB_BIG plane 1
12  // 65 x103y-1 SB_BIG plane 1
00  // 66 x103y-1 SB_DRIVE plane 2,1
48  // 67 x103y-1 SB_BIG plane 2
12  // 68 x103y-1 SB_BIG plane 2
48  // 69 x103y-1 SB_BIG plane 3
12  // 70 x103y-1 SB_BIG plane 3
00  // 71 x103y-1 SB_DRIVE plane 4,3
48  // 72 x103y-1 SB_BIG plane 4
12  // 73 x103y-1 SB_BIG plane 4
48  // 74 x103y-1 SB_BIG plane 5
12  // 75 x103y-1 SB_BIG plane 5
00  // 76 x103y-1 SB_DRIVE plane 6,5
48  // 77 x103y-1 SB_BIG plane 6
12  // 78 x103y-1 SB_BIG plane 6
48  // 79 x103y-1 SB_BIG plane 7
12  // 80 x103y-1 SB_BIG plane 7
00  // 81 x103y-1 SB_DRIVE plane 8,7
48  // 82 x103y-1 SB_BIG plane 8
12  // 83 x103y-1 SB_BIG plane 8
48  // 84 x103y-1 SB_BIG plane 9
12  // 85 x103y-1 SB_BIG plane 9
00  // 86 x103y-1 SB_DRIVE plane 10,9
48  // 87 x103y-1 SB_BIG plane 10
12  // 88 x103y-1 SB_BIG plane 10
48  // 89 x103y-1 SB_BIG plane 11
12  // 90 x103y-1 SB_BIG plane 11
00  // 91 x103y-1 SB_DRIVE plane 12,11
48  // 92 x103y-1 SB_BIG plane 12
12  // 93 x103y-1 SB_BIG plane 12
A8  // 94 x104y0 SB_SML plane 1
82  // 95 x104y0 SB_SML plane 2,1
2A  // 96 x104y0 SB_SML plane 2
A8  // 97 x104y0 SB_SML plane 3
82  // 98 x104y0 SB_SML plane 4,3
2A  // 99 x104y0 SB_SML plane 4
A8  // 100 x104y0 SB_SML plane 5
82  // 101 x104y0 SB_SML plane 6,5
2A  // 102 x104y0 SB_SML plane 6
A8  // 103 x104y0 SB_SML plane 7
82  // 104 x104y0 SB_SML plane 8,7
2A  // 105 x104y0 SB_SML plane 8
A8  // 106 x104y0 SB_SML plane 9
82  // 107 x104y0 SB_SML plane 10,9
2A  // 108 x104y0 SB_SML plane 10
A8  // 109 x104y0 SB_SML plane 11
82  // 110 x104y0 SB_SML plane 12,11
2A  // 111 x104y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1A4A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
00 // y_sel: -1
C4 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1A52
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x105y-2
00  // 14 bottom_edge_EN1 at x105y-2
00  // 15 bottom_edge_EN2 at x105y-2
00  // 16 bottom_edge_EN3 at x105y-2
00  // 17 bottom_edge_EN4 at x105y-2
00  // 18 bottom_edge_EN5 at x105y-2
00  // 19 bottom_edge_EN0 at x106y-2
00  // 20 bottom_edge_EN1 at x106y-2
00  // 21 bottom_edge_EN2 at x106y-2
00  // 22 bottom_edge_EN3 at x106y-2
00  // 23 bottom_edge_EN4 at x106y-2
00  // 24 bottom_edge_EN5 at x106y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x106y0 SB_BIG plane 1
12  // 65 x106y0 SB_BIG plane 1
00  // 66 x106y0 SB_DRIVE plane 2,1
48  // 67 x106y0 SB_BIG plane 2
12  // 68 x106y0 SB_BIG plane 2
48  // 69 x106y0 SB_BIG plane 3
12  // 70 x106y0 SB_BIG plane 3
00  // 71 x106y0 SB_DRIVE plane 4,3
48  // 72 x106y0 SB_BIG plane 4
12  // 73 x106y0 SB_BIG plane 4
48  // 74 x106y0 SB_BIG plane 5
12  // 75 x106y0 SB_BIG plane 5
00  // 76 x106y0 SB_DRIVE plane 6,5
48  // 77 x106y0 SB_BIG plane 6
12  // 78 x106y0 SB_BIG plane 6
48  // 79 x106y0 SB_BIG plane 7
12  // 80 x106y0 SB_BIG plane 7
00  // 81 x106y0 SB_DRIVE plane 8,7
48  // 82 x106y0 SB_BIG plane 8
12  // 83 x106y0 SB_BIG plane 8
48  // 84 x106y0 SB_BIG plane 9
12  // 85 x106y0 SB_BIG plane 9
00  // 86 x106y0 SB_DRIVE plane 10,9
48  // 87 x106y0 SB_BIG plane 10
12  // 88 x106y0 SB_BIG plane 10
48  // 89 x106y0 SB_BIG plane 11
12  // 90 x106y0 SB_BIG plane 11
00  // 91 x106y0 SB_DRIVE plane 12,11
48  // 92 x106y0 SB_BIG plane 12
12  // 93 x106y0 SB_BIG plane 12
A8  // 94 x105y-1 SB_SML plane 1
82  // 95 x105y-1 SB_SML plane 2,1
2A  // 96 x105y-1 SB_SML plane 2
A8  // 97 x105y-1 SB_SML plane 3
82  // 98 x105y-1 SB_SML plane 4,3
2A  // 99 x105y-1 SB_SML plane 4
A8  // 100 x105y-1 SB_SML plane 5
82  // 101 x105y-1 SB_SML plane 6,5
2A  // 102 x105y-1 SB_SML plane 6
A8  // 103 x105y-1 SB_SML plane 7
82  // 104 x105y-1 SB_SML plane 8,7
2A  // 105 x105y-1 SB_SML plane 8
A8  // 106 x105y-1 SB_SML plane 9
82  // 107 x105y-1 SB_SML plane 10,9
2A  // 108 x105y-1 SB_SML plane 10
A8  // 109 x105y-1 SB_SML plane 11
82  // 110 x105y-1 SB_SML plane 12,11
2A  // 111 x105y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1AC8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
00 // y_sel: -1
AC // -- CRC low byte
1E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1AD0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x107y-2
00  // 14 bottom_edge_EN1 at x107y-2
00  // 15 bottom_edge_EN2 at x107y-2
00  // 16 bottom_edge_EN3 at x107y-2
00  // 17 bottom_edge_EN4 at x107y-2
00  // 18 bottom_edge_EN5 at x107y-2
00  // 19 bottom_edge_EN0 at x108y-2
00  // 20 bottom_edge_EN1 at x108y-2
00  // 21 bottom_edge_EN2 at x108y-2
00  // 22 bottom_edge_EN3 at x108y-2
00  // 23 bottom_edge_EN4 at x108y-2
00  // 24 bottom_edge_EN5 at x108y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x107y-1 SB_BIG plane 1
12  // 65 x107y-1 SB_BIG plane 1
00  // 66 x107y-1 SB_DRIVE plane 2,1
48  // 67 x107y-1 SB_BIG plane 2
12  // 68 x107y-1 SB_BIG plane 2
48  // 69 x107y-1 SB_BIG plane 3
12  // 70 x107y-1 SB_BIG plane 3
00  // 71 x107y-1 SB_DRIVE plane 4,3
48  // 72 x107y-1 SB_BIG plane 4
12  // 73 x107y-1 SB_BIG plane 4
48  // 74 x107y-1 SB_BIG plane 5
12  // 75 x107y-1 SB_BIG plane 5
00  // 76 x107y-1 SB_DRIVE plane 6,5
48  // 77 x107y-1 SB_BIG plane 6
12  // 78 x107y-1 SB_BIG plane 6
48  // 79 x107y-1 SB_BIG plane 7
12  // 80 x107y-1 SB_BIG plane 7
00  // 81 x107y-1 SB_DRIVE plane 8,7
48  // 82 x107y-1 SB_BIG plane 8
12  // 83 x107y-1 SB_BIG plane 8
48  // 84 x107y-1 SB_BIG plane 9
12  // 85 x107y-1 SB_BIG plane 9
00  // 86 x107y-1 SB_DRIVE plane 10,9
48  // 87 x107y-1 SB_BIG plane 10
12  // 88 x107y-1 SB_BIG plane 10
48  // 89 x107y-1 SB_BIG plane 11
12  // 90 x107y-1 SB_BIG plane 11
00  // 91 x107y-1 SB_DRIVE plane 12,11
48  // 92 x107y-1 SB_BIG plane 12
12  // 93 x107y-1 SB_BIG plane 12
A8  // 94 x108y0 SB_SML plane 1
82  // 95 x108y0 SB_SML plane 2,1
2A  // 96 x108y0 SB_SML plane 2
A8  // 97 x108y0 SB_SML plane 3
82  // 98 x108y0 SB_SML plane 4,3
2A  // 99 x108y0 SB_SML plane 4
A8  // 100 x108y0 SB_SML plane 5
82  // 101 x108y0 SB_SML plane 6,5
2A  // 102 x108y0 SB_SML plane 6
A8  // 103 x108y0 SB_SML plane 7
82  // 104 x108y0 SB_SML plane 8,7
2A  // 105 x108y0 SB_SML plane 8
A8  // 106 x108y0 SB_SML plane 9
82  // 107 x108y0 SB_SML plane 10,9
2A  // 108 x108y0 SB_SML plane 10
A8  // 109 x108y0 SB_SML plane 11
82  // 110 x108y0 SB_SML plane 12,11
2A  // 111 x108y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1B46     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
00 // y_sel: -1
74 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1B4E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x109y-2
00  // 14 bottom_edge_EN1 at x109y-2
00  // 15 bottom_edge_EN2 at x109y-2
00  // 16 bottom_edge_EN3 at x109y-2
00  // 17 bottom_edge_EN4 at x109y-2
00  // 18 bottom_edge_EN5 at x109y-2
00  // 19 bottom_edge_EN0 at x110y-2
00  // 20 bottom_edge_EN1 at x110y-2
00  // 21 bottom_edge_EN2 at x110y-2
00  // 22 bottom_edge_EN3 at x110y-2
00  // 23 bottom_edge_EN4 at x110y-2
00  // 24 bottom_edge_EN5 at x110y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x110y0 SB_BIG plane 1
12  // 65 x110y0 SB_BIG plane 1
00  // 66 x110y0 SB_DRIVE plane 2,1
48  // 67 x110y0 SB_BIG plane 2
12  // 68 x110y0 SB_BIG plane 2
48  // 69 x110y0 SB_BIG plane 3
12  // 70 x110y0 SB_BIG plane 3
00  // 71 x110y0 SB_DRIVE plane 4,3
48  // 72 x110y0 SB_BIG plane 4
12  // 73 x110y0 SB_BIG plane 4
48  // 74 x110y0 SB_BIG plane 5
12  // 75 x110y0 SB_BIG plane 5
00  // 76 x110y0 SB_DRIVE plane 6,5
48  // 77 x110y0 SB_BIG plane 6
12  // 78 x110y0 SB_BIG plane 6
48  // 79 x110y0 SB_BIG plane 7
12  // 80 x110y0 SB_BIG plane 7
00  // 81 x110y0 SB_DRIVE plane 8,7
48  // 82 x110y0 SB_BIG plane 8
12  // 83 x110y0 SB_BIG plane 8
48  // 84 x110y0 SB_BIG plane 9
12  // 85 x110y0 SB_BIG plane 9
00  // 86 x110y0 SB_DRIVE plane 10,9
48  // 87 x110y0 SB_BIG plane 10
12  // 88 x110y0 SB_BIG plane 10
48  // 89 x110y0 SB_BIG plane 11
12  // 90 x110y0 SB_BIG plane 11
00  // 91 x110y0 SB_DRIVE plane 12,11
48  // 92 x110y0 SB_BIG plane 12
12  // 93 x110y0 SB_BIG plane 12
A8  // 94 x109y-1 SB_SML plane 1
82  // 95 x109y-1 SB_SML plane 2,1
2A  // 96 x109y-1 SB_SML plane 2
A8  // 97 x109y-1 SB_SML plane 3
82  // 98 x109y-1 SB_SML plane 4,3
2A  // 99 x109y-1 SB_SML plane 4
A8  // 100 x109y-1 SB_SML plane 5
82  // 101 x109y-1 SB_SML plane 6,5
2A  // 102 x109y-1 SB_SML plane 6
A8  // 103 x109y-1 SB_SML plane 7
82  // 104 x109y-1 SB_SML plane 8,7
2A  // 105 x109y-1 SB_SML plane 8
A8  // 106 x109y-1 SB_SML plane 9
82  // 107 x109y-1 SB_SML plane 10,9
2A  // 108 x109y-1 SB_SML plane 10
A8  // 109 x109y-1 SB_SML plane 11
82  // 110 x109y-1 SB_SML plane 12,11
2A  // 111 x109y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1BC4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
00 // y_sel: -1
BC // -- CRC low byte
84 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1BCC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x111y-2
00  // 14 bottom_edge_EN1 at x111y-2
00  // 15 bottom_edge_EN2 at x111y-2
00  // 16 bottom_edge_EN3 at x111y-2
00  // 17 bottom_edge_EN4 at x111y-2
00  // 18 bottom_edge_EN5 at x111y-2
00  // 19 bottom_edge_EN0 at x112y-2
00  // 20 bottom_edge_EN1 at x112y-2
00  // 21 bottom_edge_EN2 at x112y-2
00  // 22 bottom_edge_EN3 at x112y-2
00  // 23 bottom_edge_EN4 at x112y-2
00  // 24 bottom_edge_EN5 at x112y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x111y-1 SB_BIG plane 1
12  // 65 x111y-1 SB_BIG plane 1
00  // 66 x111y-1 SB_DRIVE plane 2,1
48  // 67 x111y-1 SB_BIG plane 2
12  // 68 x111y-1 SB_BIG plane 2
48  // 69 x111y-1 SB_BIG plane 3
12  // 70 x111y-1 SB_BIG plane 3
00  // 71 x111y-1 SB_DRIVE plane 4,3
48  // 72 x111y-1 SB_BIG plane 4
12  // 73 x111y-1 SB_BIG plane 4
48  // 74 x111y-1 SB_BIG plane 5
12  // 75 x111y-1 SB_BIG plane 5
00  // 76 x111y-1 SB_DRIVE plane 6,5
48  // 77 x111y-1 SB_BIG plane 6
12  // 78 x111y-1 SB_BIG plane 6
48  // 79 x111y-1 SB_BIG plane 7
12  // 80 x111y-1 SB_BIG plane 7
00  // 81 x111y-1 SB_DRIVE plane 8,7
48  // 82 x111y-1 SB_BIG plane 8
12  // 83 x111y-1 SB_BIG plane 8
48  // 84 x111y-1 SB_BIG plane 9
12  // 85 x111y-1 SB_BIG plane 9
00  // 86 x111y-1 SB_DRIVE plane 10,9
48  // 87 x111y-1 SB_BIG plane 10
12  // 88 x111y-1 SB_BIG plane 10
48  // 89 x111y-1 SB_BIG plane 11
12  // 90 x111y-1 SB_BIG plane 11
00  // 91 x111y-1 SB_DRIVE plane 12,11
48  // 92 x111y-1 SB_BIG plane 12
12  // 93 x111y-1 SB_BIG plane 12
A8  // 94 x112y0 SB_SML plane 1
82  // 95 x112y0 SB_SML plane 2,1
2A  // 96 x112y0 SB_SML plane 2
A8  // 97 x112y0 SB_SML plane 3
82  // 98 x112y0 SB_SML plane 4,3
2A  // 99 x112y0 SB_SML plane 4
A8  // 100 x112y0 SB_SML plane 5
82  // 101 x112y0 SB_SML plane 6,5
2A  // 102 x112y0 SB_SML plane 6
A8  // 103 x112y0 SB_SML plane 7
82  // 104 x112y0 SB_SML plane 8,7
2A  // 105 x112y0 SB_SML plane 8
A8  // 106 x112y0 SB_SML plane 9
82  // 107 x112y0 SB_SML plane 10,9
2A  // 108 x112y0 SB_SML plane 10
A8  // 109 x112y0 SB_SML plane 11
82  // 110 x112y0 SB_SML plane 12,11
2A  // 111 x112y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1C42     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
00 // y_sel: -1
64 // -- CRC low byte
9D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1C4A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x113y-2
00  // 14 bottom_edge_EN1 at x113y-2
00  // 15 bottom_edge_EN2 at x113y-2
00  // 16 bottom_edge_EN3 at x113y-2
00  // 17 bottom_edge_EN4 at x113y-2
00  // 18 bottom_edge_EN5 at x113y-2
00  // 19 bottom_edge_EN0 at x114y-2
00  // 20 bottom_edge_EN1 at x114y-2
00  // 21 bottom_edge_EN2 at x114y-2
00  // 22 bottom_edge_EN3 at x114y-2
00  // 23 bottom_edge_EN4 at x114y-2
00  // 24 bottom_edge_EN5 at x114y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x114y0 SB_BIG plane 1
12  // 65 x114y0 SB_BIG plane 1
00  // 66 x114y0 SB_DRIVE plane 2,1
48  // 67 x114y0 SB_BIG plane 2
12  // 68 x114y0 SB_BIG plane 2
48  // 69 x114y0 SB_BIG plane 3
12  // 70 x114y0 SB_BIG plane 3
00  // 71 x114y0 SB_DRIVE plane 4,3
48  // 72 x114y0 SB_BIG plane 4
12  // 73 x114y0 SB_BIG plane 4
48  // 74 x114y0 SB_BIG plane 5
12  // 75 x114y0 SB_BIG plane 5
00  // 76 x114y0 SB_DRIVE plane 6,5
48  // 77 x114y0 SB_BIG plane 6
12  // 78 x114y0 SB_BIG plane 6
48  // 79 x114y0 SB_BIG plane 7
12  // 80 x114y0 SB_BIG plane 7
00  // 81 x114y0 SB_DRIVE plane 8,7
48  // 82 x114y0 SB_BIG plane 8
12  // 83 x114y0 SB_BIG plane 8
48  // 84 x114y0 SB_BIG plane 9
12  // 85 x114y0 SB_BIG plane 9
00  // 86 x114y0 SB_DRIVE plane 10,9
48  // 87 x114y0 SB_BIG plane 10
12  // 88 x114y0 SB_BIG plane 10
48  // 89 x114y0 SB_BIG plane 11
12  // 90 x114y0 SB_BIG plane 11
00  // 91 x114y0 SB_DRIVE plane 12,11
48  // 92 x114y0 SB_BIG plane 12
12  // 93 x114y0 SB_BIG plane 12
A8  // 94 x113y-1 SB_SML plane 1
82  // 95 x113y-1 SB_SML plane 2,1
2A  // 96 x113y-1 SB_SML plane 2
A8  // 97 x113y-1 SB_SML plane 3
82  // 98 x113y-1 SB_SML plane 4,3
2A  // 99 x113y-1 SB_SML plane 4
A8  // 100 x113y-1 SB_SML plane 5
82  // 101 x113y-1 SB_SML plane 6,5
2A  // 102 x113y-1 SB_SML plane 6
A8  // 103 x113y-1 SB_SML plane 7
82  // 104 x113y-1 SB_SML plane 8,7
2A  // 105 x113y-1 SB_SML plane 8
A8  // 106 x113y-1 SB_SML plane 9
82  // 107 x113y-1 SB_SML plane 10,9
2A  // 108 x113y-1 SB_SML plane 10
A8  // 109 x113y-1 SB_SML plane 11
82  // 110 x113y-1 SB_SML plane 12,11
2A  // 111 x113y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1CC0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
00 // y_sel: -1
0C // -- CRC low byte
B7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1CC8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x115y-2
00  // 14 bottom_edge_EN1 at x115y-2
00  // 15 bottom_edge_EN2 at x115y-2
00  // 16 bottom_edge_EN3 at x115y-2
00  // 17 bottom_edge_EN4 at x115y-2
00  // 18 bottom_edge_EN5 at x115y-2
00  // 19 bottom_edge_EN0 at x116y-2
00  // 20 bottom_edge_EN1 at x116y-2
00  // 21 bottom_edge_EN2 at x116y-2
00  // 22 bottom_edge_EN3 at x116y-2
00  // 23 bottom_edge_EN4 at x116y-2
00  // 24 bottom_edge_EN5 at x116y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x115y-1 SB_BIG plane 1
12  // 65 x115y-1 SB_BIG plane 1
00  // 66 x115y-1 SB_DRIVE plane 2,1
48  // 67 x115y-1 SB_BIG plane 2
12  // 68 x115y-1 SB_BIG plane 2
48  // 69 x115y-1 SB_BIG plane 3
12  // 70 x115y-1 SB_BIG plane 3
00  // 71 x115y-1 SB_DRIVE plane 4,3
48  // 72 x115y-1 SB_BIG plane 4
12  // 73 x115y-1 SB_BIG plane 4
48  // 74 x115y-1 SB_BIG plane 5
12  // 75 x115y-1 SB_BIG plane 5
00  // 76 x115y-1 SB_DRIVE plane 6,5
48  // 77 x115y-1 SB_BIG plane 6
12  // 78 x115y-1 SB_BIG plane 6
48  // 79 x115y-1 SB_BIG plane 7
12  // 80 x115y-1 SB_BIG plane 7
00  // 81 x115y-1 SB_DRIVE plane 8,7
48  // 82 x115y-1 SB_BIG plane 8
12  // 83 x115y-1 SB_BIG plane 8
48  // 84 x115y-1 SB_BIG plane 9
12  // 85 x115y-1 SB_BIG plane 9
00  // 86 x115y-1 SB_DRIVE plane 10,9
48  // 87 x115y-1 SB_BIG plane 10
12  // 88 x115y-1 SB_BIG plane 10
48  // 89 x115y-1 SB_BIG plane 11
12  // 90 x115y-1 SB_BIG plane 11
00  // 91 x115y-1 SB_DRIVE plane 12,11
48  // 92 x115y-1 SB_BIG plane 12
12  // 93 x115y-1 SB_BIG plane 12
A8  // 94 x116y0 SB_SML plane 1
82  // 95 x116y0 SB_SML plane 2,1
2A  // 96 x116y0 SB_SML plane 2
A8  // 97 x116y0 SB_SML plane 3
82  // 98 x116y0 SB_SML plane 4,3
2A  // 99 x116y0 SB_SML plane 4
A8  // 100 x116y0 SB_SML plane 5
82  // 101 x116y0 SB_SML plane 6,5
2A  // 102 x116y0 SB_SML plane 6
A8  // 103 x116y0 SB_SML plane 7
82  // 104 x116y0 SB_SML plane 8,7
2A  // 105 x116y0 SB_SML plane 8
A8  // 106 x116y0 SB_SML plane 9
82  // 107 x116y0 SB_SML plane 10,9
2A  // 108 x116y0 SB_SML plane 10
A8  // 109 x116y0 SB_SML plane 11
82  // 110 x116y0 SB_SML plane 12,11
2A  // 111 x116y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1D3E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
00 // y_sel: -1
D4 // -- CRC low byte
AE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1D46
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x117y-2
00  // 14 bottom_edge_EN1 at x117y-2
00  // 15 bottom_edge_EN2 at x117y-2
00  // 16 bottom_edge_EN3 at x117y-2
00  // 17 bottom_edge_EN4 at x117y-2
00  // 18 bottom_edge_EN5 at x117y-2
00  // 19 bottom_edge_EN0 at x118y-2
00  // 20 bottom_edge_EN1 at x118y-2
00  // 21 bottom_edge_EN2 at x118y-2
00  // 22 bottom_edge_EN3 at x118y-2
00  // 23 bottom_edge_EN4 at x118y-2
00  // 24 bottom_edge_EN5 at x118y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x118y0 SB_BIG plane 1
12  // 65 x118y0 SB_BIG plane 1
00  // 66 x118y0 SB_DRIVE plane 2,1
48  // 67 x118y0 SB_BIG plane 2
12  // 68 x118y0 SB_BIG plane 2
48  // 69 x118y0 SB_BIG plane 3
12  // 70 x118y0 SB_BIG plane 3
00  // 71 x118y0 SB_DRIVE plane 4,3
48  // 72 x118y0 SB_BIG plane 4
12  // 73 x118y0 SB_BIG plane 4
48  // 74 x118y0 SB_BIG plane 5
12  // 75 x118y0 SB_BIG plane 5
00  // 76 x118y0 SB_DRIVE plane 6,5
48  // 77 x118y0 SB_BIG plane 6
12  // 78 x118y0 SB_BIG plane 6
48  // 79 x118y0 SB_BIG plane 7
12  // 80 x118y0 SB_BIG plane 7
00  // 81 x118y0 SB_DRIVE plane 8,7
48  // 82 x118y0 SB_BIG plane 8
12  // 83 x118y0 SB_BIG plane 8
48  // 84 x118y0 SB_BIG plane 9
12  // 85 x118y0 SB_BIG plane 9
00  // 86 x118y0 SB_DRIVE plane 10,9
48  // 87 x118y0 SB_BIG plane 10
12  // 88 x118y0 SB_BIG plane 10
48  // 89 x118y0 SB_BIG plane 11
12  // 90 x118y0 SB_BIG plane 11
00  // 91 x118y0 SB_DRIVE plane 12,11
48  // 92 x118y0 SB_BIG plane 12
12  // 93 x118y0 SB_BIG plane 12
A8  // 94 x117y-1 SB_SML plane 1
82  // 95 x117y-1 SB_SML plane 2,1
2A  // 96 x117y-1 SB_SML plane 2
A8  // 97 x117y-1 SB_SML plane 3
82  // 98 x117y-1 SB_SML plane 4,3
2A  // 99 x117y-1 SB_SML plane 4
A8  // 100 x117y-1 SB_SML plane 5
82  // 101 x117y-1 SB_SML plane 6,5
2A  // 102 x117y-1 SB_SML plane 6
A8  // 103 x117y-1 SB_SML plane 7
82  // 104 x117y-1 SB_SML plane 8,7
2A  // 105 x117y-1 SB_SML plane 8
A8  // 106 x117y-1 SB_SML plane 9
82  // 107 x117y-1 SB_SML plane 10,9
2A  // 108 x117y-1 SB_SML plane 10
A8  // 109 x117y-1 SB_SML plane 11
82  // 110 x117y-1 SB_SML plane 12,11
2A  // 111 x117y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1DBC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
00 // y_sel: -1
DC // -- CRC low byte
E3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1DC4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x119y-2
00  // 14 bottom_edge_EN1 at x119y-2
00  // 15 bottom_edge_EN2 at x119y-2
00  // 16 bottom_edge_EN3 at x119y-2
00  // 17 bottom_edge_EN4 at x119y-2
00  // 18 bottom_edge_EN5 at x119y-2
00  // 19 bottom_edge_EN0 at x120y-2
00  // 20 bottom_edge_EN1 at x120y-2
00  // 21 bottom_edge_EN2 at x120y-2
00  // 22 bottom_edge_EN3 at x120y-2
00  // 23 bottom_edge_EN4 at x120y-2
00  // 24 bottom_edge_EN5 at x120y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x119y-1 SB_BIG plane 1
12  // 65 x119y-1 SB_BIG plane 1
00  // 66 x119y-1 SB_DRIVE plane 2,1
48  // 67 x119y-1 SB_BIG plane 2
12  // 68 x119y-1 SB_BIG plane 2
48  // 69 x119y-1 SB_BIG plane 3
12  // 70 x119y-1 SB_BIG plane 3
00  // 71 x119y-1 SB_DRIVE plane 4,3
48  // 72 x119y-1 SB_BIG plane 4
12  // 73 x119y-1 SB_BIG plane 4
48  // 74 x119y-1 SB_BIG plane 5
12  // 75 x119y-1 SB_BIG plane 5
00  // 76 x119y-1 SB_DRIVE plane 6,5
48  // 77 x119y-1 SB_BIG plane 6
12  // 78 x119y-1 SB_BIG plane 6
48  // 79 x119y-1 SB_BIG plane 7
12  // 80 x119y-1 SB_BIG plane 7
00  // 81 x119y-1 SB_DRIVE plane 8,7
48  // 82 x119y-1 SB_BIG plane 8
12  // 83 x119y-1 SB_BIG plane 8
48  // 84 x119y-1 SB_BIG plane 9
12  // 85 x119y-1 SB_BIG plane 9
00  // 86 x119y-1 SB_DRIVE plane 10,9
48  // 87 x119y-1 SB_BIG plane 10
12  // 88 x119y-1 SB_BIG plane 10
48  // 89 x119y-1 SB_BIG plane 11
12  // 90 x119y-1 SB_BIG plane 11
00  // 91 x119y-1 SB_DRIVE plane 12,11
48  // 92 x119y-1 SB_BIG plane 12
12  // 93 x119y-1 SB_BIG plane 12
A8  // 94 x120y0 SB_SML plane 1
82  // 95 x120y0 SB_SML plane 2,1
2A  // 96 x120y0 SB_SML plane 2
A8  // 97 x120y0 SB_SML plane 3
82  // 98 x120y0 SB_SML plane 4,3
2A  // 99 x120y0 SB_SML plane 4
A8  // 100 x120y0 SB_SML plane 5
82  // 101 x120y0 SB_SML plane 6,5
2A  // 102 x120y0 SB_SML plane 6
A8  // 103 x120y0 SB_SML plane 7
82  // 104 x120y0 SB_SML plane 8,7
2A  // 105 x120y0 SB_SML plane 8
A8  // 106 x120y0 SB_SML plane 9
82  // 107 x120y0 SB_SML plane 10,9
2A  // 108 x120y0 SB_SML plane 10
A8  // 109 x120y0 SB_SML plane 11
82  // 110 x120y0 SB_SML plane 12,11
2A  // 111 x120y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1E3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
00 // y_sel: -1
04 // -- CRC low byte
FA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1E42
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x121y-2
00  // 14 bottom_edge_EN1 at x121y-2
00  // 15 bottom_edge_EN2 at x121y-2
00  // 16 bottom_edge_EN3 at x121y-2
00  // 17 bottom_edge_EN4 at x121y-2
00  // 18 bottom_edge_EN5 at x121y-2
00  // 19 bottom_edge_EN0 at x122y-2
00  // 20 bottom_edge_EN1 at x122y-2
00  // 21 bottom_edge_EN2 at x122y-2
00  // 22 bottom_edge_EN3 at x122y-2
00  // 23 bottom_edge_EN4 at x122y-2
00  // 24 bottom_edge_EN5 at x122y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x122y0 SB_BIG plane 1
12  // 65 x122y0 SB_BIG plane 1
00  // 66 x122y0 SB_DRIVE plane 2,1
48  // 67 x122y0 SB_BIG plane 2
12  // 68 x122y0 SB_BIG plane 2
48  // 69 x122y0 SB_BIG plane 3
12  // 70 x122y0 SB_BIG plane 3
00  // 71 x122y0 SB_DRIVE plane 4,3
48  // 72 x122y0 SB_BIG plane 4
12  // 73 x122y0 SB_BIG plane 4
48  // 74 x122y0 SB_BIG plane 5
12  // 75 x122y0 SB_BIG plane 5
00  // 76 x122y0 SB_DRIVE plane 6,5
48  // 77 x122y0 SB_BIG plane 6
12  // 78 x122y0 SB_BIG plane 6
48  // 79 x122y0 SB_BIG plane 7
12  // 80 x122y0 SB_BIG plane 7
00  // 81 x122y0 SB_DRIVE plane 8,7
48  // 82 x122y0 SB_BIG plane 8
12  // 83 x122y0 SB_BIG plane 8
48  // 84 x122y0 SB_BIG plane 9
12  // 85 x122y0 SB_BIG plane 9
00  // 86 x122y0 SB_DRIVE plane 10,9
48  // 87 x122y0 SB_BIG plane 10
12  // 88 x122y0 SB_BIG plane 10
48  // 89 x122y0 SB_BIG plane 11
12  // 90 x122y0 SB_BIG plane 11
00  // 91 x122y0 SB_DRIVE plane 12,11
48  // 92 x122y0 SB_BIG plane 12
12  // 93 x122y0 SB_BIG plane 12
A8  // 94 x121y-1 SB_SML plane 1
82  // 95 x121y-1 SB_SML plane 2,1
2A  // 96 x121y-1 SB_SML plane 2
A8  // 97 x121y-1 SB_SML plane 3
82  // 98 x121y-1 SB_SML plane 4,3
2A  // 99 x121y-1 SB_SML plane 4
A8  // 100 x121y-1 SB_SML plane 5
82  // 101 x121y-1 SB_SML plane 6,5
2A  // 102 x121y-1 SB_SML plane 6
A8  // 103 x121y-1 SB_SML plane 7
82  // 104 x121y-1 SB_SML plane 8,7
2A  // 105 x121y-1 SB_SML plane 8
A8  // 106 x121y-1 SB_SML plane 9
82  // 107 x121y-1 SB_SML plane 10,9
2A  // 108 x121y-1 SB_SML plane 10
A8  // 109 x121y-1 SB_SML plane 11
82  // 110 x121y-1 SB_SML plane 12,11
2A  // 111 x121y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1EB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
00 // y_sel: -1
6C // -- CRC low byte
D0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1EC0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x123y-2
00  // 14 bottom_edge_EN1 at x123y-2
00  // 15 bottom_edge_EN2 at x123y-2
00  // 16 bottom_edge_EN3 at x123y-2
00  // 17 bottom_edge_EN4 at x123y-2
00  // 18 bottom_edge_EN5 at x123y-2
00  // 19 bottom_edge_EN0 at x124y-2
00  // 20 bottom_edge_EN1 at x124y-2
00  // 21 bottom_edge_EN2 at x124y-2
00  // 22 bottom_edge_EN3 at x124y-2
00  // 23 bottom_edge_EN4 at x124y-2
00  // 24 bottom_edge_EN5 at x124y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x123y-1 SB_BIG plane 1
12  // 65 x123y-1 SB_BIG plane 1
00  // 66 x123y-1 SB_DRIVE plane 2,1
48  // 67 x123y-1 SB_BIG plane 2
12  // 68 x123y-1 SB_BIG plane 2
48  // 69 x123y-1 SB_BIG plane 3
12  // 70 x123y-1 SB_BIG plane 3
00  // 71 x123y-1 SB_DRIVE plane 4,3
48  // 72 x123y-1 SB_BIG plane 4
12  // 73 x123y-1 SB_BIG plane 4
48  // 74 x123y-1 SB_BIG plane 5
12  // 75 x123y-1 SB_BIG plane 5
00  // 76 x123y-1 SB_DRIVE plane 6,5
48  // 77 x123y-1 SB_BIG plane 6
12  // 78 x123y-1 SB_BIG plane 6
48  // 79 x123y-1 SB_BIG plane 7
12  // 80 x123y-1 SB_BIG plane 7
00  // 81 x123y-1 SB_DRIVE plane 8,7
48  // 82 x123y-1 SB_BIG plane 8
12  // 83 x123y-1 SB_BIG plane 8
48  // 84 x123y-1 SB_BIG plane 9
12  // 85 x123y-1 SB_BIG plane 9
00  // 86 x123y-1 SB_DRIVE plane 10,9
48  // 87 x123y-1 SB_BIG plane 10
12  // 88 x123y-1 SB_BIG plane 10
48  // 89 x123y-1 SB_BIG plane 11
12  // 90 x123y-1 SB_BIG plane 11
00  // 91 x123y-1 SB_DRIVE plane 12,11
48  // 92 x123y-1 SB_BIG plane 12
12  // 93 x123y-1 SB_BIG plane 12
A8  // 94 x124y0 SB_SML plane 1
82  // 95 x124y0 SB_SML plane 2,1
2A  // 96 x124y0 SB_SML plane 2
A8  // 97 x124y0 SB_SML plane 3
82  // 98 x124y0 SB_SML plane 4,3
2A  // 99 x124y0 SB_SML plane 4
A8  // 100 x124y0 SB_SML plane 5
82  // 101 x124y0 SB_SML plane 6,5
2A  // 102 x124y0 SB_SML plane 6
A8  // 103 x124y0 SB_SML plane 7
82  // 104 x124y0 SB_SML plane 8,7
2A  // 105 x124y0 SB_SML plane 8
A8  // 106 x124y0 SB_SML plane 9
82  // 107 x124y0 SB_SML plane 10,9
2A  // 108 x124y0 SB_SML plane 10
A8  // 109 x124y0 SB_SML plane 11
82  // 110 x124y0 SB_SML plane 12,11
2A  // 111 x124y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1F36     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
00 // y_sel: -1
B4 // -- CRC low byte
C9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1F3E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x125y-2
00  // 14 bottom_edge_EN1 at x125y-2
00  // 15 bottom_edge_EN2 at x125y-2
00  // 16 bottom_edge_EN3 at x125y-2
00  // 17 bottom_edge_EN4 at x125y-2
00  // 18 bottom_edge_EN5 at x125y-2
00  // 19 bottom_edge_EN0 at x126y-2
00  // 20 bottom_edge_EN1 at x126y-2
00  // 21 bottom_edge_EN2 at x126y-2
00  // 22 bottom_edge_EN3 at x126y-2
00  // 23 bottom_edge_EN4 at x126y-2
00  // 24 bottom_edge_EN5 at x126y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x126y0 SB_BIG plane 1
12  // 65 x126y0 SB_BIG plane 1
00  // 66 x126y0 SB_DRIVE plane 2,1
48  // 67 x126y0 SB_BIG plane 2
12  // 68 x126y0 SB_BIG plane 2
48  // 69 x126y0 SB_BIG plane 3
12  // 70 x126y0 SB_BIG plane 3
00  // 71 x126y0 SB_DRIVE plane 4,3
48  // 72 x126y0 SB_BIG plane 4
12  // 73 x126y0 SB_BIG plane 4
48  // 74 x126y0 SB_BIG plane 5
12  // 75 x126y0 SB_BIG plane 5
00  // 76 x126y0 SB_DRIVE plane 6,5
48  // 77 x126y0 SB_BIG plane 6
12  // 78 x126y0 SB_BIG plane 6
48  // 79 x126y0 SB_BIG plane 7
12  // 80 x126y0 SB_BIG plane 7
00  // 81 x126y0 SB_DRIVE plane 8,7
48  // 82 x126y0 SB_BIG plane 8
12  // 83 x126y0 SB_BIG plane 8
48  // 84 x126y0 SB_BIG plane 9
12  // 85 x126y0 SB_BIG plane 9
00  // 86 x126y0 SB_DRIVE plane 10,9
48  // 87 x126y0 SB_BIG plane 10
12  // 88 x126y0 SB_BIG plane 10
48  // 89 x126y0 SB_BIG plane 11
12  // 90 x126y0 SB_BIG plane 11
00  // 91 x126y0 SB_DRIVE plane 12,11
48  // 92 x126y0 SB_BIG plane 12
12  // 93 x126y0 SB_BIG plane 12
A8  // 94 x125y-1 SB_SML plane 1
82  // 95 x125y-1 SB_SML plane 2,1
2A  // 96 x125y-1 SB_SML plane 2
A8  // 97 x125y-1 SB_SML plane 3
82  // 98 x125y-1 SB_SML plane 4,3
2A  // 99 x125y-1 SB_SML plane 4
A8  // 100 x125y-1 SB_SML plane 5
82  // 101 x125y-1 SB_SML plane 6,5
2A  // 102 x125y-1 SB_SML plane 6
A8  // 103 x125y-1 SB_SML plane 7
82  // 104 x125y-1 SB_SML plane 8,7
2A  // 105 x125y-1 SB_SML plane 8
A8  // 106 x125y-1 SB_SML plane 9
82  // 107 x125y-1 SB_SML plane 10,9
2A  // 108 x125y-1 SB_SML plane 10
A8  // 109 x125y-1 SB_SML plane 11
82  // 110 x125y-1 SB_SML plane 12,11
2A  // 111 x125y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 1FB4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
00 // y_sel: -1
B8 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 1FBC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x127y-2
00  // 14 bottom_edge_EN1 at x127y-2
00  // 15 bottom_edge_EN2 at x127y-2
00  // 16 bottom_edge_EN3 at x127y-2
00  // 17 bottom_edge_EN4 at x127y-2
00  // 18 bottom_edge_EN5 at x127y-2
00  // 19 bottom_edge_EN0 at x128y-2
00  // 20 bottom_edge_EN1 at x128y-2
00  // 21 bottom_edge_EN2 at x128y-2
00  // 22 bottom_edge_EN3 at x128y-2
00  // 23 bottom_edge_EN4 at x128y-2
00  // 24 bottom_edge_EN5 at x128y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x127y-1 SB_BIG plane 1
12  // 65 x127y-1 SB_BIG plane 1
00  // 66 x127y-1 SB_DRIVE plane 2,1
48  // 67 x127y-1 SB_BIG plane 2
12  // 68 x127y-1 SB_BIG plane 2
48  // 69 x127y-1 SB_BIG plane 3
12  // 70 x127y-1 SB_BIG plane 3
00  // 71 x127y-1 SB_DRIVE plane 4,3
48  // 72 x127y-1 SB_BIG plane 4
12  // 73 x127y-1 SB_BIG plane 4
48  // 74 x127y-1 SB_BIG plane 5
12  // 75 x127y-1 SB_BIG plane 5
00  // 76 x127y-1 SB_DRIVE plane 6,5
48  // 77 x127y-1 SB_BIG plane 6
12  // 78 x127y-1 SB_BIG plane 6
48  // 79 x127y-1 SB_BIG plane 7
12  // 80 x127y-1 SB_BIG plane 7
00  // 81 x127y-1 SB_DRIVE plane 8,7
48  // 82 x127y-1 SB_BIG plane 8
12  // 83 x127y-1 SB_BIG plane 8
48  // 84 x127y-1 SB_BIG plane 9
12  // 85 x127y-1 SB_BIG plane 9
00  // 86 x127y-1 SB_DRIVE plane 10,9
48  // 87 x127y-1 SB_BIG plane 10
12  // 88 x127y-1 SB_BIG plane 10
48  // 89 x127y-1 SB_BIG plane 11
12  // 90 x127y-1 SB_BIG plane 11
00  // 91 x127y-1 SB_DRIVE plane 12,11
48  // 92 x127y-1 SB_BIG plane 12
12  // 93 x127y-1 SB_BIG plane 12
A8  // 94 x128y0 SB_SML plane 1
82  // 95 x128y0 SB_SML plane 2,1
2A  // 96 x128y0 SB_SML plane 2
A8  // 97 x128y0 SB_SML plane 3
82  // 98 x128y0 SB_SML plane 4,3
2A  // 99 x128y0 SB_SML plane 4
A8  // 100 x128y0 SB_SML plane 5
82  // 101 x128y0 SB_SML plane 6,5
2A  // 102 x128y0 SB_SML plane 6
A8  // 103 x128y0 SB_SML plane 7
82  // 104 x128y0 SB_SML plane 8,7
2A  // 105 x128y0 SB_SML plane 8
A8  // 106 x128y0 SB_SML plane 9
82  // 107 x128y0 SB_SML plane 10,9
2A  // 108 x128y0 SB_SML plane 10
A8  // 109 x128y0 SB_SML plane 11
82  // 110 x128y0 SB_SML plane 12,11
2A  // 111 x128y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2032     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
00 // y_sel: -1
60 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 203A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x129y-2
00  // 14 bottom_edge_EN1 at x129y-2
00  // 15 bottom_edge_EN2 at x129y-2
00  // 16 bottom_edge_EN3 at x129y-2
00  // 17 bottom_edge_EN4 at x129y-2
00  // 18 bottom_edge_EN5 at x129y-2
00  // 19 bottom_edge_EN0 at x130y-2
00  // 20 bottom_edge_EN1 at x130y-2
00  // 21 bottom_edge_EN2 at x130y-2
00  // 22 bottom_edge_EN3 at x130y-2
00  // 23 bottom_edge_EN4 at x130y-2
00  // 24 bottom_edge_EN5 at x130y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x130y0 SB_BIG plane 1
12  // 65 x130y0 SB_BIG plane 1
00  // 66 x130y0 SB_DRIVE plane 2,1
48  // 67 x130y0 SB_BIG plane 2
12  // 68 x130y0 SB_BIG plane 2
48  // 69 x130y0 SB_BIG plane 3
12  // 70 x130y0 SB_BIG plane 3
00  // 71 x130y0 SB_DRIVE plane 4,3
48  // 72 x130y0 SB_BIG plane 4
12  // 73 x130y0 SB_BIG plane 4
48  // 74 x130y0 SB_BIG plane 5
12  // 75 x130y0 SB_BIG plane 5
00  // 76 x130y0 SB_DRIVE plane 6,5
48  // 77 x130y0 SB_BIG plane 6
12  // 78 x130y0 SB_BIG plane 6
48  // 79 x130y0 SB_BIG plane 7
12  // 80 x130y0 SB_BIG plane 7
00  // 81 x130y0 SB_DRIVE plane 8,7
48  // 82 x130y0 SB_BIG plane 8
12  // 83 x130y0 SB_BIG plane 8
48  // 84 x130y0 SB_BIG plane 9
12  // 85 x130y0 SB_BIG plane 9
00  // 86 x130y0 SB_DRIVE plane 10,9
48  // 87 x130y0 SB_BIG plane 10
12  // 88 x130y0 SB_BIG plane 10
48  // 89 x130y0 SB_BIG plane 11
12  // 90 x130y0 SB_BIG plane 11
00  // 91 x130y0 SB_DRIVE plane 12,11
48  // 92 x130y0 SB_BIG plane 12
12  // 93 x130y0 SB_BIG plane 12
A8  // 94 x129y-1 SB_SML plane 1
82  // 95 x129y-1 SB_SML plane 2,1
2A  // 96 x129y-1 SB_SML plane 2
A8  // 97 x129y-1 SB_SML plane 3
82  // 98 x129y-1 SB_SML plane 4,3
2A  // 99 x129y-1 SB_SML plane 4
A8  // 100 x129y-1 SB_SML plane 5
82  // 101 x129y-1 SB_SML plane 6,5
2A  // 102 x129y-1 SB_SML plane 6
A8  // 103 x129y-1 SB_SML plane 7
82  // 104 x129y-1 SB_SML plane 8,7
2A  // 105 x129y-1 SB_SML plane 8
A8  // 106 x129y-1 SB_SML plane 9
82  // 107 x129y-1 SB_SML plane 10,9
2A  // 108 x129y-1 SB_SML plane 10
A8  // 109 x129y-1 SB_SML plane 11
82  // 110 x129y-1 SB_SML plane 12,11
2A  // 111 x129y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 20B0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
00 // y_sel: -1
08 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 20B8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x131y-2
00  // 14 bottom_edge_EN1 at x131y-2
00  // 15 bottom_edge_EN2 at x131y-2
00  // 16 bottom_edge_EN3 at x131y-2
00  // 17 bottom_edge_EN4 at x131y-2
00  // 18 bottom_edge_EN5 at x131y-2
00  // 19 bottom_edge_EN0 at x132y-2
00  // 20 bottom_edge_EN1 at x132y-2
00  // 21 bottom_edge_EN2 at x132y-2
00  // 22 bottom_edge_EN3 at x132y-2
00  // 23 bottom_edge_EN4 at x132y-2
00  // 24 bottom_edge_EN5 at x132y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x131y-1 SB_BIG plane 1
12  // 65 x131y-1 SB_BIG plane 1
00  // 66 x131y-1 SB_DRIVE plane 2,1
48  // 67 x131y-1 SB_BIG plane 2
12  // 68 x131y-1 SB_BIG plane 2
48  // 69 x131y-1 SB_BIG plane 3
12  // 70 x131y-1 SB_BIG plane 3
00  // 71 x131y-1 SB_DRIVE plane 4,3
48  // 72 x131y-1 SB_BIG plane 4
12  // 73 x131y-1 SB_BIG plane 4
48  // 74 x131y-1 SB_BIG plane 5
12  // 75 x131y-1 SB_BIG plane 5
00  // 76 x131y-1 SB_DRIVE plane 6,5
48  // 77 x131y-1 SB_BIG plane 6
12  // 78 x131y-1 SB_BIG plane 6
48  // 79 x131y-1 SB_BIG plane 7
12  // 80 x131y-1 SB_BIG plane 7
00  // 81 x131y-1 SB_DRIVE plane 8,7
48  // 82 x131y-1 SB_BIG plane 8
12  // 83 x131y-1 SB_BIG plane 8
48  // 84 x131y-1 SB_BIG plane 9
12  // 85 x131y-1 SB_BIG plane 9
00  // 86 x131y-1 SB_DRIVE plane 10,9
48  // 87 x131y-1 SB_BIG plane 10
12  // 88 x131y-1 SB_BIG plane 10
48  // 89 x131y-1 SB_BIG plane 11
12  // 90 x131y-1 SB_BIG plane 11
00  // 91 x131y-1 SB_DRIVE plane 12,11
48  // 92 x131y-1 SB_BIG plane 12
12  // 93 x131y-1 SB_BIG plane 12
A8  // 94 x132y0 SB_SML plane 1
82  // 95 x132y0 SB_SML plane 2,1
2A  // 96 x132y0 SB_SML plane 2
A8  // 97 x132y0 SB_SML plane 3
82  // 98 x132y0 SB_SML plane 4,3
2A  // 99 x132y0 SB_SML plane 4
A8  // 100 x132y0 SB_SML plane 5
82  // 101 x132y0 SB_SML plane 6,5
2A  // 102 x132y0 SB_SML plane 6
A8  // 103 x132y0 SB_SML plane 7
82  // 104 x132y0 SB_SML plane 8,7
2A  // 105 x132y0 SB_SML plane 8
A8  // 106 x132y0 SB_SML plane 9
82  // 107 x132y0 SB_SML plane 10,9
2A  // 108 x132y0 SB_SML plane 10
A8  // 109 x132y0 SB_SML plane 11
82  // 110 x132y0 SB_SML plane 12,11
2A  // 111 x132y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 212E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
00 // y_sel: -1
D0 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2136
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x133y-2
00  // 14 bottom_edge_EN1 at x133y-2
00  // 15 bottom_edge_EN2 at x133y-2
00  // 16 bottom_edge_EN3 at x133y-2
00  // 17 bottom_edge_EN4 at x133y-2
00  // 18 bottom_edge_EN5 at x133y-2
00  // 19 bottom_edge_EN0 at x134y-2
00  // 20 bottom_edge_EN1 at x134y-2
00  // 21 bottom_edge_EN2 at x134y-2
00  // 22 bottom_edge_EN3 at x134y-2
00  // 23 bottom_edge_EN4 at x134y-2
00  // 24 bottom_edge_EN5 at x134y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x134y0 SB_BIG plane 1
12  // 65 x134y0 SB_BIG plane 1
00  // 66 x134y0 SB_DRIVE plane 2,1
48  // 67 x134y0 SB_BIG plane 2
12  // 68 x134y0 SB_BIG plane 2
48  // 69 x134y0 SB_BIG plane 3
12  // 70 x134y0 SB_BIG plane 3
00  // 71 x134y0 SB_DRIVE plane 4,3
48  // 72 x134y0 SB_BIG plane 4
12  // 73 x134y0 SB_BIG plane 4
48  // 74 x134y0 SB_BIG plane 5
12  // 75 x134y0 SB_BIG plane 5
00  // 76 x134y0 SB_DRIVE plane 6,5
48  // 77 x134y0 SB_BIG plane 6
12  // 78 x134y0 SB_BIG plane 6
48  // 79 x134y0 SB_BIG plane 7
12  // 80 x134y0 SB_BIG plane 7
00  // 81 x134y0 SB_DRIVE plane 8,7
48  // 82 x134y0 SB_BIG plane 8
12  // 83 x134y0 SB_BIG plane 8
48  // 84 x134y0 SB_BIG plane 9
12  // 85 x134y0 SB_BIG plane 9
00  // 86 x134y0 SB_DRIVE plane 10,9
48  // 87 x134y0 SB_BIG plane 10
12  // 88 x134y0 SB_BIG plane 10
48  // 89 x134y0 SB_BIG plane 11
12  // 90 x134y0 SB_BIG plane 11
00  // 91 x134y0 SB_DRIVE plane 12,11
48  // 92 x134y0 SB_BIG plane 12
12  // 93 x134y0 SB_BIG plane 12
A8  // 94 x133y-1 SB_SML plane 1
82  // 95 x133y-1 SB_SML plane 2,1
2A  // 96 x133y-1 SB_SML plane 2
A8  // 97 x133y-1 SB_SML plane 3
82  // 98 x133y-1 SB_SML plane 4,3
2A  // 99 x133y-1 SB_SML plane 4
A8  // 100 x133y-1 SB_SML plane 5
82  // 101 x133y-1 SB_SML plane 6,5
2A  // 102 x133y-1 SB_SML plane 6
A8  // 103 x133y-1 SB_SML plane 7
82  // 104 x133y-1 SB_SML plane 8,7
2A  // 105 x133y-1 SB_SML plane 8
A8  // 106 x133y-1 SB_SML plane 9
82  // 107 x133y-1 SB_SML plane 10,9
2A  // 108 x133y-1 SB_SML plane 10
A8  // 109 x133y-1 SB_SML plane 11
82  // 110 x133y-1 SB_SML plane 12,11
2A  // 111 x133y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 21AC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
00 // y_sel: -1
D8 // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 21B4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x135y-2
00  // 14 bottom_edge_EN1 at x135y-2
00  // 15 bottom_edge_EN2 at x135y-2
00  // 16 bottom_edge_EN3 at x135y-2
00  // 17 bottom_edge_EN4 at x135y-2
00  // 18 bottom_edge_EN5 at x135y-2
00  // 19 bottom_edge_EN0 at x136y-2
00  // 20 bottom_edge_EN1 at x136y-2
00  // 21 bottom_edge_EN2 at x136y-2
00  // 22 bottom_edge_EN3 at x136y-2
00  // 23 bottom_edge_EN4 at x136y-2
00  // 24 bottom_edge_EN5 at x136y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x135y-1 SB_BIG plane 1
12  // 65 x135y-1 SB_BIG plane 1
00  // 66 x135y-1 SB_DRIVE plane 2,1
48  // 67 x135y-1 SB_BIG plane 2
12  // 68 x135y-1 SB_BIG plane 2
48  // 69 x135y-1 SB_BIG plane 3
12  // 70 x135y-1 SB_BIG plane 3
00  // 71 x135y-1 SB_DRIVE plane 4,3
48  // 72 x135y-1 SB_BIG plane 4
12  // 73 x135y-1 SB_BIG plane 4
48  // 74 x135y-1 SB_BIG plane 5
12  // 75 x135y-1 SB_BIG plane 5
00  // 76 x135y-1 SB_DRIVE plane 6,5
48  // 77 x135y-1 SB_BIG plane 6
12  // 78 x135y-1 SB_BIG plane 6
48  // 79 x135y-1 SB_BIG plane 7
12  // 80 x135y-1 SB_BIG plane 7
00  // 81 x135y-1 SB_DRIVE plane 8,7
48  // 82 x135y-1 SB_BIG plane 8
12  // 83 x135y-1 SB_BIG plane 8
48  // 84 x135y-1 SB_BIG plane 9
12  // 85 x135y-1 SB_BIG plane 9
00  // 86 x135y-1 SB_DRIVE plane 10,9
48  // 87 x135y-1 SB_BIG plane 10
12  // 88 x135y-1 SB_BIG plane 10
48  // 89 x135y-1 SB_BIG plane 11
12  // 90 x135y-1 SB_BIG plane 11
00  // 91 x135y-1 SB_DRIVE plane 12,11
48  // 92 x135y-1 SB_BIG plane 12
12  // 93 x135y-1 SB_BIG plane 12
A8  // 94 x136y0 SB_SML plane 1
82  // 95 x136y0 SB_SML plane 2,1
2A  // 96 x136y0 SB_SML plane 2
A8  // 97 x136y0 SB_SML plane 3
82  // 98 x136y0 SB_SML plane 4,3
2A  // 99 x136y0 SB_SML plane 4
A8  // 100 x136y0 SB_SML plane 5
82  // 101 x136y0 SB_SML plane 6,5
2A  // 102 x136y0 SB_SML plane 6
A8  // 103 x136y0 SB_SML plane 7
82  // 104 x136y0 SB_SML plane 8,7
2A  // 105 x136y0 SB_SML plane 8
A8  // 106 x136y0 SB_SML plane 9
82  // 107 x136y0 SB_SML plane 10,9
2A  // 108 x136y0 SB_SML plane 10
A8  // 109 x136y0 SB_SML plane 11
82  // 110 x136y0 SB_SML plane 12,11
2A  // 111 x136y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 222A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
00 // y_sel: -1
00 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2232
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x137y-2
00  // 14 bottom_edge_EN1 at x137y-2
00  // 15 bottom_edge_EN2 at x137y-2
00  // 16 bottom_edge_EN3 at x137y-2
00  // 17 bottom_edge_EN4 at x137y-2
00  // 18 bottom_edge_EN5 at x137y-2
00  // 19 bottom_edge_EN0 at x138y-2
00  // 20 bottom_edge_EN1 at x138y-2
00  // 21 bottom_edge_EN2 at x138y-2
00  // 22 bottom_edge_EN3 at x138y-2
00  // 23 bottom_edge_EN4 at x138y-2
00  // 24 bottom_edge_EN5 at x138y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x138y0 SB_BIG plane 1
12  // 65 x138y0 SB_BIG plane 1
00  // 66 x138y0 SB_DRIVE plane 2,1
48  // 67 x138y0 SB_BIG plane 2
12  // 68 x138y0 SB_BIG plane 2
48  // 69 x138y0 SB_BIG plane 3
12  // 70 x138y0 SB_BIG plane 3
00  // 71 x138y0 SB_DRIVE plane 4,3
48  // 72 x138y0 SB_BIG plane 4
12  // 73 x138y0 SB_BIG plane 4
48  // 74 x138y0 SB_BIG plane 5
12  // 75 x138y0 SB_BIG plane 5
00  // 76 x138y0 SB_DRIVE plane 6,5
48  // 77 x138y0 SB_BIG plane 6
12  // 78 x138y0 SB_BIG plane 6
48  // 79 x138y0 SB_BIG plane 7
12  // 80 x138y0 SB_BIG plane 7
00  // 81 x138y0 SB_DRIVE plane 8,7
48  // 82 x138y0 SB_BIG plane 8
12  // 83 x138y0 SB_BIG plane 8
48  // 84 x138y0 SB_BIG plane 9
12  // 85 x138y0 SB_BIG plane 9
00  // 86 x138y0 SB_DRIVE plane 10,9
48  // 87 x138y0 SB_BIG plane 10
12  // 88 x138y0 SB_BIG plane 10
48  // 89 x138y0 SB_BIG plane 11
12  // 90 x138y0 SB_BIG plane 11
00  // 91 x138y0 SB_DRIVE plane 12,11
48  // 92 x138y0 SB_BIG plane 12
12  // 93 x138y0 SB_BIG plane 12
A8  // 94 x137y-1 SB_SML plane 1
82  // 95 x137y-1 SB_SML plane 2,1
2A  // 96 x137y-1 SB_SML plane 2
A8  // 97 x137y-1 SB_SML plane 3
82  // 98 x137y-1 SB_SML plane 4,3
2A  // 99 x137y-1 SB_SML plane 4
A8  // 100 x137y-1 SB_SML plane 5
82  // 101 x137y-1 SB_SML plane 6,5
2A  // 102 x137y-1 SB_SML plane 6
A8  // 103 x137y-1 SB_SML plane 7
82  // 104 x137y-1 SB_SML plane 8,7
2A  // 105 x137y-1 SB_SML plane 8
A8  // 106 x137y-1 SB_SML plane 9
82  // 107 x137y-1 SB_SML plane 10,9
2A  // 108 x137y-1 SB_SML plane 10
A8  // 109 x137y-1 SB_SML plane 11
82  // 110 x137y-1 SB_SML plane 12,11
2A  // 111 x137y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 22A8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
00 // y_sel: -1
68 // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 22B0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x139y-2
00  // 14 bottom_edge_EN1 at x139y-2
00  // 15 bottom_edge_EN2 at x139y-2
00  // 16 bottom_edge_EN3 at x139y-2
00  // 17 bottom_edge_EN4 at x139y-2
00  // 18 bottom_edge_EN5 at x139y-2
00  // 19 bottom_edge_EN0 at x140y-2
00  // 20 bottom_edge_EN1 at x140y-2
00  // 21 bottom_edge_EN2 at x140y-2
00  // 22 bottom_edge_EN3 at x140y-2
00  // 23 bottom_edge_EN4 at x140y-2
00  // 24 bottom_edge_EN5 at x140y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x139y-1 SB_BIG plane 1
12  // 65 x139y-1 SB_BIG plane 1
00  // 66 x139y-1 SB_DRIVE plane 2,1
48  // 67 x139y-1 SB_BIG plane 2
12  // 68 x139y-1 SB_BIG plane 2
48  // 69 x139y-1 SB_BIG plane 3
12  // 70 x139y-1 SB_BIG plane 3
00  // 71 x139y-1 SB_DRIVE plane 4,3
48  // 72 x139y-1 SB_BIG plane 4
12  // 73 x139y-1 SB_BIG plane 4
48  // 74 x139y-1 SB_BIG plane 5
12  // 75 x139y-1 SB_BIG plane 5
00  // 76 x139y-1 SB_DRIVE plane 6,5
48  // 77 x139y-1 SB_BIG plane 6
12  // 78 x139y-1 SB_BIG plane 6
48  // 79 x139y-1 SB_BIG plane 7
12  // 80 x139y-1 SB_BIG plane 7
00  // 81 x139y-1 SB_DRIVE plane 8,7
48  // 82 x139y-1 SB_BIG plane 8
12  // 83 x139y-1 SB_BIG plane 8
48  // 84 x139y-1 SB_BIG plane 9
12  // 85 x139y-1 SB_BIG plane 9
00  // 86 x139y-1 SB_DRIVE plane 10,9
48  // 87 x139y-1 SB_BIG plane 10
12  // 88 x139y-1 SB_BIG plane 10
48  // 89 x139y-1 SB_BIG plane 11
12  // 90 x139y-1 SB_BIG plane 11
00  // 91 x139y-1 SB_DRIVE plane 12,11
48  // 92 x139y-1 SB_BIG plane 12
12  // 93 x139y-1 SB_BIG plane 12
A8  // 94 x140y0 SB_SML plane 1
82  // 95 x140y0 SB_SML plane 2,1
2A  // 96 x140y0 SB_SML plane 2
A8  // 97 x140y0 SB_SML plane 3
82  // 98 x140y0 SB_SML plane 4,3
2A  // 99 x140y0 SB_SML plane 4
A8  // 100 x140y0 SB_SML plane 5
82  // 101 x140y0 SB_SML plane 6,5
2A  // 102 x140y0 SB_SML plane 6
A8  // 103 x140y0 SB_SML plane 7
82  // 104 x140y0 SB_SML plane 8,7
2A  // 105 x140y0 SB_SML plane 8
A8  // 106 x140y0 SB_SML plane 9
82  // 107 x140y0 SB_SML plane 10,9
2A  // 108 x140y0 SB_SML plane 10
A8  // 109 x140y0 SB_SML plane 11
82  // 110 x140y0 SB_SML plane 12,11
2A  // 111 x140y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2326     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
00 // y_sel: -1
B0 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 232E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x141y-2
00  // 14 bottom_edge_EN1 at x141y-2
00  // 15 bottom_edge_EN2 at x141y-2
00  // 16 bottom_edge_EN3 at x141y-2
00  // 17 bottom_edge_EN4 at x141y-2
00  // 18 bottom_edge_EN5 at x141y-2
00  // 19 bottom_edge_EN0 at x142y-2
00  // 20 bottom_edge_EN1 at x142y-2
00  // 21 bottom_edge_EN2 at x142y-2
00  // 22 bottom_edge_EN3 at x142y-2
00  // 23 bottom_edge_EN4 at x142y-2
00  // 24 bottom_edge_EN5 at x142y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x142y0 SB_BIG plane 1
12  // 65 x142y0 SB_BIG plane 1
00  // 66 x142y0 SB_DRIVE plane 2,1
48  // 67 x142y0 SB_BIG plane 2
12  // 68 x142y0 SB_BIG plane 2
48  // 69 x142y0 SB_BIG plane 3
12  // 70 x142y0 SB_BIG plane 3
00  // 71 x142y0 SB_DRIVE plane 4,3
48  // 72 x142y0 SB_BIG plane 4
12  // 73 x142y0 SB_BIG plane 4
48  // 74 x142y0 SB_BIG plane 5
12  // 75 x142y0 SB_BIG plane 5
00  // 76 x142y0 SB_DRIVE plane 6,5
48  // 77 x142y0 SB_BIG plane 6
12  // 78 x142y0 SB_BIG plane 6
48  // 79 x142y0 SB_BIG plane 7
12  // 80 x142y0 SB_BIG plane 7
00  // 81 x142y0 SB_DRIVE plane 8,7
48  // 82 x142y0 SB_BIG plane 8
12  // 83 x142y0 SB_BIG plane 8
48  // 84 x142y0 SB_BIG plane 9
12  // 85 x142y0 SB_BIG plane 9
00  // 86 x142y0 SB_DRIVE plane 10,9
48  // 87 x142y0 SB_BIG plane 10
12  // 88 x142y0 SB_BIG plane 10
48  // 89 x142y0 SB_BIG plane 11
12  // 90 x142y0 SB_BIG plane 11
00  // 91 x142y0 SB_DRIVE plane 12,11
48  // 92 x142y0 SB_BIG plane 12
12  // 93 x142y0 SB_BIG plane 12
A8  // 94 x141y-1 SB_SML plane 1
82  // 95 x141y-1 SB_SML plane 2,1
2A  // 96 x141y-1 SB_SML plane 2
A8  // 97 x141y-1 SB_SML plane 3
82  // 98 x141y-1 SB_SML plane 4,3
2A  // 99 x141y-1 SB_SML plane 4
A8  // 100 x141y-1 SB_SML plane 5
82  // 101 x141y-1 SB_SML plane 6,5
2A  // 102 x141y-1 SB_SML plane 6
A8  // 103 x141y-1 SB_SML plane 7
82  // 104 x141y-1 SB_SML plane 8,7
2A  // 105 x141y-1 SB_SML plane 8
A8  // 106 x141y-1 SB_SML plane 9
82  // 107 x141y-1 SB_SML plane 10,9
2A  // 108 x141y-1 SB_SML plane 10
A8  // 109 x141y-1 SB_SML plane 11
82  // 110 x141y-1 SB_SML plane 12,11
2A  // 111 x141y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 23A4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
00 // y_sel: -1
78 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 23AC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x143y-2
00  // 14 bottom_edge_EN1 at x143y-2
00  // 15 bottom_edge_EN2 at x143y-2
00  // 16 bottom_edge_EN3 at x143y-2
00  // 17 bottom_edge_EN4 at x143y-2
00  // 18 bottom_edge_EN5 at x143y-2
00  // 19 bottom_edge_EN0 at x144y-2
00  // 20 bottom_edge_EN1 at x144y-2
00  // 21 bottom_edge_EN2 at x144y-2
00  // 22 bottom_edge_EN3 at x144y-2
00  // 23 bottom_edge_EN4 at x144y-2
00  // 24 bottom_edge_EN5 at x144y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x143y-1 SB_BIG plane 1
12  // 65 x143y-1 SB_BIG plane 1
00  // 66 x143y-1 SB_DRIVE plane 2,1
48  // 67 x143y-1 SB_BIG plane 2
12  // 68 x143y-1 SB_BIG plane 2
48  // 69 x143y-1 SB_BIG plane 3
12  // 70 x143y-1 SB_BIG plane 3
00  // 71 x143y-1 SB_DRIVE plane 4,3
48  // 72 x143y-1 SB_BIG plane 4
12  // 73 x143y-1 SB_BIG plane 4
48  // 74 x143y-1 SB_BIG plane 5
12  // 75 x143y-1 SB_BIG plane 5
00  // 76 x143y-1 SB_DRIVE plane 6,5
48  // 77 x143y-1 SB_BIG plane 6
12  // 78 x143y-1 SB_BIG plane 6
48  // 79 x143y-1 SB_BIG plane 7
12  // 80 x143y-1 SB_BIG plane 7
00  // 81 x143y-1 SB_DRIVE plane 8,7
48  // 82 x143y-1 SB_BIG plane 8
12  // 83 x143y-1 SB_BIG plane 8
48  // 84 x143y-1 SB_BIG plane 9
12  // 85 x143y-1 SB_BIG plane 9
00  // 86 x143y-1 SB_DRIVE plane 10,9
48  // 87 x143y-1 SB_BIG plane 10
12  // 88 x143y-1 SB_BIG plane 10
48  // 89 x143y-1 SB_BIG plane 11
12  // 90 x143y-1 SB_BIG plane 11
00  // 91 x143y-1 SB_DRIVE plane 12,11
48  // 92 x143y-1 SB_BIG plane 12
12  // 93 x143y-1 SB_BIG plane 12
A8  // 94 x144y0 SB_SML plane 1
82  // 95 x144y0 SB_SML plane 2,1
2A  // 96 x144y0 SB_SML plane 2
A8  // 97 x144y0 SB_SML plane 3
82  // 98 x144y0 SB_SML plane 4,3
2A  // 99 x144y0 SB_SML plane 4
A8  // 100 x144y0 SB_SML plane 5
82  // 101 x144y0 SB_SML plane 6,5
2A  // 102 x144y0 SB_SML plane 6
A8  // 103 x144y0 SB_SML plane 7
82  // 104 x144y0 SB_SML plane 8,7
2A  // 105 x144y0 SB_SML plane 8
A8  // 106 x144y0 SB_SML plane 9
82  // 107 x144y0 SB_SML plane 10,9
2A  // 108 x144y0 SB_SML plane 10
A8  // 109 x144y0 SB_SML plane 11
82  // 110 x144y0 SB_SML plane 12,11
2A  // 111 x144y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2422     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
00 // y_sel: -1
A0 // -- CRC low byte
6D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 242A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x145y-2
00  // 14 bottom_edge_EN1 at x145y-2
00  // 15 bottom_edge_EN2 at x145y-2
00  // 16 bottom_edge_EN3 at x145y-2
00  // 17 bottom_edge_EN4 at x145y-2
00  // 18 bottom_edge_EN5 at x145y-2
00  // 19 bottom_edge_EN0 at x146y-2
00  // 20 bottom_edge_EN1 at x146y-2
00  // 21 bottom_edge_EN2 at x146y-2
00  // 22 bottom_edge_EN3 at x146y-2
00  // 23 bottom_edge_EN4 at x146y-2
00  // 24 bottom_edge_EN5 at x146y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x146y0 SB_BIG plane 1
12  // 65 x146y0 SB_BIG plane 1
00  // 66 x146y0 SB_DRIVE plane 2,1
48  // 67 x146y0 SB_BIG plane 2
12  // 68 x146y0 SB_BIG plane 2
48  // 69 x146y0 SB_BIG plane 3
12  // 70 x146y0 SB_BIG plane 3
00  // 71 x146y0 SB_DRIVE plane 4,3
48  // 72 x146y0 SB_BIG plane 4
12  // 73 x146y0 SB_BIG plane 4
48  // 74 x146y0 SB_BIG plane 5
12  // 75 x146y0 SB_BIG plane 5
00  // 76 x146y0 SB_DRIVE plane 6,5
48  // 77 x146y0 SB_BIG plane 6
12  // 78 x146y0 SB_BIG plane 6
48  // 79 x146y0 SB_BIG plane 7
12  // 80 x146y0 SB_BIG plane 7
00  // 81 x146y0 SB_DRIVE plane 8,7
48  // 82 x146y0 SB_BIG plane 8
12  // 83 x146y0 SB_BIG plane 8
48  // 84 x146y0 SB_BIG plane 9
12  // 85 x146y0 SB_BIG plane 9
00  // 86 x146y0 SB_DRIVE plane 10,9
48  // 87 x146y0 SB_BIG plane 10
12  // 88 x146y0 SB_BIG plane 10
48  // 89 x146y0 SB_BIG plane 11
12  // 90 x146y0 SB_BIG plane 11
00  // 91 x146y0 SB_DRIVE plane 12,11
48  // 92 x146y0 SB_BIG plane 12
12  // 93 x146y0 SB_BIG plane 12
A8  // 94 x145y-1 SB_SML plane 1
82  // 95 x145y-1 SB_SML plane 2,1
2A  // 96 x145y-1 SB_SML plane 2
A8  // 97 x145y-1 SB_SML plane 3
82  // 98 x145y-1 SB_SML plane 4,3
2A  // 99 x145y-1 SB_SML plane 4
A8  // 100 x145y-1 SB_SML plane 5
82  // 101 x145y-1 SB_SML plane 6,5
2A  // 102 x145y-1 SB_SML plane 6
A8  // 103 x145y-1 SB_SML plane 7
82  // 104 x145y-1 SB_SML plane 8,7
2A  // 105 x145y-1 SB_SML plane 8
A8  // 106 x145y-1 SB_SML plane 9
82  // 107 x145y-1 SB_SML plane 10,9
2A  // 108 x145y-1 SB_SML plane 10
A8  // 109 x145y-1 SB_SML plane 11
82  // 110 x145y-1 SB_SML plane 12,11
2A  // 111 x145y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 24A0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
00 // y_sel: -1
C8 // -- CRC low byte
47 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 24A8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x147y-2
00  // 14 bottom_edge_EN1 at x147y-2
00  // 15 bottom_edge_EN2 at x147y-2
00  // 16 bottom_edge_EN3 at x147y-2
00  // 17 bottom_edge_EN4 at x147y-2
00  // 18 bottom_edge_EN5 at x147y-2
00  // 19 bottom_edge_EN0 at x148y-2
00  // 20 bottom_edge_EN1 at x148y-2
00  // 21 bottom_edge_EN2 at x148y-2
00  // 22 bottom_edge_EN3 at x148y-2
00  // 23 bottom_edge_EN4 at x148y-2
00  // 24 bottom_edge_EN5 at x148y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x147y-1 SB_BIG plane 1
12  // 65 x147y-1 SB_BIG plane 1
00  // 66 x147y-1 SB_DRIVE plane 2,1
48  // 67 x147y-1 SB_BIG plane 2
12  // 68 x147y-1 SB_BIG plane 2
48  // 69 x147y-1 SB_BIG plane 3
12  // 70 x147y-1 SB_BIG plane 3
00  // 71 x147y-1 SB_DRIVE plane 4,3
48  // 72 x147y-1 SB_BIG plane 4
12  // 73 x147y-1 SB_BIG plane 4
48  // 74 x147y-1 SB_BIG plane 5
12  // 75 x147y-1 SB_BIG plane 5
00  // 76 x147y-1 SB_DRIVE plane 6,5
48  // 77 x147y-1 SB_BIG plane 6
12  // 78 x147y-1 SB_BIG plane 6
48  // 79 x147y-1 SB_BIG plane 7
12  // 80 x147y-1 SB_BIG plane 7
00  // 81 x147y-1 SB_DRIVE plane 8,7
48  // 82 x147y-1 SB_BIG plane 8
12  // 83 x147y-1 SB_BIG plane 8
48  // 84 x147y-1 SB_BIG plane 9
12  // 85 x147y-1 SB_BIG plane 9
00  // 86 x147y-1 SB_DRIVE plane 10,9
48  // 87 x147y-1 SB_BIG plane 10
12  // 88 x147y-1 SB_BIG plane 10
48  // 89 x147y-1 SB_BIG plane 11
12  // 90 x147y-1 SB_BIG plane 11
00  // 91 x147y-1 SB_DRIVE plane 12,11
48  // 92 x147y-1 SB_BIG plane 12
12  // 93 x147y-1 SB_BIG plane 12
A8  // 94 x148y0 SB_SML plane 1
82  // 95 x148y0 SB_SML plane 2,1
2A  // 96 x148y0 SB_SML plane 2
A8  // 97 x148y0 SB_SML plane 3
82  // 98 x148y0 SB_SML plane 4,3
2A  // 99 x148y0 SB_SML plane 4
A8  // 100 x148y0 SB_SML plane 5
82  // 101 x148y0 SB_SML plane 6,5
2A  // 102 x148y0 SB_SML plane 6
A8  // 103 x148y0 SB_SML plane 7
82  // 104 x148y0 SB_SML plane 8,7
2A  // 105 x148y0 SB_SML plane 8
A8  // 106 x148y0 SB_SML plane 9
82  // 107 x148y0 SB_SML plane 10,9
2A  // 108 x148y0 SB_SML plane 10
A8  // 109 x148y0 SB_SML plane 11
82  // 110 x148y0 SB_SML plane 12,11
2A  // 111 x148y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 251E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
00 // y_sel: -1
10 // -- CRC low byte
5E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2526
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x149y-2
00  // 14 bottom_edge_EN1 at x149y-2
00  // 15 bottom_edge_EN2 at x149y-2
00  // 16 bottom_edge_EN3 at x149y-2
00  // 17 bottom_edge_EN4 at x149y-2
00  // 18 bottom_edge_EN5 at x149y-2
00  // 19 bottom_edge_EN0 at x150y-2
00  // 20 bottom_edge_EN1 at x150y-2
00  // 21 bottom_edge_EN2 at x150y-2
00  // 22 bottom_edge_EN3 at x150y-2
00  // 23 bottom_edge_EN4 at x150y-2
00  // 24 bottom_edge_EN5 at x150y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x150y0 SB_BIG plane 1
12  // 65 x150y0 SB_BIG plane 1
00  // 66 x150y0 SB_DRIVE plane 2,1
48  // 67 x150y0 SB_BIG plane 2
12  // 68 x150y0 SB_BIG plane 2
48  // 69 x150y0 SB_BIG plane 3
12  // 70 x150y0 SB_BIG plane 3
00  // 71 x150y0 SB_DRIVE plane 4,3
48  // 72 x150y0 SB_BIG plane 4
12  // 73 x150y0 SB_BIG plane 4
48  // 74 x150y0 SB_BIG plane 5
12  // 75 x150y0 SB_BIG plane 5
00  // 76 x150y0 SB_DRIVE plane 6,5
48  // 77 x150y0 SB_BIG plane 6
12  // 78 x150y0 SB_BIG plane 6
48  // 79 x150y0 SB_BIG plane 7
12  // 80 x150y0 SB_BIG plane 7
00  // 81 x150y0 SB_DRIVE plane 8,7
48  // 82 x150y0 SB_BIG plane 8
12  // 83 x150y0 SB_BIG plane 8
48  // 84 x150y0 SB_BIG plane 9
12  // 85 x150y0 SB_BIG plane 9
00  // 86 x150y0 SB_DRIVE plane 10,9
48  // 87 x150y0 SB_BIG plane 10
12  // 88 x150y0 SB_BIG plane 10
48  // 89 x150y0 SB_BIG plane 11
12  // 90 x150y0 SB_BIG plane 11
00  // 91 x150y0 SB_DRIVE plane 12,11
48  // 92 x150y0 SB_BIG plane 12
12  // 93 x150y0 SB_BIG plane 12
A8  // 94 x149y-1 SB_SML plane 1
82  // 95 x149y-1 SB_SML plane 2,1
2A  // 96 x149y-1 SB_SML plane 2
A8  // 97 x149y-1 SB_SML plane 3
82  // 98 x149y-1 SB_SML plane 4,3
2A  // 99 x149y-1 SB_SML plane 4
A8  // 100 x149y-1 SB_SML plane 5
82  // 101 x149y-1 SB_SML plane 6,5
2A  // 102 x149y-1 SB_SML plane 6
A8  // 103 x149y-1 SB_SML plane 7
82  // 104 x149y-1 SB_SML plane 8,7
2A  // 105 x149y-1 SB_SML plane 8
A8  // 106 x149y-1 SB_SML plane 9
82  // 107 x149y-1 SB_SML plane 10,9
2A  // 108 x149y-1 SB_SML plane 10
A8  // 109 x149y-1 SB_SML plane 11
82  // 110 x149y-1 SB_SML plane 12,11
2A  // 111 x149y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 259C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
00 // y_sel: -1
18 // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 25A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x151y-2
00  // 14 bottom_edge_EN1 at x151y-2
00  // 15 bottom_edge_EN2 at x151y-2
00  // 16 bottom_edge_EN3 at x151y-2
00  // 17 bottom_edge_EN4 at x151y-2
00  // 18 bottom_edge_EN5 at x151y-2
00  // 19 bottom_edge_EN0 at x152y-2
00  // 20 bottom_edge_EN1 at x152y-2
00  // 21 bottom_edge_EN2 at x152y-2
00  // 22 bottom_edge_EN3 at x152y-2
00  // 23 bottom_edge_EN4 at x152y-2
00  // 24 bottom_edge_EN5 at x152y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x151y-1 SB_BIG plane 1
12  // 65 x151y-1 SB_BIG plane 1
00  // 66 x151y-1 SB_DRIVE plane 2,1
48  // 67 x151y-1 SB_BIG plane 2
12  // 68 x151y-1 SB_BIG plane 2
48  // 69 x151y-1 SB_BIG plane 3
12  // 70 x151y-1 SB_BIG plane 3
00  // 71 x151y-1 SB_DRIVE plane 4,3
48  // 72 x151y-1 SB_BIG plane 4
12  // 73 x151y-1 SB_BIG plane 4
48  // 74 x151y-1 SB_BIG plane 5
12  // 75 x151y-1 SB_BIG plane 5
00  // 76 x151y-1 SB_DRIVE plane 6,5
48  // 77 x151y-1 SB_BIG plane 6
12  // 78 x151y-1 SB_BIG plane 6
48  // 79 x151y-1 SB_BIG plane 7
12  // 80 x151y-1 SB_BIG plane 7
00  // 81 x151y-1 SB_DRIVE plane 8,7
48  // 82 x151y-1 SB_BIG plane 8
12  // 83 x151y-1 SB_BIG plane 8
48  // 84 x151y-1 SB_BIG plane 9
12  // 85 x151y-1 SB_BIG plane 9
00  // 86 x151y-1 SB_DRIVE plane 10,9
48  // 87 x151y-1 SB_BIG plane 10
12  // 88 x151y-1 SB_BIG plane 10
48  // 89 x151y-1 SB_BIG plane 11
12  // 90 x151y-1 SB_BIG plane 11
00  // 91 x151y-1 SB_DRIVE plane 12,11
48  // 92 x151y-1 SB_BIG plane 12
12  // 93 x151y-1 SB_BIG plane 12
A8  // 94 x152y0 SB_SML plane 1
82  // 95 x152y0 SB_SML plane 2,1
2A  // 96 x152y0 SB_SML plane 2
A8  // 97 x152y0 SB_SML plane 3
82  // 98 x152y0 SB_SML plane 4,3
2A  // 99 x152y0 SB_SML plane 4
A8  // 100 x152y0 SB_SML plane 5
82  // 101 x152y0 SB_SML plane 6,5
2A  // 102 x152y0 SB_SML plane 6
A8  // 103 x152y0 SB_SML plane 7
82  // 104 x152y0 SB_SML plane 8,7
2A  // 105 x152y0 SB_SML plane 8
A8  // 106 x152y0 SB_SML plane 9
82  // 107 x152y0 SB_SML plane 10,9
2A  // 108 x152y0 SB_SML plane 10
A8  // 109 x152y0 SB_SML plane 11
82  // 110 x152y0 SB_SML plane 12,11
2A  // 111 x152y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 261A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
00 // y_sel: -1
C0 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2622
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x153y-2
00  // 14 bottom_edge_EN1 at x153y-2
00  // 15 bottom_edge_EN2 at x153y-2
00  // 16 bottom_edge_EN3 at x153y-2
00  // 17 bottom_edge_EN4 at x153y-2
00  // 18 bottom_edge_EN5 at x153y-2
00  // 19 bottom_edge_EN0 at x154y-2
00  // 20 bottom_edge_EN1 at x154y-2
00  // 21 bottom_edge_EN2 at x154y-2
00  // 22 bottom_edge_EN3 at x154y-2
00  // 23 bottom_edge_EN4 at x154y-2
00  // 24 bottom_edge_EN5 at x154y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x154y0 SB_BIG plane 1
12  // 65 x154y0 SB_BIG plane 1
00  // 66 x154y0 SB_DRIVE plane 2,1
48  // 67 x154y0 SB_BIG plane 2
12  // 68 x154y0 SB_BIG plane 2
48  // 69 x154y0 SB_BIG plane 3
12  // 70 x154y0 SB_BIG plane 3
00  // 71 x154y0 SB_DRIVE plane 4,3
48  // 72 x154y0 SB_BIG plane 4
12  // 73 x154y0 SB_BIG plane 4
48  // 74 x154y0 SB_BIG plane 5
12  // 75 x154y0 SB_BIG plane 5
00  // 76 x154y0 SB_DRIVE plane 6,5
48  // 77 x154y0 SB_BIG plane 6
12  // 78 x154y0 SB_BIG plane 6
48  // 79 x154y0 SB_BIG plane 7
12  // 80 x154y0 SB_BIG plane 7
00  // 81 x154y0 SB_DRIVE plane 8,7
48  // 82 x154y0 SB_BIG plane 8
12  // 83 x154y0 SB_BIG plane 8
48  // 84 x154y0 SB_BIG plane 9
12  // 85 x154y0 SB_BIG plane 9
00  // 86 x154y0 SB_DRIVE plane 10,9
48  // 87 x154y0 SB_BIG plane 10
12  // 88 x154y0 SB_BIG plane 10
48  // 89 x154y0 SB_BIG plane 11
12  // 90 x154y0 SB_BIG plane 11
00  // 91 x154y0 SB_DRIVE plane 12,11
48  // 92 x154y0 SB_BIG plane 12
12  // 93 x154y0 SB_BIG plane 12
A8  // 94 x153y-1 SB_SML plane 1
82  // 95 x153y-1 SB_SML plane 2,1
2A  // 96 x153y-1 SB_SML plane 2
A8  // 97 x153y-1 SB_SML plane 3
82  // 98 x153y-1 SB_SML plane 4,3
2A  // 99 x153y-1 SB_SML plane 4
A8  // 100 x153y-1 SB_SML plane 5
82  // 101 x153y-1 SB_SML plane 6,5
2A  // 102 x153y-1 SB_SML plane 6
A8  // 103 x153y-1 SB_SML plane 7
82  // 104 x153y-1 SB_SML plane 8,7
2A  // 105 x153y-1 SB_SML plane 8
A8  // 106 x153y-1 SB_SML plane 9
82  // 107 x153y-1 SB_SML plane 10,9
2A  // 108 x153y-1 SB_SML plane 10
A8  // 109 x153y-1 SB_SML plane 11
82  // 110 x153y-1 SB_SML plane 12,11
2A  // 111 x153y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2698     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
00 // y_sel: -1
A8 // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 26A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x155y-2
00  // 14 bottom_edge_EN1 at x155y-2
00  // 15 bottom_edge_EN2 at x155y-2
00  // 16 bottom_edge_EN3 at x155y-2
00  // 17 bottom_edge_EN4 at x155y-2
00  // 18 bottom_edge_EN5 at x155y-2
00  // 19 bottom_edge_EN0 at x156y-2
00  // 20 bottom_edge_EN1 at x156y-2
00  // 21 bottom_edge_EN2 at x156y-2
00  // 22 bottom_edge_EN3 at x156y-2
00  // 23 bottom_edge_EN4 at x156y-2
00  // 24 bottom_edge_EN5 at x156y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x155y-1 SB_BIG plane 1
12  // 65 x155y-1 SB_BIG plane 1
00  // 66 x155y-1 SB_DRIVE plane 2,1
48  // 67 x155y-1 SB_BIG plane 2
12  // 68 x155y-1 SB_BIG plane 2
48  // 69 x155y-1 SB_BIG plane 3
12  // 70 x155y-1 SB_BIG plane 3
00  // 71 x155y-1 SB_DRIVE plane 4,3
48  // 72 x155y-1 SB_BIG plane 4
12  // 73 x155y-1 SB_BIG plane 4
48  // 74 x155y-1 SB_BIG plane 5
12  // 75 x155y-1 SB_BIG plane 5
00  // 76 x155y-1 SB_DRIVE plane 6,5
48  // 77 x155y-1 SB_BIG plane 6
12  // 78 x155y-1 SB_BIG plane 6
48  // 79 x155y-1 SB_BIG plane 7
12  // 80 x155y-1 SB_BIG plane 7
00  // 81 x155y-1 SB_DRIVE plane 8,7
48  // 82 x155y-1 SB_BIG plane 8
12  // 83 x155y-1 SB_BIG plane 8
48  // 84 x155y-1 SB_BIG plane 9
12  // 85 x155y-1 SB_BIG plane 9
00  // 86 x155y-1 SB_DRIVE plane 10,9
48  // 87 x155y-1 SB_BIG plane 10
12  // 88 x155y-1 SB_BIG plane 10
48  // 89 x155y-1 SB_BIG plane 11
12  // 90 x155y-1 SB_BIG plane 11
00  // 91 x155y-1 SB_DRIVE plane 12,11
48  // 92 x155y-1 SB_BIG plane 12
12  // 93 x155y-1 SB_BIG plane 12
A8  // 94 x156y0 SB_SML plane 1
82  // 95 x156y0 SB_SML plane 2,1
2A  // 96 x156y0 SB_SML plane 2
A8  // 97 x156y0 SB_SML plane 3
82  // 98 x156y0 SB_SML plane 4,3
2A  // 99 x156y0 SB_SML plane 4
A8  // 100 x156y0 SB_SML plane 5
82  // 101 x156y0 SB_SML plane 6,5
2A  // 102 x156y0 SB_SML plane 6
A8  // 103 x156y0 SB_SML plane 7
82  // 104 x156y0 SB_SML plane 8,7
2A  // 105 x156y0 SB_SML plane 8
A8  // 106 x156y0 SB_SML plane 9
82  // 107 x156y0 SB_SML plane 10,9
2A  // 108 x156y0 SB_SML plane 10
A8  // 109 x156y0 SB_SML plane 11
82  // 110 x156y0 SB_SML plane 12,11
2A  // 111 x156y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2716     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
00 // y_sel: -1
70 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 271E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x157y-2
00  // 14 bottom_edge_EN1 at x157y-2
00  // 15 bottom_edge_EN2 at x157y-2
00  // 16 bottom_edge_EN3 at x157y-2
00  // 17 bottom_edge_EN4 at x157y-2
00  // 18 bottom_edge_EN5 at x157y-2
00  // 19 bottom_edge_EN0 at x158y-2
00  // 20 bottom_edge_EN1 at x158y-2
00  // 21 bottom_edge_EN2 at x158y-2
00  // 22 bottom_edge_EN3 at x158y-2
00  // 23 bottom_edge_EN4 at x158y-2
00  // 24 bottom_edge_EN5 at x158y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x158y0 SB_BIG plane 1
12  // 65 x158y0 SB_BIG plane 1
00  // 66 x158y0 SB_DRIVE plane 2,1
48  // 67 x158y0 SB_BIG plane 2
12  // 68 x158y0 SB_BIG plane 2
48  // 69 x158y0 SB_BIG plane 3
12  // 70 x158y0 SB_BIG plane 3
00  // 71 x158y0 SB_DRIVE plane 4,3
48  // 72 x158y0 SB_BIG plane 4
12  // 73 x158y0 SB_BIG plane 4
48  // 74 x158y0 SB_BIG plane 5
12  // 75 x158y0 SB_BIG plane 5
00  // 76 x158y0 SB_DRIVE plane 6,5
48  // 77 x158y0 SB_BIG plane 6
12  // 78 x158y0 SB_BIG plane 6
48  // 79 x158y0 SB_BIG plane 7
12  // 80 x158y0 SB_BIG plane 7
00  // 81 x158y0 SB_DRIVE plane 8,7
48  // 82 x158y0 SB_BIG plane 8
12  // 83 x158y0 SB_BIG plane 8
48  // 84 x158y0 SB_BIG plane 9
12  // 85 x158y0 SB_BIG plane 9
00  // 86 x158y0 SB_DRIVE plane 10,9
48  // 87 x158y0 SB_BIG plane 10
12  // 88 x158y0 SB_BIG plane 10
48  // 89 x158y0 SB_BIG plane 11
12  // 90 x158y0 SB_BIG plane 11
00  // 91 x158y0 SB_DRIVE plane 12,11
48  // 92 x158y0 SB_BIG plane 12
12  // 93 x158y0 SB_BIG plane 12
A8  // 94 x157y-1 SB_SML plane 1
82  // 95 x157y-1 SB_SML plane 2,1
2A  // 96 x157y-1 SB_SML plane 2
A8  // 97 x157y-1 SB_SML plane 3
82  // 98 x157y-1 SB_SML plane 4,3
2A  // 99 x157y-1 SB_SML plane 4
A8  // 100 x157y-1 SB_SML plane 5
82  // 101 x157y-1 SB_SML plane 6,5
2A  // 102 x157y-1 SB_SML plane 6
A8  // 103 x157y-1 SB_SML plane 7
82  // 104 x157y-1 SB_SML plane 8,7
2A  // 105 x157y-1 SB_SML plane 8
A8  // 106 x157y-1 SB_SML plane 9
82  // 107 x157y-1 SB_SML plane 10,9
2A  // 108 x157y-1 SB_SML plane 10
A8  // 109 x157y-1 SB_SML plane 11
82  // 110 x157y-1 SB_SML plane 12,11
2A  // 111 x157y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2794     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
00 // y_sel: -1
29 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 279C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x159y-2
00  // 14 bottom_edge_EN1 at x159y-2
00  // 15 bottom_edge_EN2 at x159y-2
00  // 16 bottom_edge_EN3 at x159y-2
00  // 17 bottom_edge_EN4 at x159y-2
00  // 18 bottom_edge_EN5 at x159y-2
00  // 19 bottom_edge_EN0 at x160y-2
00  // 20 bottom_edge_EN1 at x160y-2
00  // 21 bottom_edge_EN2 at x160y-2
00  // 22 bottom_edge_EN3 at x160y-2
00  // 23 bottom_edge_EN4 at x160y-2
00  // 24 bottom_edge_EN5 at x160y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x159y-1 SB_BIG plane 1
12  // 65 x159y-1 SB_BIG plane 1
00  // 66 x159y-1 SB_DRIVE plane 2,1
48  // 67 x159y-1 SB_BIG plane 2
12  // 68 x159y-1 SB_BIG plane 2
48  // 69 x159y-1 SB_BIG plane 3
12  // 70 x159y-1 SB_BIG plane 3
00  // 71 x159y-1 SB_DRIVE plane 4,3
48  // 72 x159y-1 SB_BIG plane 4
12  // 73 x159y-1 SB_BIG plane 4
48  // 74 x159y-1 SB_BIG plane 5
12  // 75 x159y-1 SB_BIG plane 5
00  // 76 x159y-1 SB_DRIVE plane 6,5
48  // 77 x159y-1 SB_BIG plane 6
12  // 78 x159y-1 SB_BIG plane 6
48  // 79 x159y-1 SB_BIG plane 7
12  // 80 x159y-1 SB_BIG plane 7
00  // 81 x159y-1 SB_DRIVE plane 8,7
48  // 82 x159y-1 SB_BIG plane 8
12  // 83 x159y-1 SB_BIG plane 8
48  // 84 x159y-1 SB_BIG plane 9
12  // 85 x159y-1 SB_BIG plane 9
00  // 86 x159y-1 SB_DRIVE plane 10,9
48  // 87 x159y-1 SB_BIG plane 10
12  // 88 x159y-1 SB_BIG plane 10
48  // 89 x159y-1 SB_BIG plane 11
12  // 90 x159y-1 SB_BIG plane 11
00  // 91 x159y-1 SB_DRIVE plane 12,11
48  // 92 x159y-1 SB_BIG plane 12
12  // 93 x159y-1 SB_BIG plane 12
A8  // 94 x160y0 SB_SML plane 1
82  // 95 x160y0 SB_SML plane 2,1
2A  // 96 x160y0 SB_SML plane 2
A8  // 97 x160y0 SB_SML plane 3
82  // 98 x160y0 SB_SML plane 4,3
2A  // 99 x160y0 SB_SML plane 4
A8  // 100 x160y0 SB_SML plane 5
82  // 101 x160y0 SB_SML plane 6,5
2A  // 102 x160y0 SB_SML plane 6
A8  // 103 x160y0 SB_SML plane 7
82  // 104 x160y0 SB_SML plane 8,7
2A  // 105 x160y0 SB_SML plane 8
A8  // 106 x160y0 SB_SML plane 9
82  // 107 x160y0 SB_SML plane 10,9
2A  // 108 x160y0 SB_SML plane 10
A8  // 109 x160y0 SB_SML plane 11
82  // 110 x160y0 SB_SML plane 12,11
2A  // 111 x160y0 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y-1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2812     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
00 // y_sel: -1
F1 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 281A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 bottom_edge_EN0 at x161y-2
00  // 14 bottom_edge_EN1 at x161y-2
00  // 15 bottom_edge_EN2 at x161y-2
00  // 16 bottom_edge_EN3 at x161y-2
00  // 17 bottom_edge_EN4 at x161y-2
00  // 18 bottom_edge_EN5 at x161y-2
00  // 19 bottom_edge_EN0 at x162y-2
00  // 20 bottom_edge_EN1 at x162y-2
00  // 21 bottom_edge_EN2 at x162y-2
00  // 22 bottom_edge_EN3 at x162y-2
00  // 23 bottom_edge_EN4 at x162y-2
00  // 24 bottom_edge_EN5 at x162y-2
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y0 SB_BIG plane 1
12  // 65 x162y0 SB_BIG plane 1
00  // 66 x162y0 SB_DRIVE plane 2,1
48  // 67 x162y0 SB_BIG plane 2
12  // 68 x162y0 SB_BIG plane 2
48  // 69 x162y0 SB_BIG plane 3
12  // 70 x162y0 SB_BIG plane 3
00  // 71 x162y0 SB_DRIVE plane 4,3
48  // 72 x162y0 SB_BIG plane 4
12  // 73 x162y0 SB_BIG plane 4
48  // 74 x162y0 SB_BIG plane 5
12  // 75 x162y0 SB_BIG plane 5
00  // 76 x162y0 SB_DRIVE plane 6,5
48  // 77 x162y0 SB_BIG plane 6
12  // 78 x162y0 SB_BIG plane 6
48  // 79 x162y0 SB_BIG plane 7
12  // 80 x162y0 SB_BIG plane 7
00  // 81 x162y0 SB_DRIVE plane 8,7
48  // 82 x162y0 SB_BIG plane 8
12  // 83 x162y0 SB_BIG plane 8
48  // 84 x162y0 SB_BIG plane 9
12  // 85 x162y0 SB_BIG plane 9
00  // 86 x162y0 SB_DRIVE plane 10,9
48  // 87 x162y0 SB_BIG plane 10
12  // 88 x162y0 SB_BIG plane 10
48  // 89 x162y0 SB_BIG plane 11
12  // 90 x162y0 SB_BIG plane 11
00  // 91 x162y0 SB_DRIVE plane 12,11
48  // 92 x162y0 SB_BIG plane 12
12  // 93 x162y0 SB_BIG plane 12
A8  // 94 x161y-1 SB_SML plane 1
82  // 95 x161y-1 SB_SML plane 2,1
2A  // 96 x161y-1 SB_SML plane 2
A8  // 97 x161y-1 SB_SML plane 3
82  // 98 x161y-1 SB_SML plane 4,3
2A  // 99 x161y-1 SB_SML plane 4
A8  // 100 x161y-1 SB_SML plane 5
82  // 101 x161y-1 SB_SML plane 6,5
2A  // 102 x161y-1 SB_SML plane 6
A8  // 103 x161y-1 SB_SML plane 7
82  // 104 x161y-1 SB_SML plane 8,7
2A  // 105 x161y-1 SB_SML plane 8
A8  // 106 x161y-1 SB_SML plane 9
82  // 107 x161y-1 SB_SML plane 10,9
2A  // 108 x161y-1 SB_SML plane 10
A8  // 109 x161y-1 SB_SML plane 11
82  // 110 x161y-1 SB_SML plane 12,11
2A  // 111 x161y-1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2890     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
01 // y_sel: 1
57 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2898
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y1
00  // 14 left_edge_EN1 at x-2y1
00  // 15 left_edge_EN2 at x-2y1
00  // 16 left_edge_EN0 at x-2y2
00  // 17 left_edge_EN1 at x-2y2
00  // 18 left_edge_EN2 at x-2y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y2 SB_BIG plane 1
12  // 65 x0y2 SB_BIG plane 1
00  // 66 x0y2 SB_DRIVE plane 2,1
48  // 67 x0y2 SB_BIG plane 2
12  // 68 x0y2 SB_BIG plane 2
48  // 69 x0y2 SB_BIG plane 3
12  // 70 x0y2 SB_BIG plane 3
00  // 71 x0y2 SB_DRIVE plane 4,3
48  // 72 x0y2 SB_BIG plane 4
12  // 73 x0y2 SB_BIG plane 4
48  // 74 x0y2 SB_BIG plane 5
12  // 75 x0y2 SB_BIG plane 5
00  // 76 x0y2 SB_DRIVE plane 6,5
48  // 77 x0y2 SB_BIG plane 6
12  // 78 x0y2 SB_BIG plane 6
48  // 79 x0y2 SB_BIG plane 7
12  // 80 x0y2 SB_BIG plane 7
00  // 81 x0y2 SB_DRIVE plane 8,7
48  // 82 x0y2 SB_BIG plane 8
12  // 83 x0y2 SB_BIG plane 8
48  // 84 x0y2 SB_BIG plane 9
12  // 85 x0y2 SB_BIG plane 9
00  // 86 x0y2 SB_DRIVE plane 10,9
48  // 87 x0y2 SB_BIG plane 10
12  // 88 x0y2 SB_BIG plane 10
48  // 89 x0y2 SB_BIG plane 11
12  // 90 x0y2 SB_BIG plane 11
00  // 91 x0y2 SB_DRIVE plane 12,11
48  // 92 x0y2 SB_BIG plane 12
12  // 93 x0y2 SB_BIG plane 12
A8  // 94 x-1y1 SB_SML plane 1
82  // 95 x-1y1 SB_SML plane 2,1
2A  // 96 x-1y1 SB_SML plane 2
A8  // 97 x-1y1 SB_SML plane 3
82  // 98 x-1y1 SB_SML plane 4,3
2A  // 99 x-1y1 SB_SML plane 4
A8  // 100 x-1y1 SB_SML plane 5
82  // 101 x-1y1 SB_SML plane 6,5
2A  // 102 x-1y1 SB_SML plane 6
A8  // 103 x-1y1 SB_SML plane 7
82  // 104 x-1y1 SB_SML plane 8,7
2A  // 105 x-1y1 SB_SML plane 8
A8  // 106 x-1y1 SB_SML plane 9
82  // 107 x-1y1 SB_SML plane 10,9
2A  // 108 x-1y1 SB_SML plane 10
A8  // 109 x-1y1 SB_SML plane 11
82  // 110 x-1y1 SB_SML plane 12,11
2A  // 111 x-1y1 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y1
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 290E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
01 // y_sel: 1
78 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2916
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y1
00  // 14 right_edge_EN1 at x163y1
00  // 15 right_edge_EN2 at x163y1
00  // 16 right_edge_EN0 at x163y2
00  // 17 right_edge_EN1 at x163y2
00  // 18 right_edge_EN2 at x163y2
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y1 SB_BIG plane 1
12  // 65 x161y1 SB_BIG plane 1
00  // 66 x161y1 SB_DRIVE plane 2,1
48  // 67 x161y1 SB_BIG plane 2
12  // 68 x161y1 SB_BIG plane 2
48  // 69 x161y1 SB_BIG plane 3
12  // 70 x161y1 SB_BIG plane 3
00  // 71 x161y1 SB_DRIVE plane 4,3
48  // 72 x161y1 SB_BIG plane 4
12  // 73 x161y1 SB_BIG plane 4
48  // 74 x161y1 SB_BIG plane 5
12  // 75 x161y1 SB_BIG plane 5
00  // 76 x161y1 SB_DRIVE plane 6,5
48  // 77 x161y1 SB_BIG plane 6
12  // 78 x161y1 SB_BIG plane 6
48  // 79 x161y1 SB_BIG plane 7
12  // 80 x161y1 SB_BIG plane 7
00  // 81 x161y1 SB_DRIVE plane 8,7
48  // 82 x161y1 SB_BIG plane 8
12  // 83 x161y1 SB_BIG plane 8
48  // 84 x161y1 SB_BIG plane 9
12  // 85 x161y1 SB_BIG plane 9
00  // 86 x161y1 SB_DRIVE plane 10,9
48  // 87 x161y1 SB_BIG plane 10
12  // 88 x161y1 SB_BIG plane 10
48  // 89 x161y1 SB_BIG plane 11
12  // 90 x161y1 SB_BIG plane 11
00  // 91 x161y1 SB_DRIVE plane 12,11
48  // 92 x161y1 SB_BIG plane 12
12  // 93 x161y1 SB_BIG plane 12
A8  // 94 x162y2 SB_SML plane 1
82  // 95 x162y2 SB_SML plane 2,1
2A  // 96 x162y2 SB_SML plane 2
A8  // 97 x162y2 SB_SML plane 3
82  // 98 x162y2 SB_SML plane 4,3
2A  // 99 x162y2 SB_SML plane 4
A8  // 100 x162y2 SB_SML plane 5
82  // 101 x162y2 SB_SML plane 6,5
2A  // 102 x162y2 SB_SML plane 6
A8  // 103 x162y2 SB_SML plane 7
82  // 104 x162y2 SB_SML plane 8,7
2A  // 105 x162y2 SB_SML plane 8
A8  // 106 x162y2 SB_SML plane 9
82  // 107 x162y2 SB_SML plane 10,9
2A  // 108 x162y2 SB_SML plane 10
A8  // 109 x162y2 SB_SML plane 11
82  // 110 x162y2 SB_SML plane 12,11
2A  // 111 x162y2 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 298C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
02 // y_sel: 3
CC // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2994
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y3
00  // 14 left_edge_EN1 at x-2y3
00  // 15 left_edge_EN2 at x-2y3
00  // 16 left_edge_EN0 at x-2y4
00  // 17 left_edge_EN1 at x-2y4
00  // 18 left_edge_EN2 at x-2y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y3 SB_BIG plane 1
12  // 65 x-1y3 SB_BIG plane 1
00  // 66 x-1y3 SB_DRIVE plane 2,1
48  // 67 x-1y3 SB_BIG plane 2
12  // 68 x-1y3 SB_BIG plane 2
48  // 69 x-1y3 SB_BIG plane 3
12  // 70 x-1y3 SB_BIG plane 3
00  // 71 x-1y3 SB_DRIVE plane 4,3
48  // 72 x-1y3 SB_BIG plane 4
12  // 73 x-1y3 SB_BIG plane 4
48  // 74 x-1y3 SB_BIG plane 5
12  // 75 x-1y3 SB_BIG plane 5
00  // 76 x-1y3 SB_DRIVE plane 6,5
48  // 77 x-1y3 SB_BIG plane 6
12  // 78 x-1y3 SB_BIG plane 6
48  // 79 x-1y3 SB_BIG plane 7
12  // 80 x-1y3 SB_BIG plane 7
00  // 81 x-1y3 SB_DRIVE plane 8,7
48  // 82 x-1y3 SB_BIG plane 8
12  // 83 x-1y3 SB_BIG plane 8
48  // 84 x-1y3 SB_BIG plane 9
12  // 85 x-1y3 SB_BIG plane 9
00  // 86 x-1y3 SB_DRIVE plane 10,9
48  // 87 x-1y3 SB_BIG plane 10
12  // 88 x-1y3 SB_BIG plane 10
48  // 89 x-1y3 SB_BIG plane 11
12  // 90 x-1y3 SB_BIG plane 11
00  // 91 x-1y3 SB_DRIVE plane 12,11
48  // 92 x-1y3 SB_BIG plane 12
12  // 93 x-1y3 SB_BIG plane 12
A8  // 94 x0y4 SB_SML plane 1
82  // 95 x0y4 SB_SML plane 2,1
2A  // 96 x0y4 SB_SML plane 2
A8  // 97 x0y4 SB_SML plane 3
82  // 98 x0y4 SB_SML plane 4,3
2A  // 99 x0y4 SB_SML plane 4
A8  // 100 x0y4 SB_SML plane 5
82  // 101 x0y4 SB_SML plane 6,5
2A  // 102 x0y4 SB_SML plane 6
A8  // 103 x0y4 SB_SML plane 7
82  // 104 x0y4 SB_SML plane 8,7
2A  // 105 x0y4 SB_SML plane 8
A8  // 106 x0y4 SB_SML plane 9
82  // 107 x0y4 SB_SML plane 10,9
2A  // 108 x0y4 SB_SML plane 10
A8  // 109 x0y4 SB_SML plane 11
82  // 110 x0y4 SB_SML plane 12,11
2A  // 111 x0y4 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y3
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A0A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
02 // y_sel: 3
E3 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A12
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y3
00  // 14 right_edge_EN1 at x163y3
00  // 15 right_edge_EN2 at x163y3
00  // 16 right_edge_EN0 at x163y4
00  // 17 right_edge_EN1 at x163y4
00  // 18 right_edge_EN2 at x163y4
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y4 SB_BIG plane 1
12  // 65 x162y4 SB_BIG plane 1
00  // 66 x162y4 SB_DRIVE plane 2,1
48  // 67 x162y4 SB_BIG plane 2
12  // 68 x162y4 SB_BIG plane 2
48  // 69 x162y4 SB_BIG plane 3
12  // 70 x162y4 SB_BIG plane 3
00  // 71 x162y4 SB_DRIVE plane 4,3
48  // 72 x162y4 SB_BIG plane 4
12  // 73 x162y4 SB_BIG plane 4
48  // 74 x162y4 SB_BIG plane 5
12  // 75 x162y4 SB_BIG plane 5
00  // 76 x162y4 SB_DRIVE plane 6,5
48  // 77 x162y4 SB_BIG plane 6
12  // 78 x162y4 SB_BIG plane 6
48  // 79 x162y4 SB_BIG plane 7
12  // 80 x162y4 SB_BIG plane 7
00  // 81 x162y4 SB_DRIVE plane 8,7
48  // 82 x162y4 SB_BIG plane 8
12  // 83 x162y4 SB_BIG plane 8
48  // 84 x162y4 SB_BIG plane 9
12  // 85 x162y4 SB_BIG plane 9
00  // 86 x162y4 SB_DRIVE plane 10,9
48  // 87 x162y4 SB_BIG plane 10
12  // 88 x162y4 SB_BIG plane 10
48  // 89 x162y4 SB_BIG plane 11
12  // 90 x162y4 SB_BIG plane 11
00  // 91 x162y4 SB_DRIVE plane 12,11
48  // 92 x162y4 SB_BIG plane 12
12  // 93 x162y4 SB_BIG plane 12
A8  // 94 x161y3 SB_SML plane 1
82  // 95 x161y3 SB_SML plane 2,1
2A  // 96 x161y3 SB_SML plane 2
A8  // 97 x161y3 SB_SML plane 3
82  // 98 x161y3 SB_SML plane 4,3
2A  // 99 x161y3 SB_SML plane 4
A8  // 100 x161y3 SB_SML plane 5
82  // 101 x161y3 SB_SML plane 6,5
2A  // 102 x161y3 SB_SML plane 6
A8  // 103 x161y3 SB_SML plane 7
82  // 104 x161y3 SB_SML plane 8,7
2A  // 105 x161y3 SB_SML plane 8
A8  // 106 x161y3 SB_SML plane 9
82  // 107 x161y3 SB_SML plane 10,9
2A  // 108 x161y3 SB_SML plane 10
A8  // 109 x161y3 SB_SML plane 11
82  // 110 x161y3 SB_SML plane 12,11
2A  // 111 x161y3 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2A88     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
03 // y_sel: 5
45 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2A90
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y5
00  // 14 left_edge_EN1 at x-2y5
00  // 15 left_edge_EN2 at x-2y5
00  // 16 left_edge_EN0 at x-2y6
00  // 17 left_edge_EN1 at x-2y6
00  // 18 left_edge_EN2 at x-2y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y6 SB_BIG plane 1
12  // 65 x0y6 SB_BIG plane 1
00  // 66 x0y6 SB_DRIVE plane 2,1
48  // 67 x0y6 SB_BIG plane 2
12  // 68 x0y6 SB_BIG plane 2
48  // 69 x0y6 SB_BIG plane 3
12  // 70 x0y6 SB_BIG plane 3
00  // 71 x0y6 SB_DRIVE plane 4,3
48  // 72 x0y6 SB_BIG plane 4
12  // 73 x0y6 SB_BIG plane 4
48  // 74 x0y6 SB_BIG plane 5
12  // 75 x0y6 SB_BIG plane 5
00  // 76 x0y6 SB_DRIVE plane 6,5
48  // 77 x0y6 SB_BIG plane 6
12  // 78 x0y6 SB_BIG plane 6
48  // 79 x0y6 SB_BIG plane 7
12  // 80 x0y6 SB_BIG plane 7
00  // 81 x0y6 SB_DRIVE plane 8,7
48  // 82 x0y6 SB_BIG plane 8
12  // 83 x0y6 SB_BIG plane 8
48  // 84 x0y6 SB_BIG plane 9
12  // 85 x0y6 SB_BIG plane 9
00  // 86 x0y6 SB_DRIVE plane 10,9
48  // 87 x0y6 SB_BIG plane 10
12  // 88 x0y6 SB_BIG plane 10
48  // 89 x0y6 SB_BIG plane 11
12  // 90 x0y6 SB_BIG plane 11
00  // 91 x0y6 SB_DRIVE plane 12,11
48  // 92 x0y6 SB_BIG plane 12
12  // 93 x0y6 SB_BIG plane 12
A8  // 94 x-1y5 SB_SML plane 1
82  // 95 x-1y5 SB_SML plane 2,1
2A  // 96 x-1y5 SB_SML plane 2
A8  // 97 x-1y5 SB_SML plane 3
82  // 98 x-1y5 SB_SML plane 4,3
2A  // 99 x-1y5 SB_SML plane 4
A8  // 100 x-1y5 SB_SML plane 5
82  // 101 x-1y5 SB_SML plane 6,5
2A  // 102 x-1y5 SB_SML plane 6
A8  // 103 x-1y5 SB_SML plane 7
82  // 104 x-1y5 SB_SML plane 8,7
2A  // 105 x-1y5 SB_SML plane 8
A8  // 106 x-1y5 SB_SML plane 9
82  // 107 x-1y5 SB_SML plane 10,9
2A  // 108 x-1y5 SB_SML plane 10
A8  // 109 x-1y5 SB_SML plane 11
82  // 110 x-1y5 SB_SML plane 12,11
2A  // 111 x-1y5 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y5
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B06     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
03 // y_sel: 5
6A // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B0E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y5
00  // 14 right_edge_EN1 at x163y5
00  // 15 right_edge_EN2 at x163y5
00  // 16 right_edge_EN0 at x163y6
00  // 17 right_edge_EN1 at x163y6
00  // 18 right_edge_EN2 at x163y6
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y5 SB_BIG plane 1
12  // 65 x161y5 SB_BIG plane 1
00  // 66 x161y5 SB_DRIVE plane 2,1
48  // 67 x161y5 SB_BIG plane 2
12  // 68 x161y5 SB_BIG plane 2
48  // 69 x161y5 SB_BIG plane 3
12  // 70 x161y5 SB_BIG plane 3
00  // 71 x161y5 SB_DRIVE plane 4,3
48  // 72 x161y5 SB_BIG plane 4
12  // 73 x161y5 SB_BIG plane 4
48  // 74 x161y5 SB_BIG plane 5
12  // 75 x161y5 SB_BIG plane 5
00  // 76 x161y5 SB_DRIVE plane 6,5
48  // 77 x161y5 SB_BIG plane 6
12  // 78 x161y5 SB_BIG plane 6
48  // 79 x161y5 SB_BIG plane 7
12  // 80 x161y5 SB_BIG plane 7
00  // 81 x161y5 SB_DRIVE plane 8,7
48  // 82 x161y5 SB_BIG plane 8
12  // 83 x161y5 SB_BIG plane 8
48  // 84 x161y5 SB_BIG plane 9
12  // 85 x161y5 SB_BIG plane 9
00  // 86 x161y5 SB_DRIVE plane 10,9
48  // 87 x161y5 SB_BIG plane 10
12  // 88 x161y5 SB_BIG plane 10
48  // 89 x161y5 SB_BIG plane 11
12  // 90 x161y5 SB_BIG plane 11
00  // 91 x161y5 SB_DRIVE plane 12,11
48  // 92 x161y5 SB_BIG plane 12
12  // 93 x161y5 SB_BIG plane 12
A8  // 94 x162y6 SB_SML plane 1
82  // 95 x162y6 SB_SML plane 2,1
2A  // 96 x162y6 SB_SML plane 2
A8  // 97 x162y6 SB_SML plane 3
82  // 98 x162y6 SB_SML plane 4,3
2A  // 99 x162y6 SB_SML plane 4
A8  // 100 x162y6 SB_SML plane 5
82  // 101 x162y6 SB_SML plane 6,5
2A  // 102 x162y6 SB_SML plane 6
A8  // 103 x162y6 SB_SML plane 7
82  // 104 x162y6 SB_SML plane 8,7
2A  // 105 x162y6 SB_SML plane 8
A8  // 106 x162y6 SB_SML plane 9
82  // 107 x162y6 SB_SML plane 10,9
2A  // 108 x162y6 SB_SML plane 10
A8  // 109 x162y6 SB_SML plane 11
82  // 110 x162y6 SB_SML plane 12,11
2A  // 111 x162y6 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2B84     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
04 // y_sel: 7
FA // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2B8C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y7
00  // 14 left_edge_EN1 at x-2y7
00  // 15 left_edge_EN2 at x-2y7
00  // 16 left_edge_EN0 at x-2y8
00  // 17 left_edge_EN1 at x-2y8
00  // 18 left_edge_EN2 at x-2y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y7 SB_BIG plane 1
12  // 65 x-1y7 SB_BIG plane 1
00  // 66 x-1y7 SB_DRIVE plane 2,1
48  // 67 x-1y7 SB_BIG plane 2
12  // 68 x-1y7 SB_BIG plane 2
48  // 69 x-1y7 SB_BIG plane 3
12  // 70 x-1y7 SB_BIG plane 3
00  // 71 x-1y7 SB_DRIVE plane 4,3
48  // 72 x-1y7 SB_BIG plane 4
12  // 73 x-1y7 SB_BIG plane 4
48  // 74 x-1y7 SB_BIG plane 5
12  // 75 x-1y7 SB_BIG plane 5
00  // 76 x-1y7 SB_DRIVE plane 6,5
48  // 77 x-1y7 SB_BIG plane 6
12  // 78 x-1y7 SB_BIG plane 6
48  // 79 x-1y7 SB_BIG plane 7
12  // 80 x-1y7 SB_BIG plane 7
00  // 81 x-1y7 SB_DRIVE plane 8,7
48  // 82 x-1y7 SB_BIG plane 8
12  // 83 x-1y7 SB_BIG plane 8
48  // 84 x-1y7 SB_BIG plane 9
12  // 85 x-1y7 SB_BIG plane 9
00  // 86 x-1y7 SB_DRIVE plane 10,9
48  // 87 x-1y7 SB_BIG plane 10
12  // 88 x-1y7 SB_BIG plane 10
48  // 89 x-1y7 SB_BIG plane 11
12  // 90 x-1y7 SB_BIG plane 11
00  // 91 x-1y7 SB_DRIVE plane 12,11
48  // 92 x-1y7 SB_BIG plane 12
12  // 93 x-1y7 SB_BIG plane 12
A8  // 94 x0y8 SB_SML plane 1
82  // 95 x0y8 SB_SML plane 2,1
2A  // 96 x0y8 SB_SML plane 2
A8  // 97 x0y8 SB_SML plane 3
82  // 98 x0y8 SB_SML plane 4,3
2A  // 99 x0y8 SB_SML plane 4
A8  // 100 x0y8 SB_SML plane 5
82  // 101 x0y8 SB_SML plane 6,5
2A  // 102 x0y8 SB_SML plane 6
A8  // 103 x0y8 SB_SML plane 7
82  // 104 x0y8 SB_SML plane 8,7
2A  // 105 x0y8 SB_SML plane 8
A8  // 106 x0y8 SB_SML plane 9
82  // 107 x0y8 SB_SML plane 10,9
2A  // 108 x0y8 SB_SML plane 10
A8  // 109 x0y8 SB_SML plane 11
82  // 110 x0y8 SB_SML plane 12,11
2A  // 111 x0y8 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y7
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C02     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
04 // y_sel: 7
D5 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C0A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y7
00  // 14 right_edge_EN1 at x163y7
00  // 15 right_edge_EN2 at x163y7
00  // 16 right_edge_EN0 at x163y8
00  // 17 right_edge_EN1 at x163y8
00  // 18 right_edge_EN2 at x163y8
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y8 SB_BIG plane 1
12  // 65 x162y8 SB_BIG plane 1
00  // 66 x162y8 SB_DRIVE plane 2,1
48  // 67 x162y8 SB_BIG plane 2
12  // 68 x162y8 SB_BIG plane 2
48  // 69 x162y8 SB_BIG plane 3
12  // 70 x162y8 SB_BIG plane 3
00  // 71 x162y8 SB_DRIVE plane 4,3
48  // 72 x162y8 SB_BIG plane 4
12  // 73 x162y8 SB_BIG plane 4
48  // 74 x162y8 SB_BIG plane 5
12  // 75 x162y8 SB_BIG plane 5
00  // 76 x162y8 SB_DRIVE plane 6,5
48  // 77 x162y8 SB_BIG plane 6
12  // 78 x162y8 SB_BIG plane 6
48  // 79 x162y8 SB_BIG plane 7
12  // 80 x162y8 SB_BIG plane 7
00  // 81 x162y8 SB_DRIVE plane 8,7
48  // 82 x162y8 SB_BIG plane 8
12  // 83 x162y8 SB_BIG plane 8
48  // 84 x162y8 SB_BIG plane 9
12  // 85 x162y8 SB_BIG plane 9
00  // 86 x162y8 SB_DRIVE plane 10,9
48  // 87 x162y8 SB_BIG plane 10
12  // 88 x162y8 SB_BIG plane 10
48  // 89 x162y8 SB_BIG plane 11
12  // 90 x162y8 SB_BIG plane 11
00  // 91 x162y8 SB_DRIVE plane 12,11
48  // 92 x162y8 SB_BIG plane 12
12  // 93 x162y8 SB_BIG plane 12
A8  // 94 x161y7 SB_SML plane 1
82  // 95 x161y7 SB_SML plane 2,1
2A  // 96 x161y7 SB_SML plane 2
A8  // 97 x161y7 SB_SML plane 3
82  // 98 x161y7 SB_SML plane 4,3
2A  // 99 x161y7 SB_SML plane 4
A8  // 100 x161y7 SB_SML plane 5
82  // 101 x161y7 SB_SML plane 6,5
2A  // 102 x161y7 SB_SML plane 6
A8  // 103 x161y7 SB_SML plane 7
82  // 104 x161y7 SB_SML plane 8,7
2A  // 105 x161y7 SB_SML plane 8
A8  // 106 x161y7 SB_SML plane 9
82  // 107 x161y7 SB_SML plane 10,9
2A  // 108 x161y7 SB_SML plane 10
A8  // 109 x161y7 SB_SML plane 11
82  // 110 x161y7 SB_SML plane 12,11
2A  // 111 x161y7 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2C80     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
05 // y_sel: 9
73 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2C88
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y9
00  // 14 left_edge_EN1 at x-2y9
00  // 15 left_edge_EN2 at x-2y9
00  // 16 left_edge_EN0 at x-2y10
00  // 17 left_edge_EN1 at x-2y10
00  // 18 left_edge_EN2 at x-2y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y10 SB_BIG plane 1
12  // 65 x0y10 SB_BIG plane 1
00  // 66 x0y10 SB_DRIVE plane 2,1
48  // 67 x0y10 SB_BIG plane 2
12  // 68 x0y10 SB_BIG plane 2
48  // 69 x0y10 SB_BIG plane 3
12  // 70 x0y10 SB_BIG plane 3
00  // 71 x0y10 SB_DRIVE plane 4,3
48  // 72 x0y10 SB_BIG plane 4
12  // 73 x0y10 SB_BIG plane 4
48  // 74 x0y10 SB_BIG plane 5
12  // 75 x0y10 SB_BIG plane 5
00  // 76 x0y10 SB_DRIVE plane 6,5
48  // 77 x0y10 SB_BIG plane 6
12  // 78 x0y10 SB_BIG plane 6
48  // 79 x0y10 SB_BIG plane 7
12  // 80 x0y10 SB_BIG plane 7
00  // 81 x0y10 SB_DRIVE plane 8,7
48  // 82 x0y10 SB_BIG plane 8
12  // 83 x0y10 SB_BIG plane 8
48  // 84 x0y10 SB_BIG plane 9
12  // 85 x0y10 SB_BIG plane 9
00  // 86 x0y10 SB_DRIVE plane 10,9
48  // 87 x0y10 SB_BIG plane 10
12  // 88 x0y10 SB_BIG plane 10
48  // 89 x0y10 SB_BIG plane 11
12  // 90 x0y10 SB_BIG plane 11
00  // 91 x0y10 SB_DRIVE plane 12,11
48  // 92 x0y10 SB_BIG plane 12
12  // 93 x0y10 SB_BIG plane 12
A8  // 94 x-1y9 SB_SML plane 1
82  // 95 x-1y9 SB_SML plane 2,1
2A  // 96 x-1y9 SB_SML plane 2
A8  // 97 x-1y9 SB_SML plane 3
82  // 98 x-1y9 SB_SML plane 4,3
2A  // 99 x-1y9 SB_SML plane 4
A8  // 100 x-1y9 SB_SML plane 5
82  // 101 x-1y9 SB_SML plane 6,5
2A  // 102 x-1y9 SB_SML plane 6
A8  // 103 x-1y9 SB_SML plane 7
82  // 104 x-1y9 SB_SML plane 8,7
2A  // 105 x-1y9 SB_SML plane 8
A8  // 106 x-1y9 SB_SML plane 9
82  // 107 x-1y9 SB_SML plane 10,9
2A  // 108 x-1y9 SB_SML plane 10
A8  // 109 x-1y9 SB_SML plane 11
82  // 110 x-1y9 SB_SML plane 12,11
2A  // 111 x-1y9 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y9
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2CFE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
05 // y_sel: 9
5C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D06
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y9
00  // 14 right_edge_EN1 at x163y9
00  // 15 right_edge_EN2 at x163y9
00  // 16 right_edge_EN0 at x163y10
00  // 17 right_edge_EN1 at x163y10
00  // 18 right_edge_EN2 at x163y10
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y9 SB_BIG plane 1
12  // 65 x161y9 SB_BIG plane 1
00  // 66 x161y9 SB_DRIVE plane 2,1
48  // 67 x161y9 SB_BIG plane 2
12  // 68 x161y9 SB_BIG plane 2
48  // 69 x161y9 SB_BIG plane 3
12  // 70 x161y9 SB_BIG plane 3
00  // 71 x161y9 SB_DRIVE plane 4,3
48  // 72 x161y9 SB_BIG plane 4
12  // 73 x161y9 SB_BIG plane 4
48  // 74 x161y9 SB_BIG plane 5
12  // 75 x161y9 SB_BIG plane 5
00  // 76 x161y9 SB_DRIVE plane 6,5
48  // 77 x161y9 SB_BIG plane 6
12  // 78 x161y9 SB_BIG plane 6
48  // 79 x161y9 SB_BIG plane 7
12  // 80 x161y9 SB_BIG plane 7
00  // 81 x161y9 SB_DRIVE plane 8,7
48  // 82 x161y9 SB_BIG plane 8
12  // 83 x161y9 SB_BIG plane 8
48  // 84 x161y9 SB_BIG plane 9
12  // 85 x161y9 SB_BIG plane 9
00  // 86 x161y9 SB_DRIVE plane 10,9
48  // 87 x161y9 SB_BIG plane 10
12  // 88 x161y9 SB_BIG plane 10
48  // 89 x161y9 SB_BIG plane 11
12  // 90 x161y9 SB_BIG plane 11
00  // 91 x161y9 SB_DRIVE plane 12,11
48  // 92 x161y9 SB_BIG plane 12
12  // 93 x161y9 SB_BIG plane 12
A8  // 94 x162y10 SB_SML plane 1
82  // 95 x162y10 SB_SML plane 2,1
2A  // 96 x162y10 SB_SML plane 2
A8  // 97 x162y10 SB_SML plane 3
82  // 98 x162y10 SB_SML plane 4,3
2A  // 99 x162y10 SB_SML plane 4
A8  // 100 x162y10 SB_SML plane 5
82  // 101 x162y10 SB_SML plane 6,5
2A  // 102 x162y10 SB_SML plane 6
A8  // 103 x162y10 SB_SML plane 7
82  // 104 x162y10 SB_SML plane 8,7
2A  // 105 x162y10 SB_SML plane 8
A8  // 106 x162y10 SB_SML plane 9
82  // 107 x162y10 SB_SML plane 10,9
2A  // 108 x162y10 SB_SML plane 10
A8  // 109 x162y10 SB_SML plane 11
82  // 110 x162y10 SB_SML plane 12,11
2A  // 111 x162y10 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2D7C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
06 // y_sel: 11
E8 // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2D84
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y11
00  // 14 left_edge_EN1 at x-2y11
00  // 15 left_edge_EN2 at x-2y11
00  // 16 left_edge_EN0 at x-2y12
00  // 17 left_edge_EN1 at x-2y12
00  // 18 left_edge_EN2 at x-2y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y11 SB_BIG plane 1
12  // 65 x-1y11 SB_BIG plane 1
00  // 66 x-1y11 SB_DRIVE plane 2,1
48  // 67 x-1y11 SB_BIG plane 2
12  // 68 x-1y11 SB_BIG plane 2
48  // 69 x-1y11 SB_BIG plane 3
12  // 70 x-1y11 SB_BIG plane 3
00  // 71 x-1y11 SB_DRIVE plane 4,3
48  // 72 x-1y11 SB_BIG plane 4
12  // 73 x-1y11 SB_BIG plane 4
48  // 74 x-1y11 SB_BIG plane 5
12  // 75 x-1y11 SB_BIG plane 5
00  // 76 x-1y11 SB_DRIVE plane 6,5
48  // 77 x-1y11 SB_BIG plane 6
12  // 78 x-1y11 SB_BIG plane 6
48  // 79 x-1y11 SB_BIG plane 7
12  // 80 x-1y11 SB_BIG plane 7
00  // 81 x-1y11 SB_DRIVE plane 8,7
48  // 82 x-1y11 SB_BIG plane 8
12  // 83 x-1y11 SB_BIG plane 8
48  // 84 x-1y11 SB_BIG plane 9
12  // 85 x-1y11 SB_BIG plane 9
00  // 86 x-1y11 SB_DRIVE plane 10,9
48  // 87 x-1y11 SB_BIG plane 10
12  // 88 x-1y11 SB_BIG plane 10
48  // 89 x-1y11 SB_BIG plane 11
12  // 90 x-1y11 SB_BIG plane 11
00  // 91 x-1y11 SB_DRIVE plane 12,11
48  // 92 x-1y11 SB_BIG plane 12
12  // 93 x-1y11 SB_BIG plane 12
A8  // 94 x0y12 SB_SML plane 1
82  // 95 x0y12 SB_SML plane 2,1
2A  // 96 x0y12 SB_SML plane 2
A8  // 97 x0y12 SB_SML plane 3
82  // 98 x0y12 SB_SML plane 4,3
2A  // 99 x0y12 SB_SML plane 4
A8  // 100 x0y12 SB_SML plane 5
82  // 101 x0y12 SB_SML plane 6,5
2A  // 102 x0y12 SB_SML plane 6
A8  // 103 x0y12 SB_SML plane 7
82  // 104 x0y12 SB_SML plane 8,7
2A  // 105 x0y12 SB_SML plane 8
A8  // 106 x0y12 SB_SML plane 9
82  // 107 x0y12 SB_SML plane 10,9
2A  // 108 x0y12 SB_SML plane 10
A8  // 109 x0y12 SB_SML plane 11
82  // 110 x0y12 SB_SML plane 12,11
2A  // 111 x0y12 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y11
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2DFA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
06 // y_sel: 11
C7 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E02
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y11
00  // 14 right_edge_EN1 at x163y11
00  // 15 right_edge_EN2 at x163y11
00  // 16 right_edge_EN0 at x163y12
00  // 17 right_edge_EN1 at x163y12
00  // 18 right_edge_EN2 at x163y12
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y12 SB_BIG plane 1
12  // 65 x162y12 SB_BIG plane 1
00  // 66 x162y12 SB_DRIVE plane 2,1
48  // 67 x162y12 SB_BIG plane 2
12  // 68 x162y12 SB_BIG plane 2
48  // 69 x162y12 SB_BIG plane 3
12  // 70 x162y12 SB_BIG plane 3
00  // 71 x162y12 SB_DRIVE plane 4,3
48  // 72 x162y12 SB_BIG plane 4
12  // 73 x162y12 SB_BIG plane 4
48  // 74 x162y12 SB_BIG plane 5
12  // 75 x162y12 SB_BIG plane 5
00  // 76 x162y12 SB_DRIVE plane 6,5
48  // 77 x162y12 SB_BIG plane 6
12  // 78 x162y12 SB_BIG plane 6
48  // 79 x162y12 SB_BIG plane 7
12  // 80 x162y12 SB_BIG plane 7
00  // 81 x162y12 SB_DRIVE plane 8,7
48  // 82 x162y12 SB_BIG plane 8
12  // 83 x162y12 SB_BIG plane 8
48  // 84 x162y12 SB_BIG plane 9
12  // 85 x162y12 SB_BIG plane 9
00  // 86 x162y12 SB_DRIVE plane 10,9
48  // 87 x162y12 SB_BIG plane 10
12  // 88 x162y12 SB_BIG plane 10
48  // 89 x162y12 SB_BIG plane 11
12  // 90 x162y12 SB_BIG plane 11
00  // 91 x162y12 SB_DRIVE plane 12,11
48  // 92 x162y12 SB_BIG plane 12
12  // 93 x162y12 SB_BIG plane 12
A8  // 94 x161y11 SB_SML plane 1
82  // 95 x161y11 SB_SML plane 2,1
2A  // 96 x161y11 SB_SML plane 2
A8  // 97 x161y11 SB_SML plane 3
82  // 98 x161y11 SB_SML plane 4,3
2A  // 99 x161y11 SB_SML plane 4
A8  // 100 x161y11 SB_SML plane 5
82  // 101 x161y11 SB_SML plane 6,5
2A  // 102 x161y11 SB_SML plane 6
A8  // 103 x161y11 SB_SML plane 7
82  // 104 x161y11 SB_SML plane 8,7
2A  // 105 x161y11 SB_SML plane 8
A8  // 106 x161y11 SB_SML plane 9
82  // 107 x161y11 SB_SML plane 10,9
2A  // 108 x161y11 SB_SML plane 10
A8  // 109 x161y11 SB_SML plane 11
82  // 110 x161y11 SB_SML plane 12,11
2A  // 111 x161y11 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2E78     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
07 // y_sel: 13
61 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2E80
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y13
00  // 14 left_edge_EN1 at x-2y13
00  // 15 left_edge_EN2 at x-2y13
00  // 16 left_edge_EN0 at x-2y14
00  // 17 left_edge_EN1 at x-2y14
00  // 18 left_edge_EN2 at x-2y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y14 SB_BIG plane 1
12  // 65 x0y14 SB_BIG plane 1
00  // 66 x0y14 SB_DRIVE plane 2,1
48  // 67 x0y14 SB_BIG plane 2
12  // 68 x0y14 SB_BIG plane 2
48  // 69 x0y14 SB_BIG plane 3
12  // 70 x0y14 SB_BIG plane 3
00  // 71 x0y14 SB_DRIVE plane 4,3
48  // 72 x0y14 SB_BIG plane 4
12  // 73 x0y14 SB_BIG plane 4
48  // 74 x0y14 SB_BIG plane 5
12  // 75 x0y14 SB_BIG plane 5
00  // 76 x0y14 SB_DRIVE plane 6,5
48  // 77 x0y14 SB_BIG plane 6
12  // 78 x0y14 SB_BIG plane 6
48  // 79 x0y14 SB_BIG plane 7
12  // 80 x0y14 SB_BIG plane 7
00  // 81 x0y14 SB_DRIVE plane 8,7
48  // 82 x0y14 SB_BIG plane 8
12  // 83 x0y14 SB_BIG plane 8
48  // 84 x0y14 SB_BIG plane 9
12  // 85 x0y14 SB_BIG plane 9
00  // 86 x0y14 SB_DRIVE plane 10,9
48  // 87 x0y14 SB_BIG plane 10
12  // 88 x0y14 SB_BIG plane 10
48  // 89 x0y14 SB_BIG plane 11
12  // 90 x0y14 SB_BIG plane 11
00  // 91 x0y14 SB_DRIVE plane 12,11
48  // 92 x0y14 SB_BIG plane 12
12  // 93 x0y14 SB_BIG plane 12
A8  // 94 x-1y13 SB_SML plane 1
82  // 95 x-1y13 SB_SML plane 2,1
2A  // 96 x-1y13 SB_SML plane 2
A8  // 97 x-1y13 SB_SML plane 3
82  // 98 x-1y13 SB_SML plane 4,3
2A  // 99 x-1y13 SB_SML plane 4
A8  // 100 x-1y13 SB_SML plane 5
82  // 101 x-1y13 SB_SML plane 6,5
2A  // 102 x-1y13 SB_SML plane 6
A8  // 103 x-1y13 SB_SML plane 7
82  // 104 x-1y13 SB_SML plane 8,7
2A  // 105 x-1y13 SB_SML plane 8
A8  // 106 x-1y13 SB_SML plane 9
82  // 107 x-1y13 SB_SML plane 10,9
2A  // 108 x-1y13 SB_SML plane 10
A8  // 109 x-1y13 SB_SML plane 11
82  // 110 x-1y13 SB_SML plane 12,11
2A  // 111 x-1y13 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y13
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2EF6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
07 // y_sel: 13
4E // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2EFE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y13
00  // 14 right_edge_EN1 at x163y13
00  // 15 right_edge_EN2 at x163y13
00  // 16 right_edge_EN0 at x163y14
00  // 17 right_edge_EN1 at x163y14
00  // 18 right_edge_EN2 at x163y14
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y13 SB_BIG plane 1
12  // 65 x161y13 SB_BIG plane 1
00  // 66 x161y13 SB_DRIVE plane 2,1
48  // 67 x161y13 SB_BIG plane 2
12  // 68 x161y13 SB_BIG plane 2
48  // 69 x161y13 SB_BIG plane 3
12  // 70 x161y13 SB_BIG plane 3
00  // 71 x161y13 SB_DRIVE plane 4,3
48  // 72 x161y13 SB_BIG plane 4
12  // 73 x161y13 SB_BIG plane 4
48  // 74 x161y13 SB_BIG plane 5
12  // 75 x161y13 SB_BIG plane 5
00  // 76 x161y13 SB_DRIVE plane 6,5
48  // 77 x161y13 SB_BIG plane 6
12  // 78 x161y13 SB_BIG plane 6
48  // 79 x161y13 SB_BIG plane 7
12  // 80 x161y13 SB_BIG plane 7
00  // 81 x161y13 SB_DRIVE plane 8,7
48  // 82 x161y13 SB_BIG plane 8
12  // 83 x161y13 SB_BIG plane 8
48  // 84 x161y13 SB_BIG plane 9
12  // 85 x161y13 SB_BIG plane 9
00  // 86 x161y13 SB_DRIVE plane 10,9
48  // 87 x161y13 SB_BIG plane 10
12  // 88 x161y13 SB_BIG plane 10
48  // 89 x161y13 SB_BIG plane 11
12  // 90 x161y13 SB_BIG plane 11
00  // 91 x161y13 SB_DRIVE plane 12,11
48  // 92 x161y13 SB_BIG plane 12
12  // 93 x161y13 SB_BIG plane 12
A8  // 94 x162y14 SB_SML plane 1
82  // 95 x162y14 SB_SML plane 2,1
2A  // 96 x162y14 SB_SML plane 2
A8  // 97 x162y14 SB_SML plane 3
82  // 98 x162y14 SB_SML plane 4,3
2A  // 99 x162y14 SB_SML plane 4
A8  // 100 x162y14 SB_SML plane 5
82  // 101 x162y14 SB_SML plane 6,5
2A  // 102 x162y14 SB_SML plane 6
A8  // 103 x162y14 SB_SML plane 7
82  // 104 x162y14 SB_SML plane 8,7
2A  // 105 x162y14 SB_SML plane 8
A8  // 106 x162y14 SB_SML plane 9
82  // 107 x162y14 SB_SML plane 10,9
2A  // 108 x162y14 SB_SML plane 10
A8  // 109 x162y14 SB_SML plane 11
82  // 110 x162y14 SB_SML plane 12,11
2A  // 111 x162y14 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2F74     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
08 // y_sel: 15
96 // -- CRC low byte
70 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2F7C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y15
00  // 14 left_edge_EN1 at x-2y15
00  // 15 left_edge_EN2 at x-2y15
00  // 16 left_edge_EN0 at x-2y16
00  // 17 left_edge_EN1 at x-2y16
00  // 18 left_edge_EN2 at x-2y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y15 SB_BIG plane 1
12  // 65 x-1y15 SB_BIG plane 1
00  // 66 x-1y15 SB_DRIVE plane 2,1
48  // 67 x-1y15 SB_BIG plane 2
12  // 68 x-1y15 SB_BIG plane 2
48  // 69 x-1y15 SB_BIG plane 3
12  // 70 x-1y15 SB_BIG plane 3
00  // 71 x-1y15 SB_DRIVE plane 4,3
48  // 72 x-1y15 SB_BIG plane 4
12  // 73 x-1y15 SB_BIG plane 4
48  // 74 x-1y15 SB_BIG plane 5
12  // 75 x-1y15 SB_BIG plane 5
00  // 76 x-1y15 SB_DRIVE plane 6,5
48  // 77 x-1y15 SB_BIG plane 6
12  // 78 x-1y15 SB_BIG plane 6
48  // 79 x-1y15 SB_BIG plane 7
12  // 80 x-1y15 SB_BIG plane 7
00  // 81 x-1y15 SB_DRIVE plane 8,7
48  // 82 x-1y15 SB_BIG plane 8
12  // 83 x-1y15 SB_BIG plane 8
48  // 84 x-1y15 SB_BIG plane 9
12  // 85 x-1y15 SB_BIG plane 9
00  // 86 x-1y15 SB_DRIVE plane 10,9
48  // 87 x-1y15 SB_BIG plane 10
12  // 88 x-1y15 SB_BIG plane 10
48  // 89 x-1y15 SB_BIG plane 11
12  // 90 x-1y15 SB_BIG plane 11
00  // 91 x-1y15 SB_DRIVE plane 12,11
48  // 92 x-1y15 SB_BIG plane 12
12  // 93 x-1y15 SB_BIG plane 12
A8  // 94 x0y16 SB_SML plane 1
82  // 95 x0y16 SB_SML plane 2,1
2A  // 96 x0y16 SB_SML plane 2
A8  // 97 x0y16 SB_SML plane 3
82  // 98 x0y16 SB_SML plane 4,3
2A  // 99 x0y16 SB_SML plane 4
A8  // 100 x0y16 SB_SML plane 5
82  // 101 x0y16 SB_SML plane 6,5
2A  // 102 x0y16 SB_SML plane 6
A8  // 103 x0y16 SB_SML plane 7
82  // 104 x0y16 SB_SML plane 8,7
2A  // 105 x0y16 SB_SML plane 8
A8  // 106 x0y16 SB_SML plane 9
82  // 107 x0y16 SB_SML plane 10,9
2A  // 108 x0y16 SB_SML plane 10
A8  // 109 x0y16 SB_SML plane 11
82  // 110 x0y16 SB_SML plane 12,11
2A  // 111 x0y16 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y15
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 2FF2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
08 // y_sel: 15
B9 // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 2FFA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y15
00  // 14 right_edge_EN1 at x163y15
00  // 15 right_edge_EN2 at x163y15
00  // 16 right_edge_EN0 at x163y16
00  // 17 right_edge_EN1 at x163y16
00  // 18 right_edge_EN2 at x163y16
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y16 SB_BIG plane 1
12  // 65 x162y16 SB_BIG plane 1
00  // 66 x162y16 SB_DRIVE plane 2,1
48  // 67 x162y16 SB_BIG plane 2
12  // 68 x162y16 SB_BIG plane 2
48  // 69 x162y16 SB_BIG plane 3
12  // 70 x162y16 SB_BIG plane 3
00  // 71 x162y16 SB_DRIVE plane 4,3
48  // 72 x162y16 SB_BIG plane 4
12  // 73 x162y16 SB_BIG plane 4
48  // 74 x162y16 SB_BIG plane 5
12  // 75 x162y16 SB_BIG plane 5
00  // 76 x162y16 SB_DRIVE plane 6,5
48  // 77 x162y16 SB_BIG plane 6
12  // 78 x162y16 SB_BIG plane 6
48  // 79 x162y16 SB_BIG plane 7
12  // 80 x162y16 SB_BIG plane 7
00  // 81 x162y16 SB_DRIVE plane 8,7
48  // 82 x162y16 SB_BIG plane 8
12  // 83 x162y16 SB_BIG plane 8
48  // 84 x162y16 SB_BIG plane 9
12  // 85 x162y16 SB_BIG plane 9
00  // 86 x162y16 SB_DRIVE plane 10,9
48  // 87 x162y16 SB_BIG plane 10
12  // 88 x162y16 SB_BIG plane 10
48  // 89 x162y16 SB_BIG plane 11
12  // 90 x162y16 SB_BIG plane 11
00  // 91 x162y16 SB_DRIVE plane 12,11
48  // 92 x162y16 SB_BIG plane 12
12  // 93 x162y16 SB_BIG plane 12
A8  // 94 x161y15 SB_SML plane 1
82  // 95 x161y15 SB_SML plane 2,1
2A  // 96 x161y15 SB_SML plane 2
A8  // 97 x161y15 SB_SML plane 3
82  // 98 x161y15 SB_SML plane 4,3
2A  // 99 x161y15 SB_SML plane 4
A8  // 100 x161y15 SB_SML plane 5
82  // 101 x161y15 SB_SML plane 6,5
2A  // 102 x161y15 SB_SML plane 6
A8  // 103 x161y15 SB_SML plane 7
82  // 104 x161y15 SB_SML plane 8,7
2A  // 105 x161y15 SB_SML plane 8
A8  // 106 x161y15 SB_SML plane 9
82  // 107 x161y15 SB_SML plane 10,9
2A  // 108 x161y15 SB_SML plane 10
A8  // 109 x161y15 SB_SML plane 11
82  // 110 x161y15 SB_SML plane 12,11
2A  // 111 x161y15 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3070     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
09 // y_sel: 17
1F // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3078
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y17
00  // 14 left_edge_EN1 at x-2y17
00  // 15 left_edge_EN2 at x-2y17
00  // 16 left_edge_EN0 at x-2y18
00  // 17 left_edge_EN1 at x-2y18
00  // 18 left_edge_EN2 at x-2y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y18 SB_BIG plane 1
12  // 65 x0y18 SB_BIG plane 1
00  // 66 x0y18 SB_DRIVE plane 2,1
48  // 67 x0y18 SB_BIG plane 2
12  // 68 x0y18 SB_BIG plane 2
48  // 69 x0y18 SB_BIG plane 3
12  // 70 x0y18 SB_BIG plane 3
00  // 71 x0y18 SB_DRIVE plane 4,3
48  // 72 x0y18 SB_BIG plane 4
12  // 73 x0y18 SB_BIG plane 4
48  // 74 x0y18 SB_BIG plane 5
12  // 75 x0y18 SB_BIG plane 5
00  // 76 x0y18 SB_DRIVE plane 6,5
48  // 77 x0y18 SB_BIG plane 6
12  // 78 x0y18 SB_BIG plane 6
48  // 79 x0y18 SB_BIG plane 7
12  // 80 x0y18 SB_BIG plane 7
00  // 81 x0y18 SB_DRIVE plane 8,7
48  // 82 x0y18 SB_BIG plane 8
12  // 83 x0y18 SB_BIG plane 8
48  // 84 x0y18 SB_BIG plane 9
12  // 85 x0y18 SB_BIG plane 9
00  // 86 x0y18 SB_DRIVE plane 10,9
48  // 87 x0y18 SB_BIG plane 10
12  // 88 x0y18 SB_BIG plane 10
48  // 89 x0y18 SB_BIG plane 11
12  // 90 x0y18 SB_BIG plane 11
00  // 91 x0y18 SB_DRIVE plane 12,11
48  // 92 x0y18 SB_BIG plane 12
12  // 93 x0y18 SB_BIG plane 12
A8  // 94 x-1y17 SB_SML plane 1
82  // 95 x-1y17 SB_SML plane 2,1
2A  // 96 x-1y17 SB_SML plane 2
A8  // 97 x-1y17 SB_SML plane 3
82  // 98 x-1y17 SB_SML plane 4,3
2A  // 99 x-1y17 SB_SML plane 4
A8  // 100 x-1y17 SB_SML plane 5
82  // 101 x-1y17 SB_SML plane 6,5
2A  // 102 x-1y17 SB_SML plane 6
A8  // 103 x-1y17 SB_SML plane 7
82  // 104 x-1y17 SB_SML plane 8,7
2A  // 105 x-1y17 SB_SML plane 8
A8  // 106 x-1y17 SB_SML plane 9
82  // 107 x-1y17 SB_SML plane 10,9
2A  // 108 x-1y17 SB_SML plane 10
A8  // 109 x-1y17 SB_SML plane 11
82  // 110 x-1y17 SB_SML plane 12,11
2A  // 111 x-1y17 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y17
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 30EE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
09 // y_sel: 17
30 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 30F6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y17
00  // 14 right_edge_EN1 at x163y17
00  // 15 right_edge_EN2 at x163y17
00  // 16 right_edge_EN0 at x163y18
00  // 17 right_edge_EN1 at x163y18
00  // 18 right_edge_EN2 at x163y18
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y17 SB_BIG plane 1
12  // 65 x161y17 SB_BIG plane 1
00  // 66 x161y17 SB_DRIVE plane 2,1
48  // 67 x161y17 SB_BIG plane 2
12  // 68 x161y17 SB_BIG plane 2
48  // 69 x161y17 SB_BIG plane 3
12  // 70 x161y17 SB_BIG plane 3
00  // 71 x161y17 SB_DRIVE plane 4,3
48  // 72 x161y17 SB_BIG plane 4
12  // 73 x161y17 SB_BIG plane 4
48  // 74 x161y17 SB_BIG plane 5
12  // 75 x161y17 SB_BIG plane 5
00  // 76 x161y17 SB_DRIVE plane 6,5
48  // 77 x161y17 SB_BIG plane 6
12  // 78 x161y17 SB_BIG plane 6
48  // 79 x161y17 SB_BIG plane 7
12  // 80 x161y17 SB_BIG plane 7
00  // 81 x161y17 SB_DRIVE plane 8,7
48  // 82 x161y17 SB_BIG plane 8
12  // 83 x161y17 SB_BIG plane 8
48  // 84 x161y17 SB_BIG plane 9
12  // 85 x161y17 SB_BIG plane 9
00  // 86 x161y17 SB_DRIVE plane 10,9
48  // 87 x161y17 SB_BIG plane 10
12  // 88 x161y17 SB_BIG plane 10
48  // 89 x161y17 SB_BIG plane 11
12  // 90 x161y17 SB_BIG plane 11
00  // 91 x161y17 SB_DRIVE plane 12,11
48  // 92 x161y17 SB_BIG plane 12
12  // 93 x161y17 SB_BIG plane 12
A8  // 94 x162y18 SB_SML plane 1
82  // 95 x162y18 SB_SML plane 2,1
2A  // 96 x162y18 SB_SML plane 2
A8  // 97 x162y18 SB_SML plane 3
82  // 98 x162y18 SB_SML plane 4,3
2A  // 99 x162y18 SB_SML plane 4
A8  // 100 x162y18 SB_SML plane 5
82  // 101 x162y18 SB_SML plane 6,5
2A  // 102 x162y18 SB_SML plane 6
A8  // 103 x162y18 SB_SML plane 7
82  // 104 x162y18 SB_SML plane 8,7
2A  // 105 x162y18 SB_SML plane 8
A8  // 106 x162y18 SB_SML plane 9
82  // 107 x162y18 SB_SML plane 10,9
2A  // 108 x162y18 SB_SML plane 10
A8  // 109 x162y18 SB_SML plane 11
82  // 110 x162y18 SB_SML plane 12,11
2A  // 111 x162y18 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 316C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0A // y_sel: 19
84 // -- CRC low byte
53 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3174
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y19
00  // 14 left_edge_EN1 at x-2y19
00  // 15 left_edge_EN2 at x-2y19
00  // 16 left_edge_EN0 at x-2y20
00  // 17 left_edge_EN1 at x-2y20
00  // 18 left_edge_EN2 at x-2y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y19 SB_BIG plane 1
12  // 65 x-1y19 SB_BIG plane 1
00  // 66 x-1y19 SB_DRIVE plane 2,1
48  // 67 x-1y19 SB_BIG plane 2
12  // 68 x-1y19 SB_BIG plane 2
48  // 69 x-1y19 SB_BIG plane 3
12  // 70 x-1y19 SB_BIG plane 3
00  // 71 x-1y19 SB_DRIVE plane 4,3
48  // 72 x-1y19 SB_BIG plane 4
12  // 73 x-1y19 SB_BIG plane 4
48  // 74 x-1y19 SB_BIG plane 5
12  // 75 x-1y19 SB_BIG plane 5
00  // 76 x-1y19 SB_DRIVE plane 6,5
48  // 77 x-1y19 SB_BIG plane 6
12  // 78 x-1y19 SB_BIG plane 6
48  // 79 x-1y19 SB_BIG plane 7
12  // 80 x-1y19 SB_BIG plane 7
00  // 81 x-1y19 SB_DRIVE plane 8,7
48  // 82 x-1y19 SB_BIG plane 8
12  // 83 x-1y19 SB_BIG plane 8
48  // 84 x-1y19 SB_BIG plane 9
12  // 85 x-1y19 SB_BIG plane 9
00  // 86 x-1y19 SB_DRIVE plane 10,9
48  // 87 x-1y19 SB_BIG plane 10
12  // 88 x-1y19 SB_BIG plane 10
48  // 89 x-1y19 SB_BIG plane 11
12  // 90 x-1y19 SB_BIG plane 11
00  // 91 x-1y19 SB_DRIVE plane 12,11
48  // 92 x-1y19 SB_BIG plane 12
12  // 93 x-1y19 SB_BIG plane 12
A8  // 94 x0y20 SB_SML plane 1
82  // 95 x0y20 SB_SML plane 2,1
2A  // 96 x0y20 SB_SML plane 2
A8  // 97 x0y20 SB_SML plane 3
82  // 98 x0y20 SB_SML plane 4,3
2A  // 99 x0y20 SB_SML plane 4
A8  // 100 x0y20 SB_SML plane 5
82  // 101 x0y20 SB_SML plane 6,5
2A  // 102 x0y20 SB_SML plane 6
A8  // 103 x0y20 SB_SML plane 7
82  // 104 x0y20 SB_SML plane 8,7
2A  // 105 x0y20 SB_SML plane 8
A8  // 106 x0y20 SB_SML plane 9
82  // 107 x0y20 SB_SML plane 10,9
2A  // 108 x0y20 SB_SML plane 10
A8  // 109 x0y20 SB_SML plane 11
82  // 110 x0y20 SB_SML plane 12,11
2A  // 111 x0y20 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y19
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 31EA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0A // y_sel: 19
AB // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 31F2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y19
00  // 14 right_edge_EN1 at x163y19
00  // 15 right_edge_EN2 at x163y19
00  // 16 right_edge_EN0 at x163y20
00  // 17 right_edge_EN1 at x163y20
00  // 18 right_edge_EN2 at x163y20
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y20 SB_BIG plane 1
12  // 65 x162y20 SB_BIG plane 1
00  // 66 x162y20 SB_DRIVE plane 2,1
48  // 67 x162y20 SB_BIG plane 2
12  // 68 x162y20 SB_BIG plane 2
48  // 69 x162y20 SB_BIG plane 3
12  // 70 x162y20 SB_BIG plane 3
00  // 71 x162y20 SB_DRIVE plane 4,3
48  // 72 x162y20 SB_BIG plane 4
12  // 73 x162y20 SB_BIG plane 4
48  // 74 x162y20 SB_BIG plane 5
12  // 75 x162y20 SB_BIG plane 5
00  // 76 x162y20 SB_DRIVE plane 6,5
48  // 77 x162y20 SB_BIG plane 6
12  // 78 x162y20 SB_BIG plane 6
48  // 79 x162y20 SB_BIG plane 7
12  // 80 x162y20 SB_BIG plane 7
00  // 81 x162y20 SB_DRIVE plane 8,7
48  // 82 x162y20 SB_BIG plane 8
12  // 83 x162y20 SB_BIG plane 8
48  // 84 x162y20 SB_BIG plane 9
12  // 85 x162y20 SB_BIG plane 9
00  // 86 x162y20 SB_DRIVE plane 10,9
48  // 87 x162y20 SB_BIG plane 10
12  // 88 x162y20 SB_BIG plane 10
48  // 89 x162y20 SB_BIG plane 11
12  // 90 x162y20 SB_BIG plane 11
00  // 91 x162y20 SB_DRIVE plane 12,11
48  // 92 x162y20 SB_BIG plane 12
12  // 93 x162y20 SB_BIG plane 12
A8  // 94 x161y19 SB_SML plane 1
82  // 95 x161y19 SB_SML plane 2,1
2A  // 96 x161y19 SB_SML plane 2
A8  // 97 x161y19 SB_SML plane 3
82  // 98 x161y19 SB_SML plane 4,3
2A  // 99 x161y19 SB_SML plane 4
A8  // 100 x161y19 SB_SML plane 5
82  // 101 x161y19 SB_SML plane 6,5
2A  // 102 x161y19 SB_SML plane 6
A8  // 103 x161y19 SB_SML plane 7
82  // 104 x161y19 SB_SML plane 8,7
2A  // 105 x161y19 SB_SML plane 8
A8  // 106 x161y19 SB_SML plane 9
82  // 107 x161y19 SB_SML plane 10,9
2A  // 108 x161y19 SB_SML plane 10
A8  // 109 x161y19 SB_SML plane 11
82  // 110 x161y19 SB_SML plane 12,11
2A  // 111 x161y19 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3268     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0B // y_sel: 21
0D // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3270
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y21
00  // 14 left_edge_EN1 at x-2y21
00  // 15 left_edge_EN2 at x-2y21
00  // 16 left_edge_EN0 at x-2y22
00  // 17 left_edge_EN1 at x-2y22
00  // 18 left_edge_EN2 at x-2y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y22 SB_BIG plane 1
12  // 65 x0y22 SB_BIG plane 1
00  // 66 x0y22 SB_DRIVE plane 2,1
48  // 67 x0y22 SB_BIG plane 2
12  // 68 x0y22 SB_BIG plane 2
48  // 69 x0y22 SB_BIG plane 3
12  // 70 x0y22 SB_BIG plane 3
00  // 71 x0y22 SB_DRIVE plane 4,3
48  // 72 x0y22 SB_BIG plane 4
12  // 73 x0y22 SB_BIG plane 4
48  // 74 x0y22 SB_BIG plane 5
12  // 75 x0y22 SB_BIG plane 5
00  // 76 x0y22 SB_DRIVE plane 6,5
48  // 77 x0y22 SB_BIG plane 6
12  // 78 x0y22 SB_BIG plane 6
48  // 79 x0y22 SB_BIG plane 7
12  // 80 x0y22 SB_BIG plane 7
00  // 81 x0y22 SB_DRIVE plane 8,7
48  // 82 x0y22 SB_BIG plane 8
12  // 83 x0y22 SB_BIG plane 8
48  // 84 x0y22 SB_BIG plane 9
12  // 85 x0y22 SB_BIG plane 9
00  // 86 x0y22 SB_DRIVE plane 10,9
48  // 87 x0y22 SB_BIG plane 10
12  // 88 x0y22 SB_BIG plane 10
48  // 89 x0y22 SB_BIG plane 11
12  // 90 x0y22 SB_BIG plane 11
00  // 91 x0y22 SB_DRIVE plane 12,11
48  // 92 x0y22 SB_BIG plane 12
12  // 93 x0y22 SB_BIG plane 12
A8  // 94 x-1y21 SB_SML plane 1
82  // 95 x-1y21 SB_SML plane 2,1
2A  // 96 x-1y21 SB_SML plane 2
A8  // 97 x-1y21 SB_SML plane 3
82  // 98 x-1y21 SB_SML plane 4,3
2A  // 99 x-1y21 SB_SML plane 4
A8  // 100 x-1y21 SB_SML plane 5
82  // 101 x-1y21 SB_SML plane 6,5
2A  // 102 x-1y21 SB_SML plane 6
A8  // 103 x-1y21 SB_SML plane 7
82  // 104 x-1y21 SB_SML plane 8,7
2A  // 105 x-1y21 SB_SML plane 8
A8  // 106 x-1y21 SB_SML plane 9
82  // 107 x-1y21 SB_SML plane 10,9
2A  // 108 x-1y21 SB_SML plane 10
A8  // 109 x-1y21 SB_SML plane 11
82  // 110 x-1y21 SB_SML plane 12,11
2A  // 111 x-1y21 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y21
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 32E6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0B // y_sel: 21
22 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 32EE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y21
00  // 14 right_edge_EN1 at x163y21
00  // 15 right_edge_EN2 at x163y21
00  // 16 right_edge_EN0 at x163y22
00  // 17 right_edge_EN1 at x163y22
00  // 18 right_edge_EN2 at x163y22
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y21 SB_BIG plane 1
12  // 65 x161y21 SB_BIG plane 1
00  // 66 x161y21 SB_DRIVE plane 2,1
48  // 67 x161y21 SB_BIG plane 2
12  // 68 x161y21 SB_BIG plane 2
48  // 69 x161y21 SB_BIG plane 3
12  // 70 x161y21 SB_BIG plane 3
00  // 71 x161y21 SB_DRIVE plane 4,3
48  // 72 x161y21 SB_BIG plane 4
12  // 73 x161y21 SB_BIG plane 4
48  // 74 x161y21 SB_BIG plane 5
12  // 75 x161y21 SB_BIG plane 5
00  // 76 x161y21 SB_DRIVE plane 6,5
48  // 77 x161y21 SB_BIG plane 6
12  // 78 x161y21 SB_BIG plane 6
48  // 79 x161y21 SB_BIG plane 7
12  // 80 x161y21 SB_BIG plane 7
00  // 81 x161y21 SB_DRIVE plane 8,7
48  // 82 x161y21 SB_BIG plane 8
12  // 83 x161y21 SB_BIG plane 8
48  // 84 x161y21 SB_BIG plane 9
12  // 85 x161y21 SB_BIG plane 9
00  // 86 x161y21 SB_DRIVE plane 10,9
48  // 87 x161y21 SB_BIG plane 10
12  // 88 x161y21 SB_BIG plane 10
48  // 89 x161y21 SB_BIG plane 11
12  // 90 x161y21 SB_BIG plane 11
00  // 91 x161y21 SB_DRIVE plane 12,11
48  // 92 x161y21 SB_BIG plane 12
12  // 93 x161y21 SB_BIG plane 12
A8  // 94 x162y22 SB_SML plane 1
82  // 95 x162y22 SB_SML plane 2,1
2A  // 96 x162y22 SB_SML plane 2
A8  // 97 x162y22 SB_SML plane 3
82  // 98 x162y22 SB_SML plane 4,3
2A  // 99 x162y22 SB_SML plane 4
A8  // 100 x162y22 SB_SML plane 5
82  // 101 x162y22 SB_SML plane 6,5
2A  // 102 x162y22 SB_SML plane 6
A8  // 103 x162y22 SB_SML plane 7
82  // 104 x162y22 SB_SML plane 8,7
2A  // 105 x162y22 SB_SML plane 8
A8  // 106 x162y22 SB_SML plane 9
82  // 107 x162y22 SB_SML plane 10,9
2A  // 108 x162y22 SB_SML plane 10
A8  // 109 x162y22 SB_SML plane 11
82  // 110 x162y22 SB_SML plane 12,11
2A  // 111 x162y22 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3364     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0C // y_sel: 23
B2 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 336C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y23
00  // 14 left_edge_EN1 at x-2y23
00  // 15 left_edge_EN2 at x-2y23
00  // 16 left_edge_EN0 at x-2y24
00  // 17 left_edge_EN1 at x-2y24
00  // 18 left_edge_EN2 at x-2y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y23 SB_BIG plane 1
12  // 65 x-1y23 SB_BIG plane 1
00  // 66 x-1y23 SB_DRIVE plane 2,1
48  // 67 x-1y23 SB_BIG plane 2
12  // 68 x-1y23 SB_BIG plane 2
48  // 69 x-1y23 SB_BIG plane 3
12  // 70 x-1y23 SB_BIG plane 3
00  // 71 x-1y23 SB_DRIVE plane 4,3
48  // 72 x-1y23 SB_BIG plane 4
12  // 73 x-1y23 SB_BIG plane 4
48  // 74 x-1y23 SB_BIG plane 5
12  // 75 x-1y23 SB_BIG plane 5
00  // 76 x-1y23 SB_DRIVE plane 6,5
48  // 77 x-1y23 SB_BIG plane 6
12  // 78 x-1y23 SB_BIG plane 6
48  // 79 x-1y23 SB_BIG plane 7
12  // 80 x-1y23 SB_BIG plane 7
00  // 81 x-1y23 SB_DRIVE plane 8,7
48  // 82 x-1y23 SB_BIG plane 8
12  // 83 x-1y23 SB_BIG plane 8
48  // 84 x-1y23 SB_BIG plane 9
12  // 85 x-1y23 SB_BIG plane 9
00  // 86 x-1y23 SB_DRIVE plane 10,9
48  // 87 x-1y23 SB_BIG plane 10
12  // 88 x-1y23 SB_BIG plane 10
48  // 89 x-1y23 SB_BIG plane 11
12  // 90 x-1y23 SB_BIG plane 11
00  // 91 x-1y23 SB_DRIVE plane 12,11
48  // 92 x-1y23 SB_BIG plane 12
12  // 93 x-1y23 SB_BIG plane 12
A8  // 94 x0y24 SB_SML plane 1
82  // 95 x0y24 SB_SML plane 2,1
2A  // 96 x0y24 SB_SML plane 2
A8  // 97 x0y24 SB_SML plane 3
82  // 98 x0y24 SB_SML plane 4,3
2A  // 99 x0y24 SB_SML plane 4
A8  // 100 x0y24 SB_SML plane 5
82  // 101 x0y24 SB_SML plane 6,5
2A  // 102 x0y24 SB_SML plane 6
A8  // 103 x0y24 SB_SML plane 7
82  // 104 x0y24 SB_SML plane 8,7
2A  // 105 x0y24 SB_SML plane 8
A8  // 106 x0y24 SB_SML plane 9
82  // 107 x0y24 SB_SML plane 10,9
2A  // 108 x0y24 SB_SML plane 10
A8  // 109 x0y24 SB_SML plane 11
82  // 110 x0y24 SB_SML plane 12,11
2A  // 111 x0y24 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y23
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 33E2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0C // y_sel: 23
9D // -- CRC low byte
FC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 33EA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y23
00  // 14 right_edge_EN1 at x163y23
00  // 15 right_edge_EN2 at x163y23
00  // 16 right_edge_EN0 at x163y24
00  // 17 right_edge_EN1 at x163y24
00  // 18 right_edge_EN2 at x163y24
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y24 SB_BIG plane 1
12  // 65 x162y24 SB_BIG plane 1
00  // 66 x162y24 SB_DRIVE plane 2,1
48  // 67 x162y24 SB_BIG plane 2
12  // 68 x162y24 SB_BIG plane 2
48  // 69 x162y24 SB_BIG plane 3
12  // 70 x162y24 SB_BIG plane 3
00  // 71 x162y24 SB_DRIVE plane 4,3
48  // 72 x162y24 SB_BIG plane 4
12  // 73 x162y24 SB_BIG plane 4
48  // 74 x162y24 SB_BIG plane 5
12  // 75 x162y24 SB_BIG plane 5
00  // 76 x162y24 SB_DRIVE plane 6,5
48  // 77 x162y24 SB_BIG plane 6
12  // 78 x162y24 SB_BIG plane 6
48  // 79 x162y24 SB_BIG plane 7
12  // 80 x162y24 SB_BIG plane 7
00  // 81 x162y24 SB_DRIVE plane 8,7
48  // 82 x162y24 SB_BIG plane 8
12  // 83 x162y24 SB_BIG plane 8
48  // 84 x162y24 SB_BIG plane 9
12  // 85 x162y24 SB_BIG plane 9
00  // 86 x162y24 SB_DRIVE plane 10,9
48  // 87 x162y24 SB_BIG plane 10
12  // 88 x162y24 SB_BIG plane 10
48  // 89 x162y24 SB_BIG plane 11
12  // 90 x162y24 SB_BIG plane 11
00  // 91 x162y24 SB_DRIVE plane 12,11
48  // 92 x162y24 SB_BIG plane 12
12  // 93 x162y24 SB_BIG plane 12
A8  // 94 x161y23 SB_SML plane 1
82  // 95 x161y23 SB_SML plane 2,1
2A  // 96 x161y23 SB_SML plane 2
A8  // 97 x161y23 SB_SML plane 3
82  // 98 x161y23 SB_SML plane 4,3
2A  // 99 x161y23 SB_SML plane 4
A8  // 100 x161y23 SB_SML plane 5
82  // 101 x161y23 SB_SML plane 6,5
2A  // 102 x161y23 SB_SML plane 6
A8  // 103 x161y23 SB_SML plane 7
82  // 104 x161y23 SB_SML plane 8,7
2A  // 105 x161y23 SB_SML plane 8
A8  // 106 x161y23 SB_SML plane 9
82  // 107 x161y23 SB_SML plane 10,9
2A  // 108 x161y23 SB_SML plane 10
A8  // 109 x161y23 SB_SML plane 11
82  // 110 x161y23 SB_SML plane 12,11
2A  // 111 x161y23 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3460     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0D // y_sel: 25
3B // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3468
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y25
00  // 14 left_edge_EN1 at x-2y25
00  // 15 left_edge_EN2 at x-2y25
00  // 16 left_edge_EN0 at x-2y26
00  // 17 left_edge_EN1 at x-2y26
00  // 18 left_edge_EN2 at x-2y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y26 SB_BIG plane 1
12  // 65 x0y26 SB_BIG plane 1
00  // 66 x0y26 SB_DRIVE plane 2,1
48  // 67 x0y26 SB_BIG plane 2
12  // 68 x0y26 SB_BIG plane 2
48  // 69 x0y26 SB_BIG plane 3
12  // 70 x0y26 SB_BIG plane 3
00  // 71 x0y26 SB_DRIVE plane 4,3
48  // 72 x0y26 SB_BIG plane 4
12  // 73 x0y26 SB_BIG plane 4
48  // 74 x0y26 SB_BIG plane 5
12  // 75 x0y26 SB_BIG plane 5
00  // 76 x0y26 SB_DRIVE plane 6,5
48  // 77 x0y26 SB_BIG plane 6
12  // 78 x0y26 SB_BIG plane 6
48  // 79 x0y26 SB_BIG plane 7
12  // 80 x0y26 SB_BIG plane 7
00  // 81 x0y26 SB_DRIVE plane 8,7
48  // 82 x0y26 SB_BIG plane 8
12  // 83 x0y26 SB_BIG plane 8
48  // 84 x0y26 SB_BIG plane 9
12  // 85 x0y26 SB_BIG plane 9
00  // 86 x0y26 SB_DRIVE plane 10,9
48  // 87 x0y26 SB_BIG plane 10
12  // 88 x0y26 SB_BIG plane 10
48  // 89 x0y26 SB_BIG plane 11
12  // 90 x0y26 SB_BIG plane 11
00  // 91 x0y26 SB_DRIVE plane 12,11
48  // 92 x0y26 SB_BIG plane 12
12  // 93 x0y26 SB_BIG plane 12
A8  // 94 x-1y25 SB_SML plane 1
82  // 95 x-1y25 SB_SML plane 2,1
2A  // 96 x-1y25 SB_SML plane 2
A8  // 97 x-1y25 SB_SML plane 3
82  // 98 x-1y25 SB_SML plane 4,3
2A  // 99 x-1y25 SB_SML plane 4
A8  // 100 x-1y25 SB_SML plane 5
82  // 101 x-1y25 SB_SML plane 6,5
2A  // 102 x-1y25 SB_SML plane 6
A8  // 103 x-1y25 SB_SML plane 7
82  // 104 x-1y25 SB_SML plane 8,7
2A  // 105 x-1y25 SB_SML plane 8
A8  // 106 x-1y25 SB_SML plane 9
82  // 107 x-1y25 SB_SML plane 10,9
2A  // 108 x-1y25 SB_SML plane 10
A8  // 109 x-1y25 SB_SML plane 11
82  // 110 x-1y25 SB_SML plane 12,11
2A  // 111 x-1y25 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y25
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 34DE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0D // y_sel: 25
14 // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 34E6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y25
00  // 14 right_edge_EN1 at x163y25
00  // 15 right_edge_EN2 at x163y25
00  // 16 right_edge_EN0 at x163y26
00  // 17 right_edge_EN1 at x163y26
00  // 18 right_edge_EN2 at x163y26
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y25 SB_BIG plane 1
12  // 65 x161y25 SB_BIG plane 1
00  // 66 x161y25 SB_DRIVE plane 2,1
48  // 67 x161y25 SB_BIG plane 2
12  // 68 x161y25 SB_BIG plane 2
48  // 69 x161y25 SB_BIG plane 3
12  // 70 x161y25 SB_BIG plane 3
00  // 71 x161y25 SB_DRIVE plane 4,3
48  // 72 x161y25 SB_BIG plane 4
12  // 73 x161y25 SB_BIG plane 4
48  // 74 x161y25 SB_BIG plane 5
12  // 75 x161y25 SB_BIG plane 5
00  // 76 x161y25 SB_DRIVE plane 6,5
48  // 77 x161y25 SB_BIG plane 6
12  // 78 x161y25 SB_BIG plane 6
48  // 79 x161y25 SB_BIG plane 7
12  // 80 x161y25 SB_BIG plane 7
00  // 81 x161y25 SB_DRIVE plane 8,7
48  // 82 x161y25 SB_BIG plane 8
12  // 83 x161y25 SB_BIG plane 8
48  // 84 x161y25 SB_BIG plane 9
12  // 85 x161y25 SB_BIG plane 9
00  // 86 x161y25 SB_DRIVE plane 10,9
48  // 87 x161y25 SB_BIG plane 10
12  // 88 x161y25 SB_BIG plane 10
48  // 89 x161y25 SB_BIG plane 11
12  // 90 x161y25 SB_BIG plane 11
00  // 91 x161y25 SB_DRIVE plane 12,11
48  // 92 x161y25 SB_BIG plane 12
12  // 93 x161y25 SB_BIG plane 12
A8  // 94 x162y26 SB_SML plane 1
82  // 95 x162y26 SB_SML plane 2,1
2A  // 96 x162y26 SB_SML plane 2
A8  // 97 x162y26 SB_SML plane 3
82  // 98 x162y26 SB_SML plane 4,3
2A  // 99 x162y26 SB_SML plane 4
A8  // 100 x162y26 SB_SML plane 5
82  // 101 x162y26 SB_SML plane 6,5
2A  // 102 x162y26 SB_SML plane 6
A8  // 103 x162y26 SB_SML plane 7
82  // 104 x162y26 SB_SML plane 8,7
2A  // 105 x162y26 SB_SML plane 8
A8  // 106 x162y26 SB_SML plane 9
82  // 107 x162y26 SB_SML plane 10,9
2A  // 108 x162y26 SB_SML plane 10
A8  // 109 x162y26 SB_SML plane 11
82  // 110 x162y26 SB_SML plane 12,11
2A  // 111 x162y26 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 355C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0E // y_sel: 27
A0 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3564
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y27
00  // 14 left_edge_EN1 at x-2y27
00  // 15 left_edge_EN2 at x-2y27
00  // 16 left_edge_EN0 at x-2y28
00  // 17 left_edge_EN1 at x-2y28
00  // 18 left_edge_EN2 at x-2y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y27 SB_BIG plane 1
12  // 65 x-1y27 SB_BIG plane 1
00  // 66 x-1y27 SB_DRIVE plane 2,1
48  // 67 x-1y27 SB_BIG plane 2
12  // 68 x-1y27 SB_BIG plane 2
48  // 69 x-1y27 SB_BIG plane 3
12  // 70 x-1y27 SB_BIG plane 3
00  // 71 x-1y27 SB_DRIVE plane 4,3
48  // 72 x-1y27 SB_BIG plane 4
12  // 73 x-1y27 SB_BIG plane 4
48  // 74 x-1y27 SB_BIG plane 5
12  // 75 x-1y27 SB_BIG plane 5
00  // 76 x-1y27 SB_DRIVE plane 6,5
48  // 77 x-1y27 SB_BIG plane 6
12  // 78 x-1y27 SB_BIG plane 6
48  // 79 x-1y27 SB_BIG plane 7
12  // 80 x-1y27 SB_BIG plane 7
00  // 81 x-1y27 SB_DRIVE plane 8,7
48  // 82 x-1y27 SB_BIG plane 8
12  // 83 x-1y27 SB_BIG plane 8
48  // 84 x-1y27 SB_BIG plane 9
12  // 85 x-1y27 SB_BIG plane 9
00  // 86 x-1y27 SB_DRIVE plane 10,9
48  // 87 x-1y27 SB_BIG plane 10
12  // 88 x-1y27 SB_BIG plane 10
48  // 89 x-1y27 SB_BIG plane 11
12  // 90 x-1y27 SB_BIG plane 11
00  // 91 x-1y27 SB_DRIVE plane 12,11
48  // 92 x-1y27 SB_BIG plane 12
12  // 93 x-1y27 SB_BIG plane 12
A8  // 94 x0y28 SB_SML plane 1
82  // 95 x0y28 SB_SML plane 2,1
2A  // 96 x0y28 SB_SML plane 2
A8  // 97 x0y28 SB_SML plane 3
82  // 98 x0y28 SB_SML plane 4,3
2A  // 99 x0y28 SB_SML plane 4
A8  // 100 x0y28 SB_SML plane 5
82  // 101 x0y28 SB_SML plane 6,5
2A  // 102 x0y28 SB_SML plane 6
A8  // 103 x0y28 SB_SML plane 7
82  // 104 x0y28 SB_SML plane 8,7
2A  // 105 x0y28 SB_SML plane 8
A8  // 106 x0y28 SB_SML plane 9
82  // 107 x0y28 SB_SML plane 10,9
2A  // 108 x0y28 SB_SML plane 10
A8  // 109 x0y28 SB_SML plane 11
82  // 110 x0y28 SB_SML plane 12,11
2A  // 111 x0y28 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y27
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 35DA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0E // y_sel: 27
8F // -- CRC low byte
DF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 35E2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y27
00  // 14 right_edge_EN1 at x163y27
00  // 15 right_edge_EN2 at x163y27
00  // 16 right_edge_EN0 at x163y28
00  // 17 right_edge_EN1 at x163y28
00  // 18 right_edge_EN2 at x163y28
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y28 SB_BIG plane 1
12  // 65 x162y28 SB_BIG plane 1
00  // 66 x162y28 SB_DRIVE plane 2,1
48  // 67 x162y28 SB_BIG plane 2
12  // 68 x162y28 SB_BIG plane 2
48  // 69 x162y28 SB_BIG plane 3
12  // 70 x162y28 SB_BIG plane 3
00  // 71 x162y28 SB_DRIVE plane 4,3
48  // 72 x162y28 SB_BIG plane 4
12  // 73 x162y28 SB_BIG plane 4
48  // 74 x162y28 SB_BIG plane 5
12  // 75 x162y28 SB_BIG plane 5
00  // 76 x162y28 SB_DRIVE plane 6,5
48  // 77 x162y28 SB_BIG plane 6
12  // 78 x162y28 SB_BIG plane 6
48  // 79 x162y28 SB_BIG plane 7
12  // 80 x162y28 SB_BIG plane 7
00  // 81 x162y28 SB_DRIVE plane 8,7
48  // 82 x162y28 SB_BIG plane 8
12  // 83 x162y28 SB_BIG plane 8
48  // 84 x162y28 SB_BIG plane 9
12  // 85 x162y28 SB_BIG plane 9
00  // 86 x162y28 SB_DRIVE plane 10,9
48  // 87 x162y28 SB_BIG plane 10
12  // 88 x162y28 SB_BIG plane 10
48  // 89 x162y28 SB_BIG plane 11
12  // 90 x162y28 SB_BIG plane 11
00  // 91 x162y28 SB_DRIVE plane 12,11
48  // 92 x162y28 SB_BIG plane 12
12  // 93 x162y28 SB_BIG plane 12
A8  // 94 x161y27 SB_SML plane 1
82  // 95 x161y27 SB_SML plane 2,1
2A  // 96 x161y27 SB_SML plane 2
A8  // 97 x161y27 SB_SML plane 3
82  // 98 x161y27 SB_SML plane 4,3
2A  // 99 x161y27 SB_SML plane 4
A8  // 100 x161y27 SB_SML plane 5
82  // 101 x161y27 SB_SML plane 6,5
2A  // 102 x161y27 SB_SML plane 6
A8  // 103 x161y27 SB_SML plane 7
82  // 104 x161y27 SB_SML plane 8,7
2A  // 105 x161y27 SB_SML plane 8
A8  // 106 x161y27 SB_SML plane 9
82  // 107 x161y27 SB_SML plane 10,9
2A  // 108 x161y27 SB_SML plane 10
A8  // 109 x161y27 SB_SML plane 11
82  // 110 x161y27 SB_SML plane 12,11
2A  // 111 x161y27 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3658     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
0F // y_sel: 29
29 // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3660
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y29
00  // 14 left_edge_EN1 at x-2y29
00  // 15 left_edge_EN2 at x-2y29
00  // 16 left_edge_EN0 at x-2y30
00  // 17 left_edge_EN1 at x-2y30
00  // 18 left_edge_EN2 at x-2y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y30 SB_BIG plane 1
12  // 65 x0y30 SB_BIG plane 1
00  // 66 x0y30 SB_DRIVE plane 2,1
48  // 67 x0y30 SB_BIG plane 2
12  // 68 x0y30 SB_BIG plane 2
48  // 69 x0y30 SB_BIG plane 3
12  // 70 x0y30 SB_BIG plane 3
00  // 71 x0y30 SB_DRIVE plane 4,3
48  // 72 x0y30 SB_BIG plane 4
12  // 73 x0y30 SB_BIG plane 4
48  // 74 x0y30 SB_BIG plane 5
12  // 75 x0y30 SB_BIG plane 5
00  // 76 x0y30 SB_DRIVE plane 6,5
48  // 77 x0y30 SB_BIG plane 6
12  // 78 x0y30 SB_BIG plane 6
48  // 79 x0y30 SB_BIG plane 7
12  // 80 x0y30 SB_BIG plane 7
00  // 81 x0y30 SB_DRIVE plane 8,7
48  // 82 x0y30 SB_BIG plane 8
12  // 83 x0y30 SB_BIG plane 8
48  // 84 x0y30 SB_BIG plane 9
12  // 85 x0y30 SB_BIG plane 9
00  // 86 x0y30 SB_DRIVE plane 10,9
48  // 87 x0y30 SB_BIG plane 10
12  // 88 x0y30 SB_BIG plane 10
48  // 89 x0y30 SB_BIG plane 11
12  // 90 x0y30 SB_BIG plane 11
00  // 91 x0y30 SB_DRIVE plane 12,11
48  // 92 x0y30 SB_BIG plane 12
12  // 93 x0y30 SB_BIG plane 12
A8  // 94 x-1y29 SB_SML plane 1
82  // 95 x-1y29 SB_SML plane 2,1
2A  // 96 x-1y29 SB_SML plane 2
A8  // 97 x-1y29 SB_SML plane 3
82  // 98 x-1y29 SB_SML plane 4,3
2A  // 99 x-1y29 SB_SML plane 4
A8  // 100 x-1y29 SB_SML plane 5
82  // 101 x-1y29 SB_SML plane 6,5
2A  // 102 x-1y29 SB_SML plane 6
A8  // 103 x-1y29 SB_SML plane 7
82  // 104 x-1y29 SB_SML plane 8,7
2A  // 105 x-1y29 SB_SML plane 8
A8  // 106 x-1y29 SB_SML plane 9
82  // 107 x-1y29 SB_SML plane 10,9
2A  // 108 x-1y29 SB_SML plane 10
A8  // 109 x-1y29 SB_SML plane 11
82  // 110 x-1y29 SB_SML plane 12,11
2A  // 111 x-1y29 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y29
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 36D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
0F // y_sel: 29
06 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 36DE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y29
00  // 14 right_edge_EN1 at x163y29
00  // 15 right_edge_EN2 at x163y29
00  // 16 right_edge_EN0 at x163y30
00  // 17 right_edge_EN1 at x163y30
00  // 18 right_edge_EN2 at x163y30
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y29 SB_BIG plane 1
12  // 65 x161y29 SB_BIG plane 1
00  // 66 x161y29 SB_DRIVE plane 2,1
48  // 67 x161y29 SB_BIG plane 2
12  // 68 x161y29 SB_BIG plane 2
48  // 69 x161y29 SB_BIG plane 3
12  // 70 x161y29 SB_BIG plane 3
00  // 71 x161y29 SB_DRIVE plane 4,3
48  // 72 x161y29 SB_BIG plane 4
12  // 73 x161y29 SB_BIG plane 4
48  // 74 x161y29 SB_BIG plane 5
12  // 75 x161y29 SB_BIG plane 5
00  // 76 x161y29 SB_DRIVE plane 6,5
48  // 77 x161y29 SB_BIG plane 6
12  // 78 x161y29 SB_BIG plane 6
48  // 79 x161y29 SB_BIG plane 7
12  // 80 x161y29 SB_BIG plane 7
00  // 81 x161y29 SB_DRIVE plane 8,7
48  // 82 x161y29 SB_BIG plane 8
12  // 83 x161y29 SB_BIG plane 8
48  // 84 x161y29 SB_BIG plane 9
12  // 85 x161y29 SB_BIG plane 9
00  // 86 x161y29 SB_DRIVE plane 10,9
48  // 87 x161y29 SB_BIG plane 10
12  // 88 x161y29 SB_BIG plane 10
48  // 89 x161y29 SB_BIG plane 11
12  // 90 x161y29 SB_BIG plane 11
00  // 91 x161y29 SB_DRIVE plane 12,11
48  // 92 x161y29 SB_BIG plane 12
12  // 93 x161y29 SB_BIG plane 12
A8  // 94 x162y30 SB_SML plane 1
82  // 95 x162y30 SB_SML plane 2,1
2A  // 96 x162y30 SB_SML plane 2
A8  // 97 x162y30 SB_SML plane 3
82  // 98 x162y30 SB_SML plane 4,3
2A  // 99 x162y30 SB_SML plane 4
A8  // 100 x162y30 SB_SML plane 5
82  // 101 x162y30 SB_SML plane 6,5
2A  // 102 x162y30 SB_SML plane 6
A8  // 103 x162y30 SB_SML plane 7
82  // 104 x162y30 SB_SML plane 8,7
2A  // 105 x162y30 SB_SML plane 8
A8  // 106 x162y30 SB_SML plane 9
82  // 107 x162y30 SB_SML plane 10,9
2A  // 108 x162y30 SB_SML plane 10
A8  // 109 x162y30 SB_SML plane 11
82  // 110 x162y30 SB_SML plane 12,11
2A  // 111 x162y30 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3754     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
10 // y_sel: 31
5F // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 375C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y31
00  // 14 left_edge_EN1 at x-2y31
00  // 15 left_edge_EN2 at x-2y31
00  // 16 left_edge_EN0 at x-2y32
00  // 17 left_edge_EN1 at x-2y32
00  // 18 left_edge_EN2 at x-2y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y31 SB_BIG plane 1
12  // 65 x-1y31 SB_BIG plane 1
00  // 66 x-1y31 SB_DRIVE plane 2,1
48  // 67 x-1y31 SB_BIG plane 2
12  // 68 x-1y31 SB_BIG plane 2
48  // 69 x-1y31 SB_BIG plane 3
12  // 70 x-1y31 SB_BIG plane 3
00  // 71 x-1y31 SB_DRIVE plane 4,3
48  // 72 x-1y31 SB_BIG plane 4
12  // 73 x-1y31 SB_BIG plane 4
48  // 74 x-1y31 SB_BIG plane 5
12  // 75 x-1y31 SB_BIG plane 5
00  // 76 x-1y31 SB_DRIVE plane 6,5
48  // 77 x-1y31 SB_BIG plane 6
12  // 78 x-1y31 SB_BIG plane 6
48  // 79 x-1y31 SB_BIG plane 7
12  // 80 x-1y31 SB_BIG plane 7
00  // 81 x-1y31 SB_DRIVE plane 8,7
48  // 82 x-1y31 SB_BIG plane 8
12  // 83 x-1y31 SB_BIG plane 8
48  // 84 x-1y31 SB_BIG plane 9
12  // 85 x-1y31 SB_BIG plane 9
00  // 86 x-1y31 SB_DRIVE plane 10,9
48  // 87 x-1y31 SB_BIG plane 10
12  // 88 x-1y31 SB_BIG plane 10
48  // 89 x-1y31 SB_BIG plane 11
12  // 90 x-1y31 SB_BIG plane 11
00  // 91 x-1y31 SB_DRIVE plane 12,11
48  // 92 x-1y31 SB_BIG plane 12
12  // 93 x-1y31 SB_BIG plane 12
A8  // 94 x0y32 SB_SML plane 1
82  // 95 x0y32 SB_SML plane 2,1
2A  // 96 x0y32 SB_SML plane 2
A8  // 97 x0y32 SB_SML plane 3
82  // 98 x0y32 SB_SML plane 4,3
2A  // 99 x0y32 SB_SML plane 4
A8  // 100 x0y32 SB_SML plane 5
82  // 101 x0y32 SB_SML plane 6,5
2A  // 102 x0y32 SB_SML plane 6
A8  // 103 x0y32 SB_SML plane 7
82  // 104 x0y32 SB_SML plane 8,7
2A  // 105 x0y32 SB_SML plane 8
A8  // 106 x0y32 SB_SML plane 9
82  // 107 x0y32 SB_SML plane 10,9
2A  // 108 x0y32 SB_SML plane 10
A8  // 109 x0y32 SB_SML plane 11
82  // 110 x0y32 SB_SML plane 12,11
2A  // 111 x0y32 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y31
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 37D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
10 // y_sel: 31
70 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 37DA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y31
00  // 14 right_edge_EN1 at x163y31
00  // 15 right_edge_EN2 at x163y31
00  // 16 right_edge_EN0 at x163y32
00  // 17 right_edge_EN1 at x163y32
00  // 18 right_edge_EN2 at x163y32
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y32 SB_BIG plane 1
12  // 65 x162y32 SB_BIG plane 1
00  // 66 x162y32 SB_DRIVE plane 2,1
48  // 67 x162y32 SB_BIG plane 2
12  // 68 x162y32 SB_BIG plane 2
48  // 69 x162y32 SB_BIG plane 3
12  // 70 x162y32 SB_BIG plane 3
00  // 71 x162y32 SB_DRIVE plane 4,3
48  // 72 x162y32 SB_BIG plane 4
12  // 73 x162y32 SB_BIG plane 4
48  // 74 x162y32 SB_BIG plane 5
12  // 75 x162y32 SB_BIG plane 5
00  // 76 x162y32 SB_DRIVE plane 6,5
48  // 77 x162y32 SB_BIG plane 6
12  // 78 x162y32 SB_BIG plane 6
48  // 79 x162y32 SB_BIG plane 7
12  // 80 x162y32 SB_BIG plane 7
00  // 81 x162y32 SB_DRIVE plane 8,7
48  // 82 x162y32 SB_BIG plane 8
12  // 83 x162y32 SB_BIG plane 8
48  // 84 x162y32 SB_BIG plane 9
12  // 85 x162y32 SB_BIG plane 9
00  // 86 x162y32 SB_DRIVE plane 10,9
48  // 87 x162y32 SB_BIG plane 10
12  // 88 x162y32 SB_BIG plane 10
48  // 89 x162y32 SB_BIG plane 11
12  // 90 x162y32 SB_BIG plane 11
00  // 91 x162y32 SB_DRIVE plane 12,11
48  // 92 x162y32 SB_BIG plane 12
12  // 93 x162y32 SB_BIG plane 12
A8  // 94 x161y31 SB_SML plane 1
82  // 95 x161y31 SB_SML plane 2,1
2A  // 96 x161y31 SB_SML plane 2
A8  // 97 x161y31 SB_SML plane 3
82  // 98 x161y31 SB_SML plane 4,3
2A  // 99 x161y31 SB_SML plane 4
A8  // 100 x161y31 SB_SML plane 5
82  // 101 x161y31 SB_SML plane 6,5
2A  // 102 x161y31 SB_SML plane 6
A8  // 103 x161y31 SB_SML plane 7
82  // 104 x161y31 SB_SML plane 8,7
2A  // 105 x161y31 SB_SML plane 8
A8  // 106 x161y31 SB_SML plane 9
82  // 107 x161y31 SB_SML plane 10,9
2A  // 108 x161y31 SB_SML plane 10
A8  // 109 x161y31 SB_SML plane 11
82  // 110 x161y31 SB_SML plane 12,11
2A  // 111 x161y31 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3850     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
11 // y_sel: 33
D6 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3858
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y33
00  // 14 left_edge_EN1 at x-2y33
00  // 15 left_edge_EN2 at x-2y33
00  // 16 left_edge_EN0 at x-2y34
00  // 17 left_edge_EN1 at x-2y34
00  // 18 left_edge_EN2 at x-2y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y34 SB_BIG plane 1
12  // 65 x0y34 SB_BIG plane 1
00  // 66 x0y34 SB_DRIVE plane 2,1
48  // 67 x0y34 SB_BIG plane 2
12  // 68 x0y34 SB_BIG plane 2
48  // 69 x0y34 SB_BIG plane 3
12  // 70 x0y34 SB_BIG plane 3
00  // 71 x0y34 SB_DRIVE plane 4,3
48  // 72 x0y34 SB_BIG plane 4
12  // 73 x0y34 SB_BIG plane 4
48  // 74 x0y34 SB_BIG plane 5
12  // 75 x0y34 SB_BIG plane 5
00  // 76 x0y34 SB_DRIVE plane 6,5
48  // 77 x0y34 SB_BIG plane 6
12  // 78 x0y34 SB_BIG plane 6
48  // 79 x0y34 SB_BIG plane 7
12  // 80 x0y34 SB_BIG plane 7
00  // 81 x0y34 SB_DRIVE plane 8,7
48  // 82 x0y34 SB_BIG plane 8
12  // 83 x0y34 SB_BIG plane 8
48  // 84 x0y34 SB_BIG plane 9
12  // 85 x0y34 SB_BIG plane 9
00  // 86 x0y34 SB_DRIVE plane 10,9
48  // 87 x0y34 SB_BIG plane 10
12  // 88 x0y34 SB_BIG plane 10
48  // 89 x0y34 SB_BIG plane 11
12  // 90 x0y34 SB_BIG plane 11
00  // 91 x0y34 SB_DRIVE plane 12,11
48  // 92 x0y34 SB_BIG plane 12
12  // 93 x0y34 SB_BIG plane 12
A8  // 94 x-1y33 SB_SML plane 1
82  // 95 x-1y33 SB_SML plane 2,1
2A  // 96 x-1y33 SB_SML plane 2
A8  // 97 x-1y33 SB_SML plane 3
82  // 98 x-1y33 SB_SML plane 4,3
2A  // 99 x-1y33 SB_SML plane 4
A8  // 100 x-1y33 SB_SML plane 5
82  // 101 x-1y33 SB_SML plane 6,5
2A  // 102 x-1y33 SB_SML plane 6
A8  // 103 x-1y33 SB_SML plane 7
82  // 104 x-1y33 SB_SML plane 8,7
2A  // 105 x-1y33 SB_SML plane 8
A8  // 106 x-1y33 SB_SML plane 9
82  // 107 x-1y33 SB_SML plane 10,9
2A  // 108 x-1y33 SB_SML plane 10
A8  // 109 x-1y33 SB_SML plane 11
82  // 110 x-1y33 SB_SML plane 12,11
2A  // 111 x-1y33 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y33
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 38CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
11 // y_sel: 33
F9 // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 38D6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y33
00  // 14 right_edge_EN1 at x163y33
00  // 15 right_edge_EN2 at x163y33
00  // 16 right_edge_EN0 at x163y34
00  // 17 right_edge_EN1 at x163y34
00  // 18 right_edge_EN2 at x163y34
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y33 SB_BIG plane 1
12  // 65 x161y33 SB_BIG plane 1
00  // 66 x161y33 SB_DRIVE plane 2,1
48  // 67 x161y33 SB_BIG plane 2
12  // 68 x161y33 SB_BIG plane 2
48  // 69 x161y33 SB_BIG plane 3
12  // 70 x161y33 SB_BIG plane 3
00  // 71 x161y33 SB_DRIVE plane 4,3
48  // 72 x161y33 SB_BIG plane 4
12  // 73 x161y33 SB_BIG plane 4
48  // 74 x161y33 SB_BIG plane 5
12  // 75 x161y33 SB_BIG plane 5
00  // 76 x161y33 SB_DRIVE plane 6,5
48  // 77 x161y33 SB_BIG plane 6
12  // 78 x161y33 SB_BIG plane 6
48  // 79 x161y33 SB_BIG plane 7
12  // 80 x161y33 SB_BIG plane 7
00  // 81 x161y33 SB_DRIVE plane 8,7
48  // 82 x161y33 SB_BIG plane 8
12  // 83 x161y33 SB_BIG plane 8
48  // 84 x161y33 SB_BIG plane 9
12  // 85 x161y33 SB_BIG plane 9
00  // 86 x161y33 SB_DRIVE plane 10,9
48  // 87 x161y33 SB_BIG plane 10
12  // 88 x161y33 SB_BIG plane 10
48  // 89 x161y33 SB_BIG plane 11
12  // 90 x161y33 SB_BIG plane 11
00  // 91 x161y33 SB_DRIVE plane 12,11
48  // 92 x161y33 SB_BIG plane 12
12  // 93 x161y33 SB_BIG plane 12
A8  // 94 x162y34 SB_SML plane 1
82  // 95 x162y34 SB_SML plane 2,1
2A  // 96 x162y34 SB_SML plane 2
A8  // 97 x162y34 SB_SML plane 3
82  // 98 x162y34 SB_SML plane 4,3
2A  // 99 x162y34 SB_SML plane 4
A8  // 100 x162y34 SB_SML plane 5
82  // 101 x162y34 SB_SML plane 6,5
2A  // 102 x162y34 SB_SML plane 6
A8  // 103 x162y34 SB_SML plane 7
82  // 104 x162y34 SB_SML plane 8,7
2A  // 105 x162y34 SB_SML plane 8
A8  // 106 x162y34 SB_SML plane 9
82  // 107 x162y34 SB_SML plane 10,9
2A  // 108 x162y34 SB_SML plane 10
A8  // 109 x162y34 SB_SML plane 11
82  // 110 x162y34 SB_SML plane 12,11
2A  // 111 x162y34 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 394C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
12 // y_sel: 35
4D // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3954
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y35
00  // 14 left_edge_EN1 at x-2y35
00  // 15 left_edge_EN2 at x-2y35
00  // 16 left_edge_EN0 at x-2y36
00  // 17 left_edge_EN1 at x-2y36
00  // 18 left_edge_EN2 at x-2y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y35 SB_BIG plane 1
12  // 65 x-1y35 SB_BIG plane 1
00  // 66 x-1y35 SB_DRIVE plane 2,1
48  // 67 x-1y35 SB_BIG plane 2
12  // 68 x-1y35 SB_BIG plane 2
48  // 69 x-1y35 SB_BIG plane 3
12  // 70 x-1y35 SB_BIG plane 3
00  // 71 x-1y35 SB_DRIVE plane 4,3
48  // 72 x-1y35 SB_BIG plane 4
12  // 73 x-1y35 SB_BIG plane 4
48  // 74 x-1y35 SB_BIG plane 5
12  // 75 x-1y35 SB_BIG plane 5
00  // 76 x-1y35 SB_DRIVE plane 6,5
48  // 77 x-1y35 SB_BIG plane 6
12  // 78 x-1y35 SB_BIG plane 6
48  // 79 x-1y35 SB_BIG plane 7
12  // 80 x-1y35 SB_BIG plane 7
00  // 81 x-1y35 SB_DRIVE plane 8,7
48  // 82 x-1y35 SB_BIG plane 8
12  // 83 x-1y35 SB_BIG plane 8
48  // 84 x-1y35 SB_BIG plane 9
12  // 85 x-1y35 SB_BIG plane 9
00  // 86 x-1y35 SB_DRIVE plane 10,9
48  // 87 x-1y35 SB_BIG plane 10
12  // 88 x-1y35 SB_BIG plane 10
48  // 89 x-1y35 SB_BIG plane 11
12  // 90 x-1y35 SB_BIG plane 11
00  // 91 x-1y35 SB_DRIVE plane 12,11
48  // 92 x-1y35 SB_BIG plane 12
12  // 93 x-1y35 SB_BIG plane 12
A8  // 94 x0y36 SB_SML plane 1
82  // 95 x0y36 SB_SML plane 2,1
2A  // 96 x0y36 SB_SML plane 2
A8  // 97 x0y36 SB_SML plane 3
82  // 98 x0y36 SB_SML plane 4,3
2A  // 99 x0y36 SB_SML plane 4
A8  // 100 x0y36 SB_SML plane 5
82  // 101 x0y36 SB_SML plane 6,5
2A  // 102 x0y36 SB_SML plane 6
A8  // 103 x0y36 SB_SML plane 7
82  // 104 x0y36 SB_SML plane 8,7
2A  // 105 x0y36 SB_SML plane 8
A8  // 106 x0y36 SB_SML plane 9
82  // 107 x0y36 SB_SML plane 10,9
2A  // 108 x0y36 SB_SML plane 10
A8  // 109 x0y36 SB_SML plane 11
82  // 110 x0y36 SB_SML plane 12,11
2A  // 111 x0y36 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y35
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 39CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
12 // y_sel: 35
62 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 39D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y35
00  // 14 right_edge_EN1 at x163y35
00  // 15 right_edge_EN2 at x163y35
00  // 16 right_edge_EN0 at x163y36
00  // 17 right_edge_EN1 at x163y36
00  // 18 right_edge_EN2 at x163y36
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y36 SB_BIG plane 1
12  // 65 x162y36 SB_BIG plane 1
00  // 66 x162y36 SB_DRIVE plane 2,1
48  // 67 x162y36 SB_BIG plane 2
12  // 68 x162y36 SB_BIG plane 2
48  // 69 x162y36 SB_BIG plane 3
12  // 70 x162y36 SB_BIG plane 3
00  // 71 x162y36 SB_DRIVE plane 4,3
48  // 72 x162y36 SB_BIG plane 4
12  // 73 x162y36 SB_BIG plane 4
48  // 74 x162y36 SB_BIG plane 5
12  // 75 x162y36 SB_BIG plane 5
00  // 76 x162y36 SB_DRIVE plane 6,5
48  // 77 x162y36 SB_BIG plane 6
12  // 78 x162y36 SB_BIG plane 6
48  // 79 x162y36 SB_BIG plane 7
12  // 80 x162y36 SB_BIG plane 7
00  // 81 x162y36 SB_DRIVE plane 8,7
48  // 82 x162y36 SB_BIG plane 8
12  // 83 x162y36 SB_BIG plane 8
48  // 84 x162y36 SB_BIG plane 9
12  // 85 x162y36 SB_BIG plane 9
00  // 86 x162y36 SB_DRIVE plane 10,9
48  // 87 x162y36 SB_BIG plane 10
12  // 88 x162y36 SB_BIG plane 10
48  // 89 x162y36 SB_BIG plane 11
12  // 90 x162y36 SB_BIG plane 11
00  // 91 x162y36 SB_DRIVE plane 12,11
48  // 92 x162y36 SB_BIG plane 12
12  // 93 x162y36 SB_BIG plane 12
A8  // 94 x161y35 SB_SML plane 1
82  // 95 x161y35 SB_SML plane 2,1
2A  // 96 x161y35 SB_SML plane 2
A8  // 97 x161y35 SB_SML plane 3
82  // 98 x161y35 SB_SML plane 4,3
2A  // 99 x161y35 SB_SML plane 4
A8  // 100 x161y35 SB_SML plane 5
82  // 101 x161y35 SB_SML plane 6,5
2A  // 102 x161y35 SB_SML plane 6
A8  // 103 x161y35 SB_SML plane 7
82  // 104 x161y35 SB_SML plane 8,7
2A  // 105 x161y35 SB_SML plane 8
A8  // 106 x161y35 SB_SML plane 9
82  // 107 x161y35 SB_SML plane 10,9
2A  // 108 x161y35 SB_SML plane 10
A8  // 109 x161y35 SB_SML plane 11
82  // 110 x161y35 SB_SML plane 12,11
2A  // 111 x161y35 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3A48     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
13 // y_sel: 37
C4 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3A50
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y37
00  // 14 left_edge_EN1 at x-2y37
00  // 15 left_edge_EN2 at x-2y37
00  // 16 left_edge_EN0 at x-2y38
00  // 17 left_edge_EN1 at x-2y38
00  // 18 left_edge_EN2 at x-2y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y38 SB_BIG plane 1
12  // 65 x0y38 SB_BIG plane 1
00  // 66 x0y38 SB_DRIVE plane 2,1
48  // 67 x0y38 SB_BIG plane 2
12  // 68 x0y38 SB_BIG plane 2
48  // 69 x0y38 SB_BIG plane 3
12  // 70 x0y38 SB_BIG plane 3
00  // 71 x0y38 SB_DRIVE plane 4,3
48  // 72 x0y38 SB_BIG plane 4
12  // 73 x0y38 SB_BIG plane 4
48  // 74 x0y38 SB_BIG plane 5
12  // 75 x0y38 SB_BIG plane 5
00  // 76 x0y38 SB_DRIVE plane 6,5
48  // 77 x0y38 SB_BIG plane 6
12  // 78 x0y38 SB_BIG plane 6
48  // 79 x0y38 SB_BIG plane 7
12  // 80 x0y38 SB_BIG plane 7
00  // 81 x0y38 SB_DRIVE plane 8,7
48  // 82 x0y38 SB_BIG plane 8
12  // 83 x0y38 SB_BIG plane 8
48  // 84 x0y38 SB_BIG plane 9
12  // 85 x0y38 SB_BIG plane 9
00  // 86 x0y38 SB_DRIVE plane 10,9
48  // 87 x0y38 SB_BIG plane 10
12  // 88 x0y38 SB_BIG plane 10
48  // 89 x0y38 SB_BIG plane 11
12  // 90 x0y38 SB_BIG plane 11
00  // 91 x0y38 SB_DRIVE plane 12,11
48  // 92 x0y38 SB_BIG plane 12
12  // 93 x0y38 SB_BIG plane 12
A8  // 94 x-1y37 SB_SML plane 1
82  // 95 x-1y37 SB_SML plane 2,1
2A  // 96 x-1y37 SB_SML plane 2
A8  // 97 x-1y37 SB_SML plane 3
82  // 98 x-1y37 SB_SML plane 4,3
2A  // 99 x-1y37 SB_SML plane 4
A8  // 100 x-1y37 SB_SML plane 5
82  // 101 x-1y37 SB_SML plane 6,5
2A  // 102 x-1y37 SB_SML plane 6
A8  // 103 x-1y37 SB_SML plane 7
82  // 104 x-1y37 SB_SML plane 8,7
2A  // 105 x-1y37 SB_SML plane 8
A8  // 106 x-1y37 SB_SML plane 9
82  // 107 x-1y37 SB_SML plane 10,9
2A  // 108 x-1y37 SB_SML plane 10
A8  // 109 x-1y37 SB_SML plane 11
82  // 110 x-1y37 SB_SML plane 12,11
2A  // 111 x-1y37 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y37
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3AC6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
13 // y_sel: 37
EB // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3ACE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y37
00  // 14 right_edge_EN1 at x163y37
00  // 15 right_edge_EN2 at x163y37
00  // 16 right_edge_EN0 at x163y38
00  // 17 right_edge_EN1 at x163y38
00  // 18 right_edge_EN2 at x163y38
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y37 SB_BIG plane 1
12  // 65 x161y37 SB_BIG plane 1
00  // 66 x161y37 SB_DRIVE plane 2,1
48  // 67 x161y37 SB_BIG plane 2
12  // 68 x161y37 SB_BIG plane 2
48  // 69 x161y37 SB_BIG plane 3
12  // 70 x161y37 SB_BIG plane 3
00  // 71 x161y37 SB_DRIVE plane 4,3
48  // 72 x161y37 SB_BIG plane 4
12  // 73 x161y37 SB_BIG plane 4
48  // 74 x161y37 SB_BIG plane 5
12  // 75 x161y37 SB_BIG plane 5
00  // 76 x161y37 SB_DRIVE plane 6,5
48  // 77 x161y37 SB_BIG plane 6
12  // 78 x161y37 SB_BIG plane 6
48  // 79 x161y37 SB_BIG plane 7
12  // 80 x161y37 SB_BIG plane 7
00  // 81 x161y37 SB_DRIVE plane 8,7
48  // 82 x161y37 SB_BIG plane 8
12  // 83 x161y37 SB_BIG plane 8
48  // 84 x161y37 SB_BIG plane 9
12  // 85 x161y37 SB_BIG plane 9
00  // 86 x161y37 SB_DRIVE plane 10,9
48  // 87 x161y37 SB_BIG plane 10
12  // 88 x161y37 SB_BIG plane 10
48  // 89 x161y37 SB_BIG plane 11
12  // 90 x161y37 SB_BIG plane 11
00  // 91 x161y37 SB_DRIVE plane 12,11
48  // 92 x161y37 SB_BIG plane 12
12  // 93 x161y37 SB_BIG plane 12
A8  // 94 x162y38 SB_SML plane 1
82  // 95 x162y38 SB_SML plane 2,1
2A  // 96 x162y38 SB_SML plane 2
A8  // 97 x162y38 SB_SML plane 3
82  // 98 x162y38 SB_SML plane 4,3
2A  // 99 x162y38 SB_SML plane 4
A8  // 100 x162y38 SB_SML plane 5
82  // 101 x162y38 SB_SML plane 6,5
2A  // 102 x162y38 SB_SML plane 6
A8  // 103 x162y38 SB_SML plane 7
82  // 104 x162y38 SB_SML plane 8,7
2A  // 105 x162y38 SB_SML plane 8
A8  // 106 x162y38 SB_SML plane 9
82  // 107 x162y38 SB_SML plane 10,9
2A  // 108 x162y38 SB_SML plane 10
A8  // 109 x162y38 SB_SML plane 11
82  // 110 x162y38 SB_SML plane 12,11
2A  // 111 x162y38 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3B44     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
14 // y_sel: 39
7B // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3B4C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y39
00  // 14 left_edge_EN1 at x-2y39
00  // 15 left_edge_EN2 at x-2y39
00  // 16 left_edge_EN0 at x-2y40
00  // 17 left_edge_EN1 at x-2y40
00  // 18 left_edge_EN2 at x-2y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y39 SB_BIG plane 1
12  // 65 x-1y39 SB_BIG plane 1
00  // 66 x-1y39 SB_DRIVE plane 2,1
48  // 67 x-1y39 SB_BIG plane 2
12  // 68 x-1y39 SB_BIG plane 2
48  // 69 x-1y39 SB_BIG plane 3
12  // 70 x-1y39 SB_BIG plane 3
00  // 71 x-1y39 SB_DRIVE plane 4,3
48  // 72 x-1y39 SB_BIG plane 4
12  // 73 x-1y39 SB_BIG plane 4
48  // 74 x-1y39 SB_BIG plane 5
12  // 75 x-1y39 SB_BIG plane 5
00  // 76 x-1y39 SB_DRIVE plane 6,5
48  // 77 x-1y39 SB_BIG plane 6
12  // 78 x-1y39 SB_BIG plane 6
48  // 79 x-1y39 SB_BIG plane 7
12  // 80 x-1y39 SB_BIG plane 7
00  // 81 x-1y39 SB_DRIVE plane 8,7
48  // 82 x-1y39 SB_BIG plane 8
12  // 83 x-1y39 SB_BIG plane 8
48  // 84 x-1y39 SB_BIG plane 9
12  // 85 x-1y39 SB_BIG plane 9
00  // 86 x-1y39 SB_DRIVE plane 10,9
48  // 87 x-1y39 SB_BIG plane 10
12  // 88 x-1y39 SB_BIG plane 10
48  // 89 x-1y39 SB_BIG plane 11
12  // 90 x-1y39 SB_BIG plane 11
00  // 91 x-1y39 SB_DRIVE plane 12,11
48  // 92 x-1y39 SB_BIG plane 12
12  // 93 x-1y39 SB_BIG plane 12
A8  // 94 x0y40 SB_SML plane 1
82  // 95 x0y40 SB_SML plane 2,1
2A  // 96 x0y40 SB_SML plane 2
A8  // 97 x0y40 SB_SML plane 3
82  // 98 x0y40 SB_SML plane 4,3
2A  // 99 x0y40 SB_SML plane 4
A8  // 100 x0y40 SB_SML plane 5
82  // 101 x0y40 SB_SML plane 6,5
2A  // 102 x0y40 SB_SML plane 6
A8  // 103 x0y40 SB_SML plane 7
82  // 104 x0y40 SB_SML plane 8,7
2A  // 105 x0y40 SB_SML plane 8
A8  // 106 x0y40 SB_SML plane 9
82  // 107 x0y40 SB_SML plane 10,9
2A  // 108 x0y40 SB_SML plane 10
A8  // 109 x0y40 SB_SML plane 11
82  // 110 x0y40 SB_SML plane 12,11
2A  // 111 x0y40 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y39
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3BC2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
14 // y_sel: 39
54 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3BCA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y39
00  // 14 right_edge_EN1 at x163y39
00  // 15 right_edge_EN2 at x163y39
00  // 16 right_edge_EN0 at x163y40
00  // 17 right_edge_EN1 at x163y40
00  // 18 right_edge_EN2 at x163y40
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y40 SB_BIG plane 1
12  // 65 x162y40 SB_BIG plane 1
00  // 66 x162y40 SB_DRIVE plane 2,1
48  // 67 x162y40 SB_BIG plane 2
12  // 68 x162y40 SB_BIG plane 2
48  // 69 x162y40 SB_BIG plane 3
12  // 70 x162y40 SB_BIG plane 3
00  // 71 x162y40 SB_DRIVE plane 4,3
48  // 72 x162y40 SB_BIG plane 4
12  // 73 x162y40 SB_BIG plane 4
48  // 74 x162y40 SB_BIG plane 5
12  // 75 x162y40 SB_BIG plane 5
00  // 76 x162y40 SB_DRIVE plane 6,5
48  // 77 x162y40 SB_BIG plane 6
12  // 78 x162y40 SB_BIG plane 6
48  // 79 x162y40 SB_BIG plane 7
12  // 80 x162y40 SB_BIG plane 7
00  // 81 x162y40 SB_DRIVE plane 8,7
48  // 82 x162y40 SB_BIG plane 8
12  // 83 x162y40 SB_BIG plane 8
48  // 84 x162y40 SB_BIG plane 9
12  // 85 x162y40 SB_BIG plane 9
00  // 86 x162y40 SB_DRIVE plane 10,9
48  // 87 x162y40 SB_BIG plane 10
12  // 88 x162y40 SB_BIG plane 10
48  // 89 x162y40 SB_BIG plane 11
12  // 90 x162y40 SB_BIG plane 11
00  // 91 x162y40 SB_DRIVE plane 12,11
48  // 92 x162y40 SB_BIG plane 12
12  // 93 x162y40 SB_BIG plane 12
A8  // 94 x161y39 SB_SML plane 1
82  // 95 x161y39 SB_SML plane 2,1
2A  // 96 x161y39 SB_SML plane 2
A8  // 97 x161y39 SB_SML plane 3
82  // 98 x161y39 SB_SML plane 4,3
2A  // 99 x161y39 SB_SML plane 4
A8  // 100 x161y39 SB_SML plane 5
82  // 101 x161y39 SB_SML plane 6,5
2A  // 102 x161y39 SB_SML plane 6
A8  // 103 x161y39 SB_SML plane 7
82  // 104 x161y39 SB_SML plane 8,7
2A  // 105 x161y39 SB_SML plane 8
A8  // 106 x161y39 SB_SML plane 9
82  // 107 x161y39 SB_SML plane 10,9
2A  // 108 x161y39 SB_SML plane 10
A8  // 109 x161y39 SB_SML plane 11
82  // 110 x161y39 SB_SML plane 12,11
2A  // 111 x161y39 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3C40     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
15 // y_sel: 41
F2 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3C48
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y41
00  // 14 left_edge_EN1 at x-2y41
00  // 15 left_edge_EN2 at x-2y41
00  // 16 left_edge_EN0 at x-2y42
00  // 17 left_edge_EN1 at x-2y42
00  // 18 left_edge_EN2 at x-2y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y42 SB_BIG plane 1
12  // 65 x0y42 SB_BIG plane 1
00  // 66 x0y42 SB_DRIVE plane 2,1
48  // 67 x0y42 SB_BIG plane 2
12  // 68 x0y42 SB_BIG plane 2
48  // 69 x0y42 SB_BIG plane 3
12  // 70 x0y42 SB_BIG plane 3
00  // 71 x0y42 SB_DRIVE plane 4,3
48  // 72 x0y42 SB_BIG plane 4
12  // 73 x0y42 SB_BIG plane 4
48  // 74 x0y42 SB_BIG plane 5
12  // 75 x0y42 SB_BIG plane 5
00  // 76 x0y42 SB_DRIVE plane 6,5
48  // 77 x0y42 SB_BIG plane 6
12  // 78 x0y42 SB_BIG plane 6
48  // 79 x0y42 SB_BIG plane 7
12  // 80 x0y42 SB_BIG plane 7
00  // 81 x0y42 SB_DRIVE plane 8,7
48  // 82 x0y42 SB_BIG plane 8
12  // 83 x0y42 SB_BIG plane 8
48  // 84 x0y42 SB_BIG plane 9
12  // 85 x0y42 SB_BIG plane 9
00  // 86 x0y42 SB_DRIVE plane 10,9
48  // 87 x0y42 SB_BIG plane 10
12  // 88 x0y42 SB_BIG plane 10
48  // 89 x0y42 SB_BIG plane 11
12  // 90 x0y42 SB_BIG plane 11
00  // 91 x0y42 SB_DRIVE plane 12,11
48  // 92 x0y42 SB_BIG plane 12
12  // 93 x0y42 SB_BIG plane 12
A8  // 94 x-1y41 SB_SML plane 1
82  // 95 x-1y41 SB_SML plane 2,1
2A  // 96 x-1y41 SB_SML plane 2
A8  // 97 x-1y41 SB_SML plane 3
82  // 98 x-1y41 SB_SML plane 4,3
2A  // 99 x-1y41 SB_SML plane 4
A8  // 100 x-1y41 SB_SML plane 5
82  // 101 x-1y41 SB_SML plane 6,5
2A  // 102 x-1y41 SB_SML plane 6
A8  // 103 x-1y41 SB_SML plane 7
82  // 104 x-1y41 SB_SML plane 8,7
2A  // 105 x-1y41 SB_SML plane 8
A8  // 106 x-1y41 SB_SML plane 9
82  // 107 x-1y41 SB_SML plane 10,9
2A  // 108 x-1y41 SB_SML plane 10
A8  // 109 x-1y41 SB_SML plane 11
82  // 110 x-1y41 SB_SML plane 12,11
2A  // 111 x-1y41 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y41
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3CBE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
15 // y_sel: 41
DD // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3CC6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y41
00  // 14 right_edge_EN1 at x163y41
00  // 15 right_edge_EN2 at x163y41
00  // 16 right_edge_EN0 at x163y42
00  // 17 right_edge_EN1 at x163y42
00  // 18 right_edge_EN2 at x163y42
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y41 SB_BIG plane 1
12  // 65 x161y41 SB_BIG plane 1
00  // 66 x161y41 SB_DRIVE plane 2,1
48  // 67 x161y41 SB_BIG plane 2
12  // 68 x161y41 SB_BIG plane 2
48  // 69 x161y41 SB_BIG plane 3
12  // 70 x161y41 SB_BIG plane 3
00  // 71 x161y41 SB_DRIVE plane 4,3
48  // 72 x161y41 SB_BIG plane 4
12  // 73 x161y41 SB_BIG plane 4
48  // 74 x161y41 SB_BIG plane 5
12  // 75 x161y41 SB_BIG plane 5
00  // 76 x161y41 SB_DRIVE plane 6,5
48  // 77 x161y41 SB_BIG plane 6
12  // 78 x161y41 SB_BIG plane 6
48  // 79 x161y41 SB_BIG plane 7
12  // 80 x161y41 SB_BIG plane 7
00  // 81 x161y41 SB_DRIVE plane 8,7
48  // 82 x161y41 SB_BIG plane 8
12  // 83 x161y41 SB_BIG plane 8
48  // 84 x161y41 SB_BIG plane 9
12  // 85 x161y41 SB_BIG plane 9
00  // 86 x161y41 SB_DRIVE plane 10,9
48  // 87 x161y41 SB_BIG plane 10
12  // 88 x161y41 SB_BIG plane 10
48  // 89 x161y41 SB_BIG plane 11
12  // 90 x161y41 SB_BIG plane 11
00  // 91 x161y41 SB_DRIVE plane 12,11
48  // 92 x161y41 SB_BIG plane 12
12  // 93 x161y41 SB_BIG plane 12
A8  // 94 x162y42 SB_SML plane 1
82  // 95 x162y42 SB_SML plane 2,1
2A  // 96 x162y42 SB_SML plane 2
A8  // 97 x162y42 SB_SML plane 3
82  // 98 x162y42 SB_SML plane 4,3
2A  // 99 x162y42 SB_SML plane 4
A8  // 100 x162y42 SB_SML plane 5
82  // 101 x162y42 SB_SML plane 6,5
2A  // 102 x162y42 SB_SML plane 6
A8  // 103 x162y42 SB_SML plane 7
82  // 104 x162y42 SB_SML plane 8,7
2A  // 105 x162y42 SB_SML plane 8
A8  // 106 x162y42 SB_SML plane 9
82  // 107 x162y42 SB_SML plane 10,9
2A  // 108 x162y42 SB_SML plane 10
A8  // 109 x162y42 SB_SML plane 11
82  // 110 x162y42 SB_SML plane 12,11
2A  // 111 x162y42 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3D3C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
16 // y_sel: 43
69 // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3D44
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y43
00  // 14 left_edge_EN1 at x-2y43
00  // 15 left_edge_EN2 at x-2y43
00  // 16 left_edge_EN0 at x-2y44
00  // 17 left_edge_EN1 at x-2y44
00  // 18 left_edge_EN2 at x-2y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y43 SB_BIG plane 1
12  // 65 x-1y43 SB_BIG plane 1
00  // 66 x-1y43 SB_DRIVE plane 2,1
48  // 67 x-1y43 SB_BIG plane 2
12  // 68 x-1y43 SB_BIG plane 2
48  // 69 x-1y43 SB_BIG plane 3
12  // 70 x-1y43 SB_BIG plane 3
00  // 71 x-1y43 SB_DRIVE plane 4,3
48  // 72 x-1y43 SB_BIG plane 4
12  // 73 x-1y43 SB_BIG plane 4
48  // 74 x-1y43 SB_BIG plane 5
12  // 75 x-1y43 SB_BIG plane 5
00  // 76 x-1y43 SB_DRIVE plane 6,5
48  // 77 x-1y43 SB_BIG plane 6
12  // 78 x-1y43 SB_BIG plane 6
48  // 79 x-1y43 SB_BIG plane 7
12  // 80 x-1y43 SB_BIG plane 7
00  // 81 x-1y43 SB_DRIVE plane 8,7
48  // 82 x-1y43 SB_BIG plane 8
12  // 83 x-1y43 SB_BIG plane 8
48  // 84 x-1y43 SB_BIG plane 9
12  // 85 x-1y43 SB_BIG plane 9
00  // 86 x-1y43 SB_DRIVE plane 10,9
48  // 87 x-1y43 SB_BIG plane 10
12  // 88 x-1y43 SB_BIG plane 10
48  // 89 x-1y43 SB_BIG plane 11
12  // 90 x-1y43 SB_BIG plane 11
00  // 91 x-1y43 SB_DRIVE plane 12,11
48  // 92 x-1y43 SB_BIG plane 12
12  // 93 x-1y43 SB_BIG plane 12
A8  // 94 x0y44 SB_SML plane 1
82  // 95 x0y44 SB_SML plane 2,1
2A  // 96 x0y44 SB_SML plane 2
A8  // 97 x0y44 SB_SML plane 3
82  // 98 x0y44 SB_SML plane 4,3
2A  // 99 x0y44 SB_SML plane 4
A8  // 100 x0y44 SB_SML plane 5
82  // 101 x0y44 SB_SML plane 6,5
2A  // 102 x0y44 SB_SML plane 6
A8  // 103 x0y44 SB_SML plane 7
82  // 104 x0y44 SB_SML plane 8,7
2A  // 105 x0y44 SB_SML plane 8
A8  // 106 x0y44 SB_SML plane 9
82  // 107 x0y44 SB_SML plane 10,9
2A  // 108 x0y44 SB_SML plane 10
A8  // 109 x0y44 SB_SML plane 11
82  // 110 x0y44 SB_SML plane 12,11
2A  // 111 x0y44 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y43
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3DBA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
16 // y_sel: 43
46 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3DC2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y43
00  // 14 right_edge_EN1 at x163y43
00  // 15 right_edge_EN2 at x163y43
00  // 16 right_edge_EN0 at x163y44
00  // 17 right_edge_EN1 at x163y44
00  // 18 right_edge_EN2 at x163y44
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y44 SB_BIG plane 1
12  // 65 x162y44 SB_BIG plane 1
00  // 66 x162y44 SB_DRIVE plane 2,1
48  // 67 x162y44 SB_BIG plane 2
12  // 68 x162y44 SB_BIG plane 2
48  // 69 x162y44 SB_BIG plane 3
12  // 70 x162y44 SB_BIG plane 3
00  // 71 x162y44 SB_DRIVE plane 4,3
48  // 72 x162y44 SB_BIG plane 4
12  // 73 x162y44 SB_BIG plane 4
48  // 74 x162y44 SB_BIG plane 5
12  // 75 x162y44 SB_BIG plane 5
00  // 76 x162y44 SB_DRIVE plane 6,5
48  // 77 x162y44 SB_BIG plane 6
12  // 78 x162y44 SB_BIG plane 6
48  // 79 x162y44 SB_BIG plane 7
12  // 80 x162y44 SB_BIG plane 7
00  // 81 x162y44 SB_DRIVE plane 8,7
48  // 82 x162y44 SB_BIG plane 8
12  // 83 x162y44 SB_BIG plane 8
48  // 84 x162y44 SB_BIG plane 9
12  // 85 x162y44 SB_BIG plane 9
00  // 86 x162y44 SB_DRIVE plane 10,9
48  // 87 x162y44 SB_BIG plane 10
12  // 88 x162y44 SB_BIG plane 10
48  // 89 x162y44 SB_BIG plane 11
12  // 90 x162y44 SB_BIG plane 11
00  // 91 x162y44 SB_DRIVE plane 12,11
48  // 92 x162y44 SB_BIG plane 12
12  // 93 x162y44 SB_BIG plane 12
A8  // 94 x161y43 SB_SML plane 1
82  // 95 x161y43 SB_SML plane 2,1
2A  // 96 x161y43 SB_SML plane 2
A8  // 97 x161y43 SB_SML plane 3
82  // 98 x161y43 SB_SML plane 4,3
2A  // 99 x161y43 SB_SML plane 4
A8  // 100 x161y43 SB_SML plane 5
82  // 101 x161y43 SB_SML plane 6,5
2A  // 102 x161y43 SB_SML plane 6
A8  // 103 x161y43 SB_SML plane 7
82  // 104 x161y43 SB_SML plane 8,7
2A  // 105 x161y43 SB_SML plane 8
A8  // 106 x161y43 SB_SML plane 9
82  // 107 x161y43 SB_SML plane 10,9
2A  // 108 x161y43 SB_SML plane 10
A8  // 109 x161y43 SB_SML plane 11
82  // 110 x161y43 SB_SML plane 12,11
2A  // 111 x161y43 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3E38     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
17 // y_sel: 45
E0 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3E40
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y45
00  // 14 left_edge_EN1 at x-2y45
00  // 15 left_edge_EN2 at x-2y45
00  // 16 left_edge_EN0 at x-2y46
00  // 17 left_edge_EN1 at x-2y46
00  // 18 left_edge_EN2 at x-2y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y46 SB_BIG plane 1
12  // 65 x0y46 SB_BIG plane 1
00  // 66 x0y46 SB_DRIVE plane 2,1
48  // 67 x0y46 SB_BIG plane 2
12  // 68 x0y46 SB_BIG plane 2
48  // 69 x0y46 SB_BIG plane 3
12  // 70 x0y46 SB_BIG plane 3
00  // 71 x0y46 SB_DRIVE plane 4,3
48  // 72 x0y46 SB_BIG plane 4
12  // 73 x0y46 SB_BIG plane 4
48  // 74 x0y46 SB_BIG plane 5
12  // 75 x0y46 SB_BIG plane 5
00  // 76 x0y46 SB_DRIVE plane 6,5
48  // 77 x0y46 SB_BIG plane 6
12  // 78 x0y46 SB_BIG plane 6
48  // 79 x0y46 SB_BIG plane 7
12  // 80 x0y46 SB_BIG plane 7
00  // 81 x0y46 SB_DRIVE plane 8,7
48  // 82 x0y46 SB_BIG plane 8
12  // 83 x0y46 SB_BIG plane 8
48  // 84 x0y46 SB_BIG plane 9
12  // 85 x0y46 SB_BIG plane 9
00  // 86 x0y46 SB_DRIVE plane 10,9
48  // 87 x0y46 SB_BIG plane 10
12  // 88 x0y46 SB_BIG plane 10
48  // 89 x0y46 SB_BIG plane 11
12  // 90 x0y46 SB_BIG plane 11
00  // 91 x0y46 SB_DRIVE plane 12,11
48  // 92 x0y46 SB_BIG plane 12
12  // 93 x0y46 SB_BIG plane 12
A8  // 94 x-1y45 SB_SML plane 1
82  // 95 x-1y45 SB_SML plane 2,1
2A  // 96 x-1y45 SB_SML plane 2
A8  // 97 x-1y45 SB_SML plane 3
82  // 98 x-1y45 SB_SML plane 4,3
2A  // 99 x-1y45 SB_SML plane 4
A8  // 100 x-1y45 SB_SML plane 5
82  // 101 x-1y45 SB_SML plane 6,5
2A  // 102 x-1y45 SB_SML plane 6
A8  // 103 x-1y45 SB_SML plane 7
82  // 104 x-1y45 SB_SML plane 8,7
2A  // 105 x-1y45 SB_SML plane 8
A8  // 106 x-1y45 SB_SML plane 9
82  // 107 x-1y45 SB_SML plane 10,9
2A  // 108 x-1y45 SB_SML plane 10
A8  // 109 x-1y45 SB_SML plane 11
82  // 110 x-1y45 SB_SML plane 12,11
2A  // 111 x-1y45 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y45
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3EB6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
17 // y_sel: 45
CF // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3EBE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y45
00  // 14 right_edge_EN1 at x163y45
00  // 15 right_edge_EN2 at x163y45
00  // 16 right_edge_EN0 at x163y46
00  // 17 right_edge_EN1 at x163y46
00  // 18 right_edge_EN2 at x163y46
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y45 SB_BIG plane 1
12  // 65 x161y45 SB_BIG plane 1
00  // 66 x161y45 SB_DRIVE plane 2,1
48  // 67 x161y45 SB_BIG plane 2
12  // 68 x161y45 SB_BIG plane 2
48  // 69 x161y45 SB_BIG plane 3
12  // 70 x161y45 SB_BIG plane 3
00  // 71 x161y45 SB_DRIVE plane 4,3
48  // 72 x161y45 SB_BIG plane 4
12  // 73 x161y45 SB_BIG plane 4
48  // 74 x161y45 SB_BIG plane 5
12  // 75 x161y45 SB_BIG plane 5
00  // 76 x161y45 SB_DRIVE plane 6,5
48  // 77 x161y45 SB_BIG plane 6
12  // 78 x161y45 SB_BIG plane 6
48  // 79 x161y45 SB_BIG plane 7
12  // 80 x161y45 SB_BIG plane 7
00  // 81 x161y45 SB_DRIVE plane 8,7
48  // 82 x161y45 SB_BIG plane 8
12  // 83 x161y45 SB_BIG plane 8
48  // 84 x161y45 SB_BIG plane 9
12  // 85 x161y45 SB_BIG plane 9
00  // 86 x161y45 SB_DRIVE plane 10,9
48  // 87 x161y45 SB_BIG plane 10
12  // 88 x161y45 SB_BIG plane 10
48  // 89 x161y45 SB_BIG plane 11
12  // 90 x161y45 SB_BIG plane 11
00  // 91 x161y45 SB_DRIVE plane 12,11
48  // 92 x161y45 SB_BIG plane 12
12  // 93 x161y45 SB_BIG plane 12
A8  // 94 x162y46 SB_SML plane 1
82  // 95 x162y46 SB_SML plane 2,1
2A  // 96 x162y46 SB_SML plane 2
A8  // 97 x162y46 SB_SML plane 3
82  // 98 x162y46 SB_SML plane 4,3
2A  // 99 x162y46 SB_SML plane 4
A8  // 100 x162y46 SB_SML plane 5
82  // 101 x162y46 SB_SML plane 6,5
2A  // 102 x162y46 SB_SML plane 6
A8  // 103 x162y46 SB_SML plane 7
82  // 104 x162y46 SB_SML plane 8,7
2A  // 105 x162y46 SB_SML plane 8
A8  // 106 x162y46 SB_SML plane 9
82  // 107 x162y46 SB_SML plane 10,9
2A  // 108 x162y46 SB_SML plane 10
A8  // 109 x162y46 SB_SML plane 11
82  // 110 x162y46 SB_SML plane 12,11
2A  // 111 x162y46 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3F34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
18 // y_sel: 47
17 // -- CRC low byte
60 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3F3C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y47
00  // 14 left_edge_EN1 at x-2y47
00  // 15 left_edge_EN2 at x-2y47
00  // 16 left_edge_EN0 at x-2y48
00  // 17 left_edge_EN1 at x-2y48
00  // 18 left_edge_EN2 at x-2y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y47 SB_BIG plane 1
12  // 65 x-1y47 SB_BIG plane 1
00  // 66 x-1y47 SB_DRIVE plane 2,1
48  // 67 x-1y47 SB_BIG plane 2
12  // 68 x-1y47 SB_BIG plane 2
48  // 69 x-1y47 SB_BIG plane 3
12  // 70 x-1y47 SB_BIG plane 3
00  // 71 x-1y47 SB_DRIVE plane 4,3
48  // 72 x-1y47 SB_BIG plane 4
12  // 73 x-1y47 SB_BIG plane 4
48  // 74 x-1y47 SB_BIG plane 5
12  // 75 x-1y47 SB_BIG plane 5
00  // 76 x-1y47 SB_DRIVE plane 6,5
48  // 77 x-1y47 SB_BIG plane 6
12  // 78 x-1y47 SB_BIG plane 6
48  // 79 x-1y47 SB_BIG plane 7
12  // 80 x-1y47 SB_BIG plane 7
00  // 81 x-1y47 SB_DRIVE plane 8,7
48  // 82 x-1y47 SB_BIG plane 8
12  // 83 x-1y47 SB_BIG plane 8
48  // 84 x-1y47 SB_BIG plane 9
12  // 85 x-1y47 SB_BIG plane 9
00  // 86 x-1y47 SB_DRIVE plane 10,9
48  // 87 x-1y47 SB_BIG plane 10
12  // 88 x-1y47 SB_BIG plane 10
48  // 89 x-1y47 SB_BIG plane 11
12  // 90 x-1y47 SB_BIG plane 11
00  // 91 x-1y47 SB_DRIVE plane 12,11
48  // 92 x-1y47 SB_BIG plane 12
12  // 93 x-1y47 SB_BIG plane 12
A8  // 94 x0y48 SB_SML plane 1
82  // 95 x0y48 SB_SML plane 2,1
2A  // 96 x0y48 SB_SML plane 2
A8  // 97 x0y48 SB_SML plane 3
82  // 98 x0y48 SB_SML plane 4,3
2A  // 99 x0y48 SB_SML plane 4
A8  // 100 x0y48 SB_SML plane 5
82  // 101 x0y48 SB_SML plane 6,5
2A  // 102 x0y48 SB_SML plane 6
A8  // 103 x0y48 SB_SML plane 7
82  // 104 x0y48 SB_SML plane 8,7
2A  // 105 x0y48 SB_SML plane 8
A8  // 106 x0y48 SB_SML plane 9
82  // 107 x0y48 SB_SML plane 10,9
2A  // 108 x0y48 SB_SML plane 10
A8  // 109 x0y48 SB_SML plane 11
82  // 110 x0y48 SB_SML plane 12,11
2A  // 111 x0y48 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y47
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 3FB2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
18 // y_sel: 47
38 // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 3FBA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y47
00  // 14 right_edge_EN1 at x163y47
00  // 15 right_edge_EN2 at x163y47
00  // 16 right_edge_EN0 at x163y48
00  // 17 right_edge_EN1 at x163y48
00  // 18 right_edge_EN2 at x163y48
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y48 SB_BIG plane 1
12  // 65 x162y48 SB_BIG plane 1
00  // 66 x162y48 SB_DRIVE plane 2,1
48  // 67 x162y48 SB_BIG plane 2
12  // 68 x162y48 SB_BIG plane 2
48  // 69 x162y48 SB_BIG plane 3
12  // 70 x162y48 SB_BIG plane 3
00  // 71 x162y48 SB_DRIVE plane 4,3
48  // 72 x162y48 SB_BIG plane 4
12  // 73 x162y48 SB_BIG plane 4
48  // 74 x162y48 SB_BIG plane 5
12  // 75 x162y48 SB_BIG plane 5
00  // 76 x162y48 SB_DRIVE plane 6,5
48  // 77 x162y48 SB_BIG plane 6
12  // 78 x162y48 SB_BIG plane 6
48  // 79 x162y48 SB_BIG plane 7
12  // 80 x162y48 SB_BIG plane 7
00  // 81 x162y48 SB_DRIVE plane 8,7
48  // 82 x162y48 SB_BIG plane 8
12  // 83 x162y48 SB_BIG plane 8
48  // 84 x162y48 SB_BIG plane 9
12  // 85 x162y48 SB_BIG plane 9
00  // 86 x162y48 SB_DRIVE plane 10,9
48  // 87 x162y48 SB_BIG plane 10
12  // 88 x162y48 SB_BIG plane 10
48  // 89 x162y48 SB_BIG plane 11
12  // 90 x162y48 SB_BIG plane 11
00  // 91 x162y48 SB_DRIVE plane 12,11
48  // 92 x162y48 SB_BIG plane 12
12  // 93 x162y48 SB_BIG plane 12
A8  // 94 x161y47 SB_SML plane 1
82  // 95 x161y47 SB_SML plane 2,1
2A  // 96 x161y47 SB_SML plane 2
A8  // 97 x161y47 SB_SML plane 3
82  // 98 x161y47 SB_SML plane 4,3
2A  // 99 x161y47 SB_SML plane 4
A8  // 100 x161y47 SB_SML plane 5
82  // 101 x161y47 SB_SML plane 6,5
2A  // 102 x161y47 SB_SML plane 6
A8  // 103 x161y47 SB_SML plane 7
82  // 104 x161y47 SB_SML plane 8,7
2A  // 105 x161y47 SB_SML plane 8
A8  // 106 x161y47 SB_SML plane 9
82  // 107 x161y47 SB_SML plane 10,9
2A  // 108 x161y47 SB_SML plane 10
A8  // 109 x161y47 SB_SML plane 11
82  // 110 x161y47 SB_SML plane 12,11
2A  // 111 x161y47 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4030     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
19 // y_sel: 49
9E // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4038
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
50  //  0 GPIO_W1_A[6]  _a313  IBF  at x0y49
00  //  1 GPIO_W1_A[6]
00  //  2 GPIO_W1_A[6]
00  //  3 GPIO_W1_A[6]
00  //  4 GPIO_W1_A[6]
00  //  5 GPIO_W1_A[6]
01  //  6 GPIO_W1_A[6]
00  //  7 GPIO_W1_A[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y49
00  // 10 edge_io_EN1 at x-2y49
00  // 11 edge_io_EN0 at x-2y50
00  // 12 edge_io_EN1 at x-2y50
00  // 13 left_edge_EN0 at x-2y49
00  // 14 left_edge_EN1 at x-2y49
00  // 15 left_edge_EN2 at x-2y49
00  // 16 left_edge_EN0 at x-2y50
00  // 17 left_edge_EN1 at x-2y50
00  // 18 left_edge_EN2 at x-2y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y50 SB_BIG plane 1
12  // 65 x0y50 SB_BIG plane 1
00  // 66 x0y50 SB_DRIVE plane 2,1
48  // 67 x0y50 SB_BIG plane 2
12  // 68 x0y50 SB_BIG plane 2
48  // 69 x0y50 SB_BIG plane 3
12  // 70 x0y50 SB_BIG plane 3
00  // 71 x0y50 SB_DRIVE plane 4,3
48  // 72 x0y50 SB_BIG plane 4
12  // 73 x0y50 SB_BIG plane 4
48  // 74 x0y50 SB_BIG plane 5
12  // 75 x0y50 SB_BIG plane 5
00  // 76 x0y50 SB_DRIVE plane 6,5
48  // 77 x0y50 SB_BIG plane 6
12  // 78 x0y50 SB_BIG plane 6
48  // 79 x0y50 SB_BIG plane 7
12  // 80 x0y50 SB_BIG plane 7
00  // 81 x0y50 SB_DRIVE plane 8,7
48  // 82 x0y50 SB_BIG plane 8
12  // 83 x0y50 SB_BIG plane 8
48  // 84 x0y50 SB_BIG plane 9
12  // 85 x0y50 SB_BIG plane 9
00  // 86 x0y50 SB_DRIVE plane 10,9
48  // 87 x0y50 SB_BIG plane 10
12  // 88 x0y50 SB_BIG plane 10
48  // 89 x0y50 SB_BIG plane 11
12  // 90 x0y50 SB_BIG plane 11
00  // 91 x0y50 SB_DRIVE plane 12,11
48  // 92 x0y50 SB_BIG plane 12
12  // 93 x0y50 SB_BIG plane 12
A8  // 94 x-1y49 SB_SML plane 1
82  // 95 x-1y49 SB_SML plane 2,1
2A  // 96 x-1y49 SB_SML plane 2
A8  // 97 x-1y49 SB_SML plane 3
82  // 98 x-1y49 SB_SML plane 4,3
2A  // 99 x-1y49 SB_SML plane 4
A8  // 100 x-1y49 SB_SML plane 5
82  // 101 x-1y49 SB_SML plane 6,5
2A  // 102 x-1y49 SB_SML plane 6
A8  // 103 x-1y49 SB_SML plane 7
82  // 104 x-1y49 SB_SML plane 8,7
28  // 105 x-1y49 SB_SML plane 8
A8  // 106 x-1y49 SB_SML plane 9
82  // 107 x-1y49 SB_SML plane 10,9
2A  // 108 x-1y49 SB_SML plane 10
A8  // 109 x-1y49 SB_SML plane 11
82  // 110 x-1y49 SB_SML plane 12,11
2A  // 111 x-1y49 SB_SML plane 12
FB // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x161y49
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 40AE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
19 // y_sel: 49
B1 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 40B6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y49
00  // 14 right_edge_EN1 at x163y49
00  // 15 right_edge_EN2 at x163y49
00  // 16 right_edge_EN0 at x163y50
00  // 17 right_edge_EN1 at x163y50
00  // 18 right_edge_EN2 at x163y50
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y49 SB_BIG plane 1
12  // 65 x161y49 SB_BIG plane 1
00  // 66 x161y49 SB_DRIVE plane 2,1
48  // 67 x161y49 SB_BIG plane 2
12  // 68 x161y49 SB_BIG plane 2
48  // 69 x161y49 SB_BIG plane 3
12  // 70 x161y49 SB_BIG plane 3
00  // 71 x161y49 SB_DRIVE plane 4,3
48  // 72 x161y49 SB_BIG plane 4
12  // 73 x161y49 SB_BIG plane 4
48  // 74 x161y49 SB_BIG plane 5
12  // 75 x161y49 SB_BIG plane 5
00  // 76 x161y49 SB_DRIVE plane 6,5
48  // 77 x161y49 SB_BIG plane 6
12  // 78 x161y49 SB_BIG plane 6
48  // 79 x161y49 SB_BIG plane 7
12  // 80 x161y49 SB_BIG plane 7
00  // 81 x161y49 SB_DRIVE plane 8,7
48  // 82 x161y49 SB_BIG plane 8
12  // 83 x161y49 SB_BIG plane 8
48  // 84 x161y49 SB_BIG plane 9
12  // 85 x161y49 SB_BIG plane 9
00  // 86 x161y49 SB_DRIVE plane 10,9
48  // 87 x161y49 SB_BIG plane 10
12  // 88 x161y49 SB_BIG plane 10
48  // 89 x161y49 SB_BIG plane 11
12  // 90 x161y49 SB_BIG plane 11
00  // 91 x161y49 SB_DRIVE plane 12,11
48  // 92 x161y49 SB_BIG plane 12
12  // 93 x161y49 SB_BIG plane 12
A8  // 94 x162y50 SB_SML plane 1
82  // 95 x162y50 SB_SML plane 2,1
2A  // 96 x162y50 SB_SML plane 2
A8  // 97 x162y50 SB_SML plane 3
82  // 98 x162y50 SB_SML plane 4,3
2A  // 99 x162y50 SB_SML plane 4
A8  // 100 x162y50 SB_SML plane 5
82  // 101 x162y50 SB_SML plane 6,5
2A  // 102 x162y50 SB_SML plane 6
A8  // 103 x162y50 SB_SML plane 7
82  // 104 x162y50 SB_SML plane 8,7
2A  // 105 x162y50 SB_SML plane 8
A8  // 106 x162y50 SB_SML plane 9
82  // 107 x162y50 SB_SML plane 10,9
2A  // 108 x162y50 SB_SML plane 10
A8  // 109 x162y50 SB_SML plane 11
82  // 110 x162y50 SB_SML plane 12,11
2A  // 111 x162y50 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 412C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1A // y_sel: 51
05 // -- CRC low byte
43 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4134
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO_W1_B[6]  _a314  OBF  at x0y51
09  //  1 GPIO_W1_B[6]
01  //  2 GPIO_W1_B[6]
00  //  3 GPIO_W1_B[6]
01  //  4 GPIO_W1_B[6]
00  //  5 GPIO_W1_B[6]
00  //  6 GPIO_W1_B[6]
00  //  7 GPIO_W1_B[6]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y51
00  // 10 edge_io_EN1 at x-2y51
00  // 11 edge_io_EN0 at x-2y52
00  // 12 edge_io_EN1 at x-2y52
00  // 13 left_edge_EN0 at x-2y51
00  // 14 left_edge_EN1 at x-2y51
00  // 15 left_edge_EN2 at x-2y51
00  // 16 left_edge_EN0 at x-2y52
00  // 17 left_edge_EN1 at x-2y52
00  // 18 left_edge_EN2 at x-2y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y51 SB_BIG plane 1
12  // 65 x-1y51 SB_BIG plane 1
00  // 66 x-1y51 SB_DRIVE plane 2,1
48  // 67 x-1y51 SB_BIG plane 2
12  // 68 x-1y51 SB_BIG plane 2
48  // 69 x-1y51 SB_BIG plane 3
12  // 70 x-1y51 SB_BIG plane 3
00  // 71 x-1y51 SB_DRIVE plane 4,3
48  // 72 x-1y51 SB_BIG plane 4
12  // 73 x-1y51 SB_BIG plane 4
48  // 74 x-1y51 SB_BIG plane 5
12  // 75 x-1y51 SB_BIG plane 5
00  // 76 x-1y51 SB_DRIVE plane 6,5
48  // 77 x-1y51 SB_BIG plane 6
12  // 78 x-1y51 SB_BIG plane 6
48  // 79 x-1y51 SB_BIG plane 7
12  // 80 x-1y51 SB_BIG plane 7
20  // 81 x-1y51 SB_DRIVE plane 8,7
88  // 82 x-1y51 SB_BIG plane 8
12  // 83 x-1y51 SB_BIG plane 8
48  // 84 x-1y51 SB_BIG plane 9
12  // 85 x-1y51 SB_BIG plane 9
00  // 86 x-1y51 SB_DRIVE plane 10,9
48  // 87 x-1y51 SB_BIG plane 10
12  // 88 x-1y51 SB_BIG plane 10
48  // 89 x-1y51 SB_BIG plane 11
12  // 90 x-1y51 SB_BIG plane 11
00  // 91 x-1y51 SB_DRIVE plane 12,11
48  // 92 x-1y51 SB_BIG plane 12
12  // 93 x-1y51 SB_BIG plane 12
A8  // 94 x0y52 SB_SML plane 1
82  // 95 x0y52 SB_SML plane 2,1
2A  // 96 x0y52 SB_SML plane 2
A8  // 97 x0y52 SB_SML plane 3
82  // 98 x0y52 SB_SML plane 4,3
2A  // 99 x0y52 SB_SML plane 4
A8  // 100 x0y52 SB_SML plane 5
82  // 101 x0y52 SB_SML plane 6,5
2A  // 102 x0y52 SB_SML plane 6
A8  // 103 x0y52 SB_SML plane 7
82  // 104 x0y52 SB_SML plane 8,7
2A  // 105 x0y52 SB_SML plane 8
A8  // 106 x0y52 SB_SML plane 9
82  // 107 x0y52 SB_SML plane 10,9
2A  // 108 x0y52 SB_SML plane 10
A8  // 109 x0y52 SB_SML plane 11
82  // 110 x0y52 SB_SML plane 12,11
2A  // 111 x0y52 SB_SML plane 12
A5 // -- CRC low byte
F4 // -- CRC high byte


// Config Latches on x1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 41AA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1A // y_sel: 51
DD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 41B2
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
00  //  0 x1y51 CPE[0]  _a352  C_///AND/
00  //  1 x1y51 CPE[1]
00  //  2 x1y51 CPE[2]
00  //  3 x1y51 CPE[3]
00  //  4 x1y51 CPE[4]
00  //  5 x1y51 CPE[5]
00  //  6 x1y51 CPE[6]
00  //  7 x1y51 CPE[7]
00  //  8 x1y51 CPE[8]
00  //  9 x1y51 CPE[9]
00  // 10 x1y52 CPE[0]
00  // 11 x1y52 CPE[1]
00  // 12 x1y52 CPE[2]
00  // 13 x1y52 CPE[3]
00  // 14 x1y52 CPE[4]
00  // 15 x1y52 CPE[5]
00  // 16 x1y52 CPE[6]
00  // 17 x1y52 CPE[7]
00  // 18 x1y52 CPE[8]
00  // 19 x1y52 CPE[9]
00  // 20 x2y51 CPE[0]
00  // 21 x2y51 CPE[1]
00  // 22 x2y51 CPE[2]
00  // 23 x2y51 CPE[3]
00  // 24 x2y51 CPE[4]
00  // 25 x2y51 CPE[5]
00  // 26 x2y51 CPE[6]
00  // 27 x2y51 CPE[7]
00  // 28 x2y51 CPE[8]
00  // 29 x2y51 CPE[9]
00  // 30 x2y52 CPE[0]
00  // 31 x2y52 CPE[1]
00  // 32 x2y52 CPE[2]
00  // 33 x2y52 CPE[3]
00  // 34 x2y52 CPE[4]
00  // 35 x2y52 CPE[5]
00  // 36 x2y52 CPE[6]
00  // 37 x2y52 CPE[7]
00  // 38 x2y52 CPE[8]
00  // 39 x2y52 CPE[9]
00  // 40 x1y51 INMUX plane 2,1
05  // 41 x1y51 INMUX plane 4,3
00  // 42 x1y51 INMUX plane 6,5
00  // 43 x1y51 INMUX plane 8,7
00  // 44 x1y51 INMUX plane 10,9
00  // 45 x1y51 INMUX plane 12,11
00  // 46 x1y52 INMUX plane 2,1
00  // 47 x1y52 INMUX plane 4,3
00  // 48 x1y52 INMUX plane 6,5
00  // 49 x1y52 INMUX plane 8,7
00  // 50 x1y52 INMUX plane 10,9
00  // 51 x1y52 INMUX plane 12,11
00  // 52 x2y51 INMUX plane 2,1
00  // 53 x2y51 INMUX plane 4,3
40  // 54 x2y51 INMUX plane 6,5
00  // 55 x2y51 INMUX plane 8,7
40  // 56 x2y51 INMUX plane 10,9
00  // 57 x2y51 INMUX plane 12,11
00  // 58 x2y52 INMUX plane 2,1
05  // 59 x2y52 INMUX plane 4,3
40  // 60 x2y52 INMUX plane 6,5
00  // 61 x2y52 INMUX plane 8,7
40  // 62 x2y52 INMUX plane 10,9
00  // 63 x2y52 INMUX plane 12,11
48  // 64 x2y52 SB_BIG plane 1
12  // 65 x2y52 SB_BIG plane 1
00  // 66 x2y52 SB_DRIVE plane 2,1
00  // 67 x2y52 SB_BIG plane 2
00  // 68 x2y52 SB_BIG plane 2
00  // 69 x2y52 SB_BIG plane 3
00  // 70 x2y52 SB_BIG plane 3
00  // 71 x2y52 SB_DRIVE plane 4,3
00  // 72 x2y52 SB_BIG plane 4
00  // 73 x2y52 SB_BIG plane 4
48  // 74 x2y52 SB_BIG plane 5
12  // 75 x2y52 SB_BIG plane 5
00  // 76 x2y52 SB_DRIVE plane 6,5
00  // 77 x2y52 SB_BIG plane 6
00  // 78 x2y52 SB_BIG plane 6
00  // 79 x2y52 SB_BIG plane 7
00  // 80 x2y52 SB_BIG plane 7
00  // 81 x2y52 SB_DRIVE plane 8,7
00  // 82 x2y52 SB_BIG plane 8
00  // 83 x2y52 SB_BIG plane 8
00  // 84 x2y52 SB_BIG plane 9
00  // 85 x2y52 SB_BIG plane 9
00  // 86 x2y52 SB_DRIVE plane 10,9
00  // 87 x2y52 SB_BIG plane 10
00  // 88 x2y52 SB_BIG plane 10
00  // 89 x2y52 SB_BIG plane 11
00  // 90 x2y52 SB_BIG plane 11
00  // 91 x2y52 SB_DRIVE plane 12,11
00  // 92 x2y52 SB_BIG plane 12
00  // 93 x2y52 SB_BIG plane 12
A8  // 94 x1y51 SB_SML plane 1
02  // 95 x1y51 SB_SML plane 2,1
00  // 96 x1y51 SB_SML plane 2
00  // 97 x1y51 SB_SML plane 3
00  // 98 x1y51 SB_SML plane 4,3
00  // 99 x1y51 SB_SML plane 4
A8  // 100 x1y51 SB_SML plane 5
02  // 101 x1y51 SB_SML plane 6,5
55 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x161y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 421E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1A // y_sel: 51
2A // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4226
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y51
00  // 14 right_edge_EN1 at x163y51
00  // 15 right_edge_EN2 at x163y51
00  // 16 right_edge_EN0 at x163y52
00  // 17 right_edge_EN1 at x163y52
00  // 18 right_edge_EN2 at x163y52
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y52 SB_BIG plane 1
12  // 65 x162y52 SB_BIG plane 1
00  // 66 x162y52 SB_DRIVE plane 2,1
48  // 67 x162y52 SB_BIG plane 2
12  // 68 x162y52 SB_BIG plane 2
48  // 69 x162y52 SB_BIG plane 3
12  // 70 x162y52 SB_BIG plane 3
00  // 71 x162y52 SB_DRIVE plane 4,3
48  // 72 x162y52 SB_BIG plane 4
12  // 73 x162y52 SB_BIG plane 4
48  // 74 x162y52 SB_BIG plane 5
12  // 75 x162y52 SB_BIG plane 5
00  // 76 x162y52 SB_DRIVE plane 6,5
48  // 77 x162y52 SB_BIG plane 6
12  // 78 x162y52 SB_BIG plane 6
48  // 79 x162y52 SB_BIG plane 7
12  // 80 x162y52 SB_BIG plane 7
00  // 81 x162y52 SB_DRIVE plane 8,7
48  // 82 x162y52 SB_BIG plane 8
12  // 83 x162y52 SB_BIG plane 8
48  // 84 x162y52 SB_BIG plane 9
12  // 85 x162y52 SB_BIG plane 9
00  // 86 x162y52 SB_DRIVE plane 10,9
48  // 87 x162y52 SB_BIG plane 10
12  // 88 x162y52 SB_BIG plane 10
48  // 89 x162y52 SB_BIG plane 11
12  // 90 x162y52 SB_BIG plane 11
00  // 91 x162y52 SB_DRIVE plane 12,11
48  // 92 x162y52 SB_BIG plane 12
12  // 93 x162y52 SB_BIG plane 12
A8  // 94 x161y51 SB_SML plane 1
82  // 95 x161y51 SB_SML plane 2,1
2A  // 96 x161y51 SB_SML plane 2
A8  // 97 x161y51 SB_SML plane 3
82  // 98 x161y51 SB_SML plane 4,3
2A  // 99 x161y51 SB_SML plane 4
A8  // 100 x161y51 SB_SML plane 5
82  // 101 x161y51 SB_SML plane 6,5
2A  // 102 x161y51 SB_SML plane 6
A8  // 103 x161y51 SB_SML plane 7
82  // 104 x161y51 SB_SML plane 8,7
2A  // 105 x161y51 SB_SML plane 8
A8  // 106 x161y51 SB_SML plane 9
82  // 107 x161y51 SB_SML plane 10,9
2A  // 108 x161y51 SB_SML plane 10
A8  // 109 x161y51 SB_SML plane 11
82  // 110 x161y51 SB_SML plane 12,11
2A  // 111 x161y51 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 429C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1B // y_sel: 53
8C // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 42A4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y53
00  // 14 left_edge_EN1 at x-2y53
00  // 15 left_edge_EN2 at x-2y53
00  // 16 left_edge_EN0 at x-2y54
00  // 17 left_edge_EN1 at x-2y54
00  // 18 left_edge_EN2 at x-2y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y54 SB_BIG plane 1
12  // 65 x0y54 SB_BIG plane 1
00  // 66 x0y54 SB_DRIVE plane 2,1
48  // 67 x0y54 SB_BIG plane 2
12  // 68 x0y54 SB_BIG plane 2
48  // 69 x0y54 SB_BIG plane 3
12  // 70 x0y54 SB_BIG plane 3
00  // 71 x0y54 SB_DRIVE plane 4,3
48  // 72 x0y54 SB_BIG plane 4
12  // 73 x0y54 SB_BIG plane 4
48  // 74 x0y54 SB_BIG plane 5
12  // 75 x0y54 SB_BIG plane 5
00  // 76 x0y54 SB_DRIVE plane 6,5
48  // 77 x0y54 SB_BIG plane 6
12  // 78 x0y54 SB_BIG plane 6
48  // 79 x0y54 SB_BIG plane 7
12  // 80 x0y54 SB_BIG plane 7
00  // 81 x0y54 SB_DRIVE plane 8,7
48  // 82 x0y54 SB_BIG plane 8
12  // 83 x0y54 SB_BIG plane 8
48  // 84 x0y54 SB_BIG plane 9
12  // 85 x0y54 SB_BIG plane 9
00  // 86 x0y54 SB_DRIVE plane 10,9
48  // 87 x0y54 SB_BIG plane 10
12  // 88 x0y54 SB_BIG plane 10
48  // 89 x0y54 SB_BIG plane 11
12  // 90 x0y54 SB_BIG plane 11
00  // 91 x0y54 SB_DRIVE plane 12,11
48  // 92 x0y54 SB_BIG plane 12
12  // 93 x0y54 SB_BIG plane 12
A8  // 94 x-1y53 SB_SML plane 1
82  // 95 x-1y53 SB_SML plane 2,1
2A  // 96 x-1y53 SB_SML plane 2
A8  // 97 x-1y53 SB_SML plane 3
82  // 98 x-1y53 SB_SML plane 4,3
2A  // 99 x-1y53 SB_SML plane 4
A8  // 100 x-1y53 SB_SML plane 5
82  // 101 x-1y53 SB_SML plane 6,5
2A  // 102 x-1y53 SB_SML plane 6
A8  // 103 x-1y53 SB_SML plane 7
82  // 104 x-1y53 SB_SML plane 8,7
2A  // 105 x-1y53 SB_SML plane 8
A8  // 106 x-1y53 SB_SML plane 9
82  // 107 x-1y53 SB_SML plane 10,9
2A  // 108 x-1y53 SB_SML plane 10
A8  // 109 x-1y53 SB_SML plane 11
82  // 110 x-1y53 SB_SML plane 12,11
2A  // 111 x-1y53 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 431A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1B // y_sel: 53
3C // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4322
2A // Length: 42
C5 // -- CRC low byte
B6 // -- CRC high byte
00  //  0 x3y53 CPE[0]
00  //  1 x3y53 CPE[1]
00  //  2 x3y53 CPE[2]
00  //  3 x3y53 CPE[3]
00  //  4 x3y53 CPE[4]
00  //  5 x3y53 CPE[5]
00  //  6 x3y53 CPE[6]
00  //  7 x3y53 CPE[7]
00  //  8 x3y53 CPE[8]
00  //  9 x3y53 CPE[9]
00  // 10 x3y54 CPE[0]
00  // 11 x3y54 CPE[1]
00  // 12 x3y54 CPE[2]
00  // 13 x3y54 CPE[3]
00  // 14 x3y54 CPE[4]
00  // 15 x3y54 CPE[5]
00  // 16 x3y54 CPE[6]
00  // 17 x3y54 CPE[7]
00  // 18 x3y54 CPE[8]
00  // 19 x3y54 CPE[9]
00  // 20 x4y53 CPE[0]
00  // 21 x4y53 CPE[1]
00  // 22 x4y53 CPE[2]
00  // 23 x4y53 CPE[3]
00  // 24 x4y53 CPE[4]
00  // 25 x4y53 CPE[5]
00  // 26 x4y53 CPE[6]
00  // 27 x4y53 CPE[7]
00  // 28 x4y53 CPE[8]
00  // 29 x4y53 CPE[9]
00  // 30 x4y54 CPE[0]
00  // 31 x4y54 CPE[1]
00  // 32 x4y54 CPE[2]
00  // 33 x4y54 CPE[3]
00  // 34 x4y54 CPE[4]
00  // 35 x4y54 CPE[5]
00  // 36 x4y54 CPE[6]
00  // 37 x4y54 CPE[7]
00  // 38 x4y54 CPE[8]
00  // 39 x4y54 CPE[9]
00  // 40 x3y53 INMUX plane 2,1
03  // 41 x3y53 INMUX plane 4,3
3D // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x5y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4352     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1B // y_sel: 53
E4 // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 435A
60 // Length: 96
9B // -- CRC low byte
5B // -- CRC high byte
00  //  0 x5y53 CPE[0]
00  //  1 x5y53 CPE[1]
00  //  2 x5y53 CPE[2]
00  //  3 x5y53 CPE[3]
00  //  4 x5y53 CPE[4]
00  //  5 x5y53 CPE[5]
00  //  6 x5y53 CPE[6]
00  //  7 x5y53 CPE[7]
00  //  8 x5y53 CPE[8]
00  //  9 x5y53 CPE[9]
00  // 10 x5y54 CPE[0]
00  // 11 x5y54 CPE[1]
00  // 12 x5y54 CPE[2]
00  // 13 x5y54 CPE[3]
00  // 14 x5y54 CPE[4]
00  // 15 x5y54 CPE[5]
00  // 16 x5y54 CPE[6]
00  // 17 x5y54 CPE[7]
00  // 18 x5y54 CPE[8]
00  // 19 x5y54 CPE[9]
00  // 20 x6y53 CPE[0]
00  // 21 x6y53 CPE[1]
00  // 22 x6y53 CPE[2]
00  // 23 x6y53 CPE[3]
00  // 24 x6y53 CPE[4]
00  // 25 x6y53 CPE[5]
00  // 26 x6y53 CPE[6]
00  // 27 x6y53 CPE[7]
00  // 28 x6y53 CPE[8]
00  // 29 x6y53 CPE[9]
00  // 30 x6y54 CPE[0]
00  // 31 x6y54 CPE[1]
00  // 32 x6y54 CPE[2]
00  // 33 x6y54 CPE[3]
00  // 34 x6y54 CPE[4]
00  // 35 x6y54 CPE[5]
00  // 36 x6y54 CPE[6]
00  // 37 x6y54 CPE[7]
00  // 38 x6y54 CPE[8]
00  // 39 x6y54 CPE[9]
00  // 40 x5y53 INMUX plane 2,1
00  // 41 x5y53 INMUX plane 4,3
00  // 42 x5y53 INMUX plane 6,5
00  // 43 x5y53 INMUX plane 8,7
00  // 44 x5y53 INMUX plane 10,9
00  // 45 x5y53 INMUX plane 12,11
00  // 46 x5y54 INMUX plane 2,1
00  // 47 x5y54 INMUX plane 4,3
00  // 48 x5y54 INMUX plane 6,5
00  // 49 x5y54 INMUX plane 8,7
00  // 50 x5y54 INMUX plane 10,9
00  // 51 x5y54 INMUX plane 12,11
03  // 52 x6y53 INMUX plane 2,1
00  // 53 x6y53 INMUX plane 4,3
00  // 54 x6y53 INMUX plane 6,5
00  // 55 x6y53 INMUX plane 8,7
00  // 56 x6y53 INMUX plane 10,9
00  // 57 x6y53 INMUX plane 12,11
03  // 58 x6y54 INMUX plane 2,1
00  // 59 x6y54 INMUX plane 4,3
00  // 60 x6y54 INMUX plane 6,5
00  // 61 x6y54 INMUX plane 8,7
00  // 62 x6y54 INMUX plane 10,9
00  // 63 x6y54 INMUX plane 12,11
00  // 64 x5y53 SB_BIG plane 1
00  // 65 x5y53 SB_BIG plane 1
00  // 66 x5y53 SB_DRIVE plane 2,1
00  // 67 x5y53 SB_BIG plane 2
00  // 68 x5y53 SB_BIG plane 2
00  // 69 x5y53 SB_BIG plane 3
00  // 70 x5y53 SB_BIG plane 3
00  // 71 x5y53 SB_DRIVE plane 4,3
00  // 72 x5y53 SB_BIG plane 4
00  // 73 x5y53 SB_BIG plane 4
00  // 74 x5y53 SB_BIG plane 5
00  // 75 x5y53 SB_BIG plane 5
00  // 76 x5y53 SB_DRIVE plane 6,5
00  // 77 x5y53 SB_BIG plane 6
00  // 78 x5y53 SB_BIG plane 6
00  // 79 x5y53 SB_BIG plane 7
00  // 80 x5y53 SB_BIG plane 7
00  // 81 x5y53 SB_DRIVE plane 8,7
00  // 82 x5y53 SB_BIG plane 8
00  // 83 x5y53 SB_BIG plane 8
00  // 84 x5y53 SB_BIG plane 9
00  // 85 x5y53 SB_BIG plane 9
00  // 86 x5y53 SB_DRIVE plane 10,9
00  // 87 x5y53 SB_BIG plane 10
00  // 88 x5y53 SB_BIG plane 10
00  // 89 x5y53 SB_BIG plane 11
00  // 90 x5y53 SB_BIG plane 11
00  // 91 x5y53 SB_DRIVE plane 12,11
00  // 92 x5y53 SB_BIG plane 12
00  // 93 x5y53 SB_BIG plane 12
00  // 94 x6y54 SB_SML plane 1
06  // 95 x6y54 SB_SML plane 2,1
D0 // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x7y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 43C0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1B // y_sel: 53
EC // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 43C8
54 // Length: 84
3C // -- CRC low byte
2C // -- CRC high byte
00  //  0 x7y53 CPE[0]
00  //  1 x7y53 CPE[1]
00  //  2 x7y53 CPE[2]
00  //  3 x7y53 CPE[3]
00  //  4 x7y53 CPE[4]
00  //  5 x7y53 CPE[5]
00  //  6 x7y53 CPE[6]
00  //  7 x7y53 CPE[7]
00  //  8 x7y53 CPE[8]
00  //  9 x7y53 CPE[9]
00  // 10 x7y54 CPE[0]
00  // 11 x7y54 CPE[1]
00  // 12 x7y54 CPE[2]
00  // 13 x7y54 CPE[3]
00  // 14 x7y54 CPE[4]
00  // 15 x7y54 CPE[5]
00  // 16 x7y54 CPE[6]
00  // 17 x7y54 CPE[7]
00  // 18 x7y54 CPE[8]
00  // 19 x7y54 CPE[9]
00  // 20 x8y53 CPE[0]
00  // 21 x8y53 CPE[1]
00  // 22 x8y53 CPE[2]
00  // 23 x8y53 CPE[3]
00  // 24 x8y53 CPE[4]
00  // 25 x8y53 CPE[5]
00  // 26 x8y53 CPE[6]
00  // 27 x8y53 CPE[7]
00  // 28 x8y53 CPE[8]
00  // 29 x8y53 CPE[9]
00  // 30 x8y54 CPE[0]
00  // 31 x8y54 CPE[1]
00  // 32 x8y54 CPE[2]
00  // 33 x8y54 CPE[3]
00  // 34 x8y54 CPE[4]
00  // 35 x8y54 CPE[5]
00  // 36 x8y54 CPE[6]
00  // 37 x8y54 CPE[7]
00  // 38 x8y54 CPE[8]
00  // 39 x8y54 CPE[9]
00  // 40 x7y53 INMUX plane 2,1
00  // 41 x7y53 INMUX plane 4,3
00  // 42 x7y53 INMUX plane 6,5
00  // 43 x7y53 INMUX plane 8,7
00  // 44 x7y53 INMUX plane 10,9
00  // 45 x7y53 INMUX plane 12,11
04  // 46 x7y54 INMUX plane 2,1
00  // 47 x7y54 INMUX plane 4,3
00  // 48 x7y54 INMUX plane 6,5
00  // 49 x7y54 INMUX plane 8,7
00  // 50 x7y54 INMUX plane 10,9
00  // 51 x7y54 INMUX plane 12,11
00  // 52 x8y53 INMUX plane 2,1
00  // 53 x8y53 INMUX plane 4,3
00  // 54 x8y53 INMUX plane 6,5
18  // 55 x8y53 INMUX plane 8,7
00  // 56 x8y53 INMUX plane 10,9
00  // 57 x8y53 INMUX plane 12,11
00  // 58 x8y54 INMUX plane 2,1
00  // 59 x8y54 INMUX plane 4,3
00  // 60 x8y54 INMUX plane 6,5
00  // 61 x8y54 INMUX plane 8,7
00  // 62 x8y54 INMUX plane 10,9
00  // 63 x8y54 INMUX plane 12,11
00  // 64 x8y54 SB_BIG plane 1
00  // 65 x8y54 SB_BIG plane 1
00  // 66 x8y54 SB_DRIVE plane 2,1
00  // 67 x8y54 SB_BIG plane 2
00  // 68 x8y54 SB_BIG plane 2
00  // 69 x8y54 SB_BIG plane 3
00  // 70 x8y54 SB_BIG plane 3
00  // 71 x8y54 SB_DRIVE plane 4,3
00  // 72 x8y54 SB_BIG plane 4
00  // 73 x8y54 SB_BIG plane 4
00  // 74 x8y54 SB_BIG plane 5
00  // 75 x8y54 SB_BIG plane 5
00  // 76 x8y54 SB_DRIVE plane 6,5
00  // 77 x8y54 SB_BIG plane 6
00  // 78 x8y54 SB_BIG plane 6
00  // 79 x8y54 SB_BIG plane 7
00  // 80 x8y54 SB_BIG plane 7
00  // 81 x8y54 SB_DRIVE plane 8,7
00  // 82 x8y54 SB_BIG plane 8
40  // 83 x8y54 SB_BIG plane 8
77 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x9y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4422     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1B // y_sel: 53
34 // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 442A
63 // Length: 99
00 // -- CRC low byte
69 // -- CRC high byte
00  //  0 x9y53 CPE[0]
00  //  1 x9y53 CPE[1]
00  //  2 x9y53 CPE[2]
00  //  3 x9y53 CPE[3]
00  //  4 x9y53 CPE[4]
00  //  5 x9y53 CPE[5]
00  //  6 x9y53 CPE[6]
00  //  7 x9y53 CPE[7]
00  //  8 x9y53 CPE[8]
00  //  9 x9y53 CPE[9]
00  // 10 x9y54 CPE[0]
00  // 11 x9y54 CPE[1]
00  // 12 x9y54 CPE[2]
00  // 13 x9y54 CPE[3]
00  // 14 x9y54 CPE[4]
00  // 15 x9y54 CPE[5]
00  // 16 x9y54 CPE[6]
00  // 17 x9y54 CPE[7]
00  // 18 x9y54 CPE[8]
00  // 19 x9y54 CPE[9]
00  // 20 x10y53 CPE[0]
00  // 21 x10y53 CPE[1]
00  // 22 x10y53 CPE[2]
00  // 23 x10y53 CPE[3]
00  // 24 x10y53 CPE[4]
00  // 25 x10y53 CPE[5]
00  // 26 x10y53 CPE[6]
00  // 27 x10y53 CPE[7]
00  // 28 x10y53 CPE[8]
00  // 29 x10y53 CPE[9]
00  // 30 x10y54 CPE[0]
00  // 31 x10y54 CPE[1]
00  // 32 x10y54 CPE[2]
00  // 33 x10y54 CPE[3]
00  // 34 x10y54 CPE[4]
00  // 35 x10y54 CPE[5]
00  // 36 x10y54 CPE[6]
00  // 37 x10y54 CPE[7]
00  // 38 x10y54 CPE[8]
00  // 39 x10y54 CPE[9]
00  // 40 x9y53 INMUX plane 2,1
00  // 41 x9y53 INMUX plane 4,3
00  // 42 x9y53 INMUX plane 6,5
00  // 43 x9y53 INMUX plane 8,7
00  // 44 x9y53 INMUX plane 10,9
00  // 45 x9y53 INMUX plane 12,11
00  // 46 x9y54 INMUX plane 2,1
00  // 47 x9y54 INMUX plane 4,3
00  // 48 x9y54 INMUX plane 6,5
20  // 49 x9y54 INMUX plane 8,7
00  // 50 x9y54 INMUX plane 10,9
00  // 51 x9y54 INMUX plane 12,11
00  // 52 x10y53 INMUX plane 2,1
03  // 53 x10y53 INMUX plane 4,3
00  // 54 x10y53 INMUX plane 6,5
00  // 55 x10y53 INMUX plane 8,7
00  // 56 x10y53 INMUX plane 10,9
00  // 57 x10y53 INMUX plane 12,11
00  // 58 x10y54 INMUX plane 2,1
00  // 59 x10y54 INMUX plane 4,3
00  // 60 x10y54 INMUX plane 6,5
00  // 61 x10y54 INMUX plane 8,7
00  // 62 x10y54 INMUX plane 10,9
00  // 63 x10y54 INMUX plane 12,11
00  // 64 x9y53 SB_BIG plane 1
00  // 65 x9y53 SB_BIG plane 1
00  // 66 x9y53 SB_DRIVE plane 2,1
00  // 67 x9y53 SB_BIG plane 2
00  // 68 x9y53 SB_BIG plane 2
00  // 69 x9y53 SB_BIG plane 3
00  // 70 x9y53 SB_BIG plane 3
00  // 71 x9y53 SB_DRIVE plane 4,3
00  // 72 x9y53 SB_BIG plane 4
00  // 73 x9y53 SB_BIG plane 4
00  // 74 x9y53 SB_BIG plane 5
00  // 75 x9y53 SB_BIG plane 5
00  // 76 x9y53 SB_DRIVE plane 6,5
00  // 77 x9y53 SB_BIG plane 6
00  // 78 x9y53 SB_BIG plane 6
00  // 79 x9y53 SB_BIG plane 7
00  // 80 x9y53 SB_BIG plane 7
00  // 81 x9y53 SB_DRIVE plane 8,7
00  // 82 x9y53 SB_BIG plane 8
00  // 83 x9y53 SB_BIG plane 8
00  // 84 x9y53 SB_BIG plane 9
00  // 85 x9y53 SB_BIG plane 9
00  // 86 x9y53 SB_DRIVE plane 10,9
00  // 87 x9y53 SB_BIG plane 10
00  // 88 x9y53 SB_BIG plane 10
00  // 89 x9y53 SB_BIG plane 11
00  // 90 x9y53 SB_BIG plane 11
00  // 91 x9y53 SB_DRIVE plane 12,11
00  // 92 x9y53 SB_BIG plane 12
00  // 93 x9y53 SB_BIG plane 12
00  // 94 x10y54 SB_SML plane 1
00  // 95 x10y54 SB_SML plane 2,1
00  // 96 x10y54 SB_SML plane 2
00  // 97 x10y54 SB_SML plane 3
06  // 98 x10y54 SB_SML plane 4,3
D8 // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x11y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4493     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1B // y_sel: 53
5C // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 449B
30 // Length: 48
1E // -- CRC low byte
09 // -- CRC high byte
00  //  0 x11y53 CPE[0]
00  //  1 x11y53 CPE[1]
00  //  2 x11y53 CPE[2]
00  //  3 x11y53 CPE[3]
00  //  4 x11y53 CPE[4]
00  //  5 x11y53 CPE[5]
00  //  6 x11y53 CPE[6]
00  //  7 x11y53 CPE[7]
00  //  8 x11y53 CPE[8]
00  //  9 x11y53 CPE[9]
00  // 10 x11y54 CPE[0]
00  // 11 x11y54 CPE[1]
00  // 12 x11y54 CPE[2]
00  // 13 x11y54 CPE[3]
00  // 14 x11y54 CPE[4]
00  // 15 x11y54 CPE[5]
00  // 16 x11y54 CPE[6]
00  // 17 x11y54 CPE[7]
00  // 18 x11y54 CPE[8]
00  // 19 x11y54 CPE[9]
00  // 20 x12y53 CPE[0]
00  // 21 x12y53 CPE[1]
00  // 22 x12y53 CPE[2]
00  // 23 x12y53 CPE[3]
00  // 24 x12y53 CPE[4]
00  // 25 x12y53 CPE[5]
00  // 26 x12y53 CPE[6]
00  // 27 x12y53 CPE[7]
00  // 28 x12y53 CPE[8]
00  // 29 x12y53 CPE[9]
00  // 30 x12y54 CPE[0]
00  // 31 x12y54 CPE[1]
00  // 32 x12y54 CPE[2]
00  // 33 x12y54 CPE[3]
00  // 34 x12y54 CPE[4]
00  // 35 x12y54 CPE[5]
00  // 36 x12y54 CPE[6]
00  // 37 x12y54 CPE[7]
00  // 38 x12y54 CPE[8]
00  // 39 x12y54 CPE[9]
00  // 40 x11y53 INMUX plane 2,1
00  // 41 x11y53 INMUX plane 4,3
00  // 42 x11y53 INMUX plane 6,5
00  // 43 x11y53 INMUX plane 8,7
00  // 44 x11y53 INMUX plane 10,9
00  // 45 x11y53 INMUX plane 12,11
00  // 46 x11y54 INMUX plane 2,1
04  // 47 x11y54 INMUX plane 4,3
31 // -- CRC low byte
09 // -- CRC high byte


// Config Latches on x161y53
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 44D1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1B // y_sel: 53
A3 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 44D9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y53
00  // 14 right_edge_EN1 at x163y53
00  // 15 right_edge_EN2 at x163y53
00  // 16 right_edge_EN0 at x163y54
00  // 17 right_edge_EN1 at x163y54
00  // 18 right_edge_EN2 at x163y54
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y53 SB_BIG plane 1
12  // 65 x161y53 SB_BIG plane 1
00  // 66 x161y53 SB_DRIVE plane 2,1
48  // 67 x161y53 SB_BIG plane 2
12  // 68 x161y53 SB_BIG plane 2
48  // 69 x161y53 SB_BIG plane 3
12  // 70 x161y53 SB_BIG plane 3
00  // 71 x161y53 SB_DRIVE plane 4,3
48  // 72 x161y53 SB_BIG plane 4
12  // 73 x161y53 SB_BIG plane 4
48  // 74 x161y53 SB_BIG plane 5
12  // 75 x161y53 SB_BIG plane 5
00  // 76 x161y53 SB_DRIVE plane 6,5
48  // 77 x161y53 SB_BIG plane 6
12  // 78 x161y53 SB_BIG plane 6
48  // 79 x161y53 SB_BIG plane 7
12  // 80 x161y53 SB_BIG plane 7
00  // 81 x161y53 SB_DRIVE plane 8,7
48  // 82 x161y53 SB_BIG plane 8
12  // 83 x161y53 SB_BIG plane 8
48  // 84 x161y53 SB_BIG plane 9
12  // 85 x161y53 SB_BIG plane 9
00  // 86 x161y53 SB_DRIVE plane 10,9
48  // 87 x161y53 SB_BIG plane 10
12  // 88 x161y53 SB_BIG plane 10
48  // 89 x161y53 SB_BIG plane 11
12  // 90 x161y53 SB_BIG plane 11
00  // 91 x161y53 SB_DRIVE plane 12,11
48  // 92 x161y53 SB_BIG plane 12
12  // 93 x161y53 SB_BIG plane 12
A8  // 94 x162y54 SB_SML plane 1
82  // 95 x162y54 SB_SML plane 2,1
2A  // 96 x162y54 SB_SML plane 2
A8  // 97 x162y54 SB_SML plane 3
82  // 98 x162y54 SB_SML plane 4,3
2A  // 99 x162y54 SB_SML plane 4
A8  // 100 x162y54 SB_SML plane 5
82  // 101 x162y54 SB_SML plane 6,5
2A  // 102 x162y54 SB_SML plane 6
A8  // 103 x162y54 SB_SML plane 7
82  // 104 x162y54 SB_SML plane 8,7
2A  // 105 x162y54 SB_SML plane 8
A8  // 106 x162y54 SB_SML plane 9
82  // 107 x162y54 SB_SML plane 10,9
2A  // 108 x162y54 SB_SML plane 10
A8  // 109 x162y54 SB_SML plane 11
82  // 110 x162y54 SB_SML plane 12,11
2A  // 111 x162y54 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 454F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1C // y_sel: 55
33 // -- CRC low byte
26 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4557
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y55
00  // 14 left_edge_EN1 at x-2y55
00  // 15 left_edge_EN2 at x-2y55
00  // 16 left_edge_EN0 at x-2y56
00  // 17 left_edge_EN1 at x-2y56
00  // 18 left_edge_EN2 at x-2y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y55 SB_BIG plane 1
12  // 65 x-1y55 SB_BIG plane 1
00  // 66 x-1y55 SB_DRIVE plane 2,1
48  // 67 x-1y55 SB_BIG plane 2
12  // 68 x-1y55 SB_BIG plane 2
48  // 69 x-1y55 SB_BIG plane 3
12  // 70 x-1y55 SB_BIG plane 3
00  // 71 x-1y55 SB_DRIVE plane 4,3
48  // 72 x-1y55 SB_BIG plane 4
12  // 73 x-1y55 SB_BIG plane 4
48  // 74 x-1y55 SB_BIG plane 5
12  // 75 x-1y55 SB_BIG plane 5
00  // 76 x-1y55 SB_DRIVE plane 6,5
48  // 77 x-1y55 SB_BIG plane 6
12  // 78 x-1y55 SB_BIG plane 6
48  // 79 x-1y55 SB_BIG plane 7
12  // 80 x-1y55 SB_BIG plane 7
00  // 81 x-1y55 SB_DRIVE plane 8,7
48  // 82 x-1y55 SB_BIG plane 8
12  // 83 x-1y55 SB_BIG plane 8
79  // 84 x-1y55 SB_BIG plane 9
12  // 85 x-1y55 SB_BIG plane 9
01  // 86 x-1y55 SB_DRIVE plane 10,9
48  // 87 x-1y55 SB_BIG plane 10
12  // 88 x-1y55 SB_BIG plane 10
48  // 89 x-1y55 SB_BIG plane 11
12  // 90 x-1y55 SB_BIG plane 11
00  // 91 x-1y55 SB_DRIVE plane 12,11
48  // 92 x-1y55 SB_BIG plane 12
12  // 93 x-1y55 SB_BIG plane 12
A8  // 94 x0y56 SB_SML plane 1
82  // 95 x0y56 SB_SML plane 2,1
2A  // 96 x0y56 SB_SML plane 2
A8  // 97 x0y56 SB_SML plane 3
82  // 98 x0y56 SB_SML plane 4,3
2A  // 99 x0y56 SB_SML plane 4
A8  // 100 x0y56 SB_SML plane 5
82  // 101 x0y56 SB_SML plane 6,5
2A  // 102 x0y56 SB_SML plane 6
A8  // 103 x0y56 SB_SML plane 7
82  // 104 x0y56 SB_SML plane 8,7
2A  // 105 x0y56 SB_SML plane 8
A8  // 106 x0y56 SB_SML plane 9
82  // 107 x0y56 SB_SML plane 10,9
2A  // 108 x0y56 SB_SML plane 10
A8  // 109 x0y56 SB_SML plane 11
82  // 110 x0y56 SB_SML plane 12,11
2A  // 111 x0y56 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 45CD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1C // y_sel: 55
EB // -- CRC low byte
3F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 45D5
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x1y55 CPE[0]
00  //  1 x1y55 CPE[1]
00  //  2 x1y55 CPE[2]
00  //  3 x1y55 CPE[3]
00  //  4 x1y55 CPE[4]
00  //  5 x1y55 CPE[5]
00  //  6 x1y55 CPE[6]
00  //  7 x1y55 CPE[7]
00  //  8 x1y55 CPE[8]
00  //  9 x1y55 CPE[9]
00  // 10 x1y56 CPE[0]
00  // 11 x1y56 CPE[1]
00  // 12 x1y56 CPE[2]
00  // 13 x1y56 CPE[3]
00  // 14 x1y56 CPE[4]
00  // 15 x1y56 CPE[5]
00  // 16 x1y56 CPE[6]
00  // 17 x1y56 CPE[7]
00  // 18 x1y56 CPE[8]
00  // 19 x1y56 CPE[9]
00  // 20 x2y55 CPE[0]
00  // 21 x2y55 CPE[1]
00  // 22 x2y55 CPE[2]
00  // 23 x2y55 CPE[3]
00  // 24 x2y55 CPE[4]
00  // 25 x2y55 CPE[5]
00  // 26 x2y55 CPE[6]
00  // 27 x2y55 CPE[7]
00  // 28 x2y55 CPE[8]
00  // 29 x2y55 CPE[9]
00  // 30 x2y56 CPE[0]
00  // 31 x2y56 CPE[1]
00  // 32 x2y56 CPE[2]
00  // 33 x2y56 CPE[3]
00  // 34 x2y56 CPE[4]
00  // 35 x2y56 CPE[5]
00  // 36 x2y56 CPE[6]
00  // 37 x2y56 CPE[7]
00  // 38 x2y56 CPE[8]
00  // 39 x2y56 CPE[9]
00  // 40 x1y55 INMUX plane 2,1
00  // 41 x1y55 INMUX plane 4,3
00  // 42 x1y55 INMUX plane 6,5
00  // 43 x1y55 INMUX plane 8,7
01  // 44 x1y55 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x3y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4608     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1C // y_sel: 55
83 // -- CRC low byte
15 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4610
63 // Length: 99
00 // -- CRC low byte
69 // -- CRC high byte
00  //  0 x3y55 CPE[0]
00  //  1 x3y55 CPE[1]
00  //  2 x3y55 CPE[2]
00  //  3 x3y55 CPE[3]
00  //  4 x3y55 CPE[4]
00  //  5 x3y55 CPE[5]
00  //  6 x3y55 CPE[6]
00  //  7 x3y55 CPE[7]
00  //  8 x3y55 CPE[8]
00  //  9 x3y55 CPE[9]
00  // 10 x3y56 CPE[0]
00  // 11 x3y56 CPE[1]
00  // 12 x3y56 CPE[2]
00  // 13 x3y56 CPE[3]
00  // 14 x3y56 CPE[4]
00  // 15 x3y56 CPE[5]
00  // 16 x3y56 CPE[6]
00  // 17 x3y56 CPE[7]
00  // 18 x3y56 CPE[8]
00  // 19 x3y56 CPE[9]
00  // 20 x4y55 CPE[0]
00  // 21 x4y55 CPE[1]
00  // 22 x4y55 CPE[2]
00  // 23 x4y55 CPE[3]
00  // 24 x4y55 CPE[4]
00  // 25 x4y55 CPE[5]
00  // 26 x4y55 CPE[6]
00  // 27 x4y55 CPE[7]
00  // 28 x4y55 CPE[8]
00  // 29 x4y55 CPE[9]
00  // 30 x4y56 CPE[0]
00  // 31 x4y56 CPE[1]
00  // 32 x4y56 CPE[2]
00  // 33 x4y56 CPE[3]
00  // 34 x4y56 CPE[4]
00  // 35 x4y56 CPE[5]
00  // 36 x4y56 CPE[6]
00  // 37 x4y56 CPE[7]
00  // 38 x4y56 CPE[8]
00  // 39 x4y56 CPE[9]
00  // 40 x3y55 INMUX plane 2,1
00  // 41 x3y55 INMUX plane 4,3
00  // 42 x3y55 INMUX plane 6,5
00  // 43 x3y55 INMUX plane 8,7
00  // 44 x3y55 INMUX plane 10,9
00  // 45 x3y55 INMUX plane 12,11
00  // 46 x3y56 INMUX plane 2,1
00  // 47 x3y56 INMUX plane 4,3
00  // 48 x3y56 INMUX plane 6,5
00  // 49 x3y56 INMUX plane 8,7
00  // 50 x3y56 INMUX plane 10,9
00  // 51 x3y56 INMUX plane 12,11
00  // 52 x4y55 INMUX plane 2,1
00  // 53 x4y55 INMUX plane 4,3
00  // 54 x4y55 INMUX plane 6,5
00  // 55 x4y55 INMUX plane 8,7
00  // 56 x4y55 INMUX plane 10,9
00  // 57 x4y55 INMUX plane 12,11
00  // 58 x4y56 INMUX plane 2,1
00  // 59 x4y56 INMUX plane 4,3
00  // 60 x4y56 INMUX plane 6,5
00  // 61 x4y56 INMUX plane 8,7
00  // 62 x4y56 INMUX plane 10,9
10  // 63 x4y56 INMUX plane 12,11
00  // 64 x3y55 SB_BIG plane 1
00  // 65 x3y55 SB_BIG plane 1
00  // 66 x3y55 SB_DRIVE plane 2,1
00  // 67 x3y55 SB_BIG plane 2
00  // 68 x3y55 SB_BIG plane 2
04  // 69 x3y55 SB_BIG plane 3
10  // 70 x3y55 SB_BIG plane 3
00  // 71 x3y55 SB_DRIVE plane 4,3
00  // 72 x3y55 SB_BIG plane 4
00  // 73 x3y55 SB_BIG plane 4
00  // 74 x3y55 SB_BIG plane 5
00  // 75 x3y55 SB_BIG plane 5
00  // 76 x3y55 SB_DRIVE plane 6,5
00  // 77 x3y55 SB_BIG plane 6
00  // 78 x3y55 SB_BIG plane 6
00  // 79 x3y55 SB_BIG plane 7
00  // 80 x3y55 SB_BIG plane 7
00  // 81 x3y55 SB_DRIVE plane 8,7
00  // 82 x3y55 SB_BIG plane 8
00  // 83 x3y55 SB_BIG plane 8
00  // 84 x3y55 SB_BIG plane 9
00  // 85 x3y55 SB_BIG plane 9
00  // 86 x3y55 SB_DRIVE plane 10,9
00  // 87 x3y55 SB_BIG plane 10
00  // 88 x3y55 SB_BIG plane 10
00  // 89 x3y55 SB_BIG plane 11
00  // 90 x3y55 SB_BIG plane 11
00  // 91 x3y55 SB_DRIVE plane 12,11
00  // 92 x3y55 SB_BIG plane 12
00  // 93 x3y55 SB_BIG plane 12
00  // 94 x4y56 SB_SML plane 1
00  // 95 x4y56 SB_SML plane 2,1
00  // 96 x4y56 SB_SML plane 2
82  // 97 x4y56 SB_SML plane 3
01  // 98 x4y56 SB_SML plane 4,3
4B // -- CRC low byte
ED // -- CRC high byte


// Config Latches on x5y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4679     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1C // y_sel: 55
5B // -- CRC low byte
0C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4681
5E // Length: 94
66 // -- CRC low byte
83 // -- CRC high byte
00  //  0 x5y55 CPE[0]
00  //  1 x5y55 CPE[1]
00  //  2 x5y55 CPE[2]
00  //  3 x5y55 CPE[3]
00  //  4 x5y55 CPE[4]
00  //  5 x5y55 CPE[5]
00  //  6 x5y55 CPE[6]
00  //  7 x5y55 CPE[7]
00  //  8 x5y55 CPE[8]
00  //  9 x5y55 CPE[9]
00  // 10 x5y56 CPE[0]
00  // 11 x5y56 CPE[1]
00  // 12 x5y56 CPE[2]
00  // 13 x5y56 CPE[3]
00  // 14 x5y56 CPE[4]
00  // 15 x5y56 CPE[5]
00  // 16 x5y56 CPE[6]
00  // 17 x5y56 CPE[7]
00  // 18 x5y56 CPE[8]
00  // 19 x5y56 CPE[9]
00  // 20 x6y55 CPE[0]
00  // 21 x6y55 CPE[1]
00  // 22 x6y55 CPE[2]
00  // 23 x6y55 CPE[3]
00  // 24 x6y55 CPE[4]
00  // 25 x6y55 CPE[5]
00  // 26 x6y55 CPE[6]
00  // 27 x6y55 CPE[7]
00  // 28 x6y55 CPE[8]
00  // 29 x6y55 CPE[9]
00  // 30 x6y56 CPE[0]
00  // 31 x6y56 CPE[1]
00  // 32 x6y56 CPE[2]
00  // 33 x6y56 CPE[3]
00  // 34 x6y56 CPE[4]
00  // 35 x6y56 CPE[5]
00  // 36 x6y56 CPE[6]
00  // 37 x6y56 CPE[7]
00  // 38 x6y56 CPE[8]
00  // 39 x6y56 CPE[9]
00  // 40 x5y55 INMUX plane 2,1
00  // 41 x5y55 INMUX plane 4,3
00  // 42 x5y55 INMUX plane 6,5
00  // 43 x5y55 INMUX plane 8,7
00  // 44 x5y55 INMUX plane 10,9
00  // 45 x5y55 INMUX plane 12,11
00  // 46 x5y56 INMUX plane 2,1
00  // 47 x5y56 INMUX plane 4,3
03  // 48 x5y56 INMUX plane 6,5
00  // 49 x5y56 INMUX plane 8,7
00  // 50 x5y56 INMUX plane 10,9
18  // 51 x5y56 INMUX plane 12,11
00  // 52 x6y55 INMUX plane 2,1
00  // 53 x6y55 INMUX plane 4,3
00  // 54 x6y55 INMUX plane 6,5
00  // 55 x6y55 INMUX plane 8,7
00  // 56 x6y55 INMUX plane 10,9
00  // 57 x6y55 INMUX plane 12,11
00  // 58 x6y56 INMUX plane 2,1
00  // 59 x6y56 INMUX plane 4,3
00  // 60 x6y56 INMUX plane 6,5
00  // 61 x6y56 INMUX plane 8,7
10  // 62 x6y56 INMUX plane 10,9
00  // 63 x6y56 INMUX plane 12,11
00  // 64 x6y56 SB_BIG plane 1
20  // 65 x6y56 SB_BIG plane 1
00  // 66 x6y56 SB_DRIVE plane 2,1
00  // 67 x6y56 SB_BIG plane 2
00  // 68 x6y56 SB_BIG plane 2
00  // 69 x6y56 SB_BIG plane 3
00  // 70 x6y56 SB_BIG plane 3
00  // 71 x6y56 SB_DRIVE plane 4,3
00  // 72 x6y56 SB_BIG plane 4
00  // 73 x6y56 SB_BIG plane 4
00  // 74 x6y56 SB_BIG plane 5
00  // 75 x6y56 SB_BIG plane 5
00  // 76 x6y56 SB_DRIVE plane 6,5
00  // 77 x6y56 SB_BIG plane 6
00  // 78 x6y56 SB_BIG plane 6
00  // 79 x6y56 SB_BIG plane 7
00  // 80 x6y56 SB_BIG plane 7
00  // 81 x6y56 SB_DRIVE plane 8,7
00  // 82 x6y56 SB_BIG plane 8
00  // 83 x6y56 SB_BIG plane 8
00  // 84 x6y56 SB_BIG plane 9
00  // 85 x6y56 SB_BIG plane 9
00  // 86 x6y56 SB_DRIVE plane 10,9
00  // 87 x6y56 SB_BIG plane 10
00  // 88 x6y56 SB_BIG plane 10
00  // 89 x6y56 SB_BIG plane 11
00  // 90 x6y56 SB_BIG plane 11
00  // 91 x6y56 SB_DRIVE plane 12,11
03  // 92 x6y56 SB_BIG plane 12
32  // 93 x6y56 SB_BIG plane 12
41 // -- CRC low byte
51 // -- CRC high byte


// Config Latches on x7y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 46E5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1C // y_sel: 55
53 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 46ED
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x7y55 CPE[0]
00  //  1 x7y55 CPE[1]
00  //  2 x7y55 CPE[2]
00  //  3 x7y55 CPE[3]
00  //  4 x7y55 CPE[4]
00  //  5 x7y55 CPE[5]
00  //  6 x7y55 CPE[6]
00  //  7 x7y55 CPE[7]
00  //  8 x7y55 CPE[8]
00  //  9 x7y55 CPE[9]
00  // 10 x7y56 CPE[0]
00  // 11 x7y56 CPE[1]
00  // 12 x7y56 CPE[2]
00  // 13 x7y56 CPE[3]
00  // 14 x7y56 CPE[4]
00  // 15 x7y56 CPE[5]
00  // 16 x7y56 CPE[6]
00  // 17 x7y56 CPE[7]
00  // 18 x7y56 CPE[8]
00  // 19 x7y56 CPE[9]
00  // 20 x8y55 CPE[0]  _a60  C_MX4b/D///    
00  // 21 x8y55 CPE[1]
00  // 22 x8y55 CPE[2]
00  // 23 x8y55 CPE[3]
00  // 24 x8y55 CPE[4]
00  // 25 x8y55 CPE[5]
00  // 26 x8y55 CPE[6]
00  // 27 x8y55 CPE[7]
00  // 28 x8y55 CPE[8]
00  // 29 x8y55 CPE[9]
00  // 30 x8y56 CPE[0]  _a368  C_////Bridge
00  // 31 x8y56 CPE[1]
00  // 32 x8y56 CPE[2]
00  // 33 x8y56 CPE[3]
00  // 34 x8y56 CPE[4]
00  // 35 x8y56 CPE[5]
00  // 36 x8y56 CPE[6]
00  // 37 x8y56 CPE[7]
00  // 38 x8y56 CPE[8]
00  // 39 x8y56 CPE[9]
04  // 40 x7y55 INMUX plane 2,1
00  // 41 x7y55 INMUX plane 4,3
00  // 42 x7y55 INMUX plane 6,5
00  // 43 x7y55 INMUX plane 8,7
00  // 44 x7y55 INMUX plane 10,9
00  // 45 x7y55 INMUX plane 12,11
00  // 46 x7y56 INMUX plane 2,1
00  // 47 x7y56 INMUX plane 4,3
00  // 48 x7y56 INMUX plane 6,5
00  // 49 x7y56 INMUX plane 8,7
00  // 50 x7y56 INMUX plane 10,9
00  // 51 x7y56 INMUX plane 12,11
3C  // 52 x8y55 INMUX plane 2,1
28  // 53 x8y55 INMUX plane 4,3
06  // 54 x8y55 INMUX plane 6,5
05  // 55 x8y55 INMUX plane 8,7
18  // 56 x8y55 INMUX plane 10,9
C0  // 57 x8y55 INMUX plane 12,11
04  // 58 x8y56 INMUX plane 2,1
00  // 59 x8y56 INMUX plane 4,3
00  // 60 x8y56 INMUX plane 6,5
02  // 61 x8y56 INMUX plane 8,7
03  // 62 x8y56 INMUX plane 10,9
00  // 63 x8y56 INMUX plane 12,11
00  // 64 x7y55 SB_BIG plane 1
00  // 65 x7y55 SB_BIG plane 1
00  // 66 x7y55 SB_DRIVE plane 2,1
00  // 67 x7y55 SB_BIG plane 2
00  // 68 x7y55 SB_BIG plane 2
48  // 69 x7y55 SB_BIG plane 3
12  // 70 x7y55 SB_BIG plane 3
00  // 71 x7y55 SB_DRIVE plane 4,3
48  // 72 x7y55 SB_BIG plane 4
12  // 73 x7y55 SB_BIG plane 4
00  // 74 x7y55 SB_BIG plane 5
00  // 75 x7y55 SB_BIG plane 5
00  // 76 x7y55 SB_DRIVE plane 6,5
00  // 77 x7y55 SB_BIG plane 6
00  // 78 x7y55 SB_BIG plane 6
48  // 79 x7y55 SB_BIG plane 7
12  // 80 x7y55 SB_BIG plane 7
00  // 81 x7y55 SB_DRIVE plane 8,7
48  // 82 x7y55 SB_BIG plane 8
12  // 83 x7y55 SB_BIG plane 8
21  // 84 x7y55 SB_BIG plane 9
00  // 85 x7y55 SB_BIG plane 9
00  // 86 x7y55 SB_DRIVE plane 10,9
00  // 87 x7y55 SB_BIG plane 10
00  // 88 x7y55 SB_BIG plane 10
00  // 89 x7y55 SB_BIG plane 11
00  // 90 x7y55 SB_BIG plane 11
00  // 91 x7y55 SB_DRIVE plane 12,11
00  // 92 x7y55 SB_BIG plane 12
00  // 93 x7y55 SB_BIG plane 12
00  // 94 x8y56 SB_SML plane 1
00  // 95 x8y56 SB_SML plane 2,1
00  // 96 x8y56 SB_SML plane 2
28  // 97 x8y56 SB_SML plane 3
82  // 98 x8y56 SB_SML plane 4,3
2A  // 99 x8y56 SB_SML plane 4
00  // 100 x8y56 SB_SML plane 5
00  // 101 x8y56 SB_SML plane 6,5
00  // 102 x8y56 SB_SML plane 6
A8  // 103 x8y56 SB_SML plane 7
82  // 104 x8y56 SB_SML plane 8,7
2A  // 105 x8y56 SB_SML plane 8
0B  // 106 x8y56 SB_SML plane 9
34  // 107 x8y56 SB_SML plane 10,9
48  // 108 x8y56 SB_SML plane 10
9B // -- CRC low byte
B5 // -- CRC high byte


// Config Latches on x9y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4760     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1C // y_sel: 55
8B // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4768
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x9y55 CPE[0]
00  //  1 x9y55 CPE[1]
00  //  2 x9y55 CPE[2]
00  //  3 x9y55 CPE[3]
00  //  4 x9y55 CPE[4]
00  //  5 x9y55 CPE[5]
00  //  6 x9y55 CPE[6]
00  //  7 x9y55 CPE[7]
00  //  8 x9y55 CPE[8]
00  //  9 x9y55 CPE[9]
00  // 10 x9y56 CPE[0]  _a158  C_/C_0_1///    
00  // 11 x9y56 CPE[1]
00  // 12 x9y56 CPE[2]
00  // 13 x9y56 CPE[3]
00  // 14 x9y56 CPE[4]
00  // 15 x9y56 CPE[5]
00  // 16 x9y56 CPE[6]
00  // 17 x9y56 CPE[7]
00  // 18 x9y56 CPE[8]
00  // 19 x9y56 CPE[9]
00  // 20 x10y55 CPE[0]  _a344  C_///AND/
00  // 21 x10y55 CPE[1]
00  // 22 x10y55 CPE[2]
00  // 23 x10y55 CPE[3]
00  // 24 x10y55 CPE[4]
00  // 25 x10y55 CPE[5]
00  // 26 x10y55 CPE[6]
00  // 27 x10y55 CPE[7]
00  // 28 x10y55 CPE[8]
00  // 29 x10y55 CPE[9]
00  // 30 x10y56 CPE[0]
00  // 31 x10y56 CPE[1]
00  // 32 x10y56 CPE[2]
00  // 33 x10y56 CPE[3]
00  // 34 x10y56 CPE[4]
00  // 35 x10y56 CPE[5]
00  // 36 x10y56 CPE[6]
00  // 37 x10y56 CPE[7]
00  // 38 x10y56 CPE[8]
00  // 39 x10y56 CPE[9]
00  // 40 x9y55 INMUX plane 2,1
00  // 41 x9y55 INMUX plane 4,3
00  // 42 x9y55 INMUX plane 6,5
00  // 43 x9y55 INMUX plane 8,7
01  // 44 x9y55 INMUX plane 10,9
00  // 45 x9y55 INMUX plane 12,11
00  // 46 x9y56 INMUX plane 2,1
28  // 47 x9y56 INMUX plane 4,3
00  // 48 x9y56 INMUX plane 6,5
05  // 49 x9y56 INMUX plane 8,7
21  // 50 x9y56 INMUX plane 10,9
00  // 51 x9y56 INMUX plane 12,11
05  // 52 x10y55 INMUX plane 2,1
33  // 53 x10y55 INMUX plane 4,3
00  // 54 x10y55 INMUX plane 6,5
20  // 55 x10y55 INMUX plane 8,7
00  // 56 x10y55 INMUX plane 10,9
00  // 57 x10y55 INMUX plane 12,11
00  // 58 x10y56 INMUX plane 2,1
03  // 59 x10y56 INMUX plane 4,3
00  // 60 x10y56 INMUX plane 6,5
02  // 61 x10y56 INMUX plane 8,7
00  // 62 x10y56 INMUX plane 10,9
00  // 63 x10y56 INMUX plane 12,11
00  // 64 x10y56 SB_BIG plane 1
00  // 65 x10y56 SB_BIG plane 1
00  // 66 x10y56 SB_DRIVE plane 2,1
48  // 67 x10y56 SB_BIG plane 2
12  // 68 x10y56 SB_BIG plane 2
48  // 69 x10y56 SB_BIG plane 3
22  // 70 x10y56 SB_BIG plane 3
00  // 71 x10y56 SB_DRIVE plane 4,3
00  // 72 x10y56 SB_BIG plane 4
00  // 73 x10y56 SB_BIG plane 4
00  // 74 x10y56 SB_BIG plane 5
00  // 75 x10y56 SB_BIG plane 5
00  // 76 x10y56 SB_DRIVE plane 6,5
48  // 77 x10y56 SB_BIG plane 6
12  // 78 x10y56 SB_BIG plane 6
08  // 79 x10y56 SB_BIG plane 7
14  // 80 x10y56 SB_BIG plane 7
00  // 81 x10y56 SB_DRIVE plane 8,7
00  // 82 x10y56 SB_BIG plane 8
00  // 83 x10y56 SB_BIG plane 8
00  // 84 x10y56 SB_BIG plane 9
00  // 85 x10y56 SB_BIG plane 9
00  // 86 x10y56 SB_DRIVE plane 10,9
00  // 87 x10y56 SB_BIG plane 10
00  // 88 x10y56 SB_BIG plane 10
00  // 89 x10y56 SB_BIG plane 11
00  // 90 x10y56 SB_BIG plane 11
00  // 91 x10y56 SB_DRIVE plane 12,11
00  // 92 x10y56 SB_BIG plane 12
00  // 93 x10y56 SB_BIG plane 12
00  // 94 x9y55 SB_SML plane 1
80  // 95 x9y55 SB_SML plane 2,1
2A  // 96 x9y55 SB_SML plane 2
A8  // 97 x9y55 SB_SML plane 3
02  // 98 x9y55 SB_SML plane 4,3
00  // 99 x9y55 SB_SML plane 4
00  // 100 x9y55 SB_SML plane 5
80  // 101 x9y55 SB_SML plane 6,5
2A  // 102 x9y55 SB_SML plane 6
A8  // 103 x9y55 SB_SML plane 7
02  // 104 x9y55 SB_SML plane 8,7
CB // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x11y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 47D7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1C // y_sel: 55
E3 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 47DF
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x11y55 CPE[0]
00  //  1 x11y55 CPE[1]
00  //  2 x11y55 CPE[2]
00  //  3 x11y55 CPE[3]
00  //  4 x11y55 CPE[4]
00  //  5 x11y55 CPE[5]
00  //  6 x11y55 CPE[6]
00  //  7 x11y55 CPE[7]
00  //  8 x11y55 CPE[8]
00  //  9 x11y55 CPE[9]
00  // 10 x11y56 CPE[0]  _a319  C_/C_0_1///    
00  // 11 x11y56 CPE[1]
00  // 12 x11y56 CPE[2]
00  // 13 x11y56 CPE[3]
00  // 14 x11y56 CPE[4]
00  // 15 x11y56 CPE[5]
00  // 16 x11y56 CPE[6]
00  // 17 x11y56 CPE[7]
00  // 18 x11y56 CPE[8]
00  // 19 x11y56 CPE[9]
00  // 20 x12y55 CPE[0]  _a79  C_///AND/D
00  // 21 x12y55 CPE[1]
00  // 22 x12y55 CPE[2]
00  // 23 x12y55 CPE[3]
00  // 24 x12y55 CPE[4]
00  // 25 x12y55 CPE[5]
00  // 26 x12y55 CPE[6]
00  // 27 x12y55 CPE[7]
00  // 28 x12y55 CPE[8]
00  // 29 x12y55 CPE[9]
00  // 30 x12y56 CPE[0]
00  // 31 x12y56 CPE[1]
00  // 32 x12y56 CPE[2]
00  // 33 x12y56 CPE[3]
00  // 34 x12y56 CPE[4]
00  // 35 x12y56 CPE[5]
00  // 36 x12y56 CPE[6]
00  // 37 x12y56 CPE[7]
00  // 38 x12y56 CPE[8]
00  // 39 x12y56 CPE[9]
00  // 40 x11y55 INMUX plane 2,1
00  // 41 x11y55 INMUX plane 4,3
00  // 42 x11y55 INMUX plane 6,5
00  // 43 x11y55 INMUX plane 8,7
00  // 44 x11y55 INMUX plane 10,9
00  // 45 x11y55 INMUX plane 12,11
1B  // 46 x11y56 INMUX plane 2,1
04  // 47 x11y56 INMUX plane 4,3
18  // 48 x11y56 INMUX plane 6,5
00  // 49 x11y56 INMUX plane 8,7
00  // 50 x11y56 INMUX plane 10,9
00  // 51 x11y56 INMUX plane 12,11
03  // 52 x12y55 INMUX plane 2,1
2C  // 53 x12y55 INMUX plane 4,3
00  // 54 x12y55 INMUX plane 6,5
00  // 55 x12y55 INMUX plane 8,7
28  // 56 x12y55 INMUX plane 10,9
00  // 57 x12y55 INMUX plane 12,11
00  // 58 x12y56 INMUX plane 2,1
00  // 59 x12y56 INMUX plane 4,3
00  // 60 x12y56 INMUX plane 6,5
00  // 61 x12y56 INMUX plane 8,7
80  // 62 x12y56 INMUX plane 10,9
00  // 63 x12y56 INMUX plane 12,11
00  // 64 x11y55 SB_BIG plane 1
00  // 65 x11y55 SB_BIG plane 1
00  // 66 x11y55 SB_DRIVE plane 2,1
48  // 67 x11y55 SB_BIG plane 2
12  // 68 x11y55 SB_BIG plane 2
48  // 69 x11y55 SB_BIG plane 3
12  // 70 x11y55 SB_BIG plane 3
00  // 71 x11y55 SB_DRIVE plane 4,3
00  // 72 x11y55 SB_BIG plane 4
00  // 73 x11y55 SB_BIG plane 4
00  // 74 x11y55 SB_BIG plane 5
00  // 75 x11y55 SB_BIG plane 5
00  // 76 x11y55 SB_DRIVE plane 6,5
48  // 77 x11y55 SB_BIG plane 6
12  // 78 x11y55 SB_BIG plane 6
48  // 79 x11y55 SB_BIG plane 7
12  // 80 x11y55 SB_BIG plane 7
00  // 81 x11y55 SB_DRIVE plane 8,7
00  // 82 x11y55 SB_BIG plane 8
00  // 83 x11y55 SB_BIG plane 8
29  // 84 x11y55 SB_BIG plane 9
00  // 85 x11y55 SB_BIG plane 9
00  // 86 x11y55 SB_DRIVE plane 10,9
00  // 87 x11y55 SB_BIG plane 10
00  // 88 x11y55 SB_BIG plane 10
00  // 89 x11y55 SB_BIG plane 11
00  // 90 x11y55 SB_BIG plane 11
00  // 91 x11y55 SB_DRIVE plane 12,11
00  // 92 x11y55 SB_BIG plane 12
00  // 93 x11y55 SB_BIG plane 12
00  // 94 x12y56 SB_SML plane 1
44  // 95 x12y56 SB_SML plane 2,1
53  // 96 x12y56 SB_SML plane 2
A8  // 97 x12y56 SB_SML plane 3
02  // 98 x12y56 SB_SML plane 4,3
00  // 99 x12y56 SB_SML plane 4
00  // 100 x12y56 SB_SML plane 5
80  // 101 x12y56 SB_SML plane 6,5
2A  // 102 x12y56 SB_SML plane 6
28  // 103 x12y56 SB_SML plane 7
02  // 104 x12y56 SB_SML plane 8,7
59 // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x13y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 484E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1C // y_sel: 55
3B // -- CRC low byte
6B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4856
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x13y55 CPE[0]
00  //  1 x13y55 CPE[1]
00  //  2 x13y55 CPE[2]
00  //  3 x13y55 CPE[3]
00  //  4 x13y55 CPE[4]
00  //  5 x13y55 CPE[5]
00  //  6 x13y55 CPE[6]
00  //  7 x13y55 CPE[7]
00  //  8 x13y55 CPE[8]
00  //  9 x13y55 CPE[9]
00  // 10 x13y56 CPE[0]
00  // 11 x13y56 CPE[1]
00  // 12 x13y56 CPE[2]
00  // 13 x13y56 CPE[3]
00  // 14 x13y56 CPE[4]
00  // 15 x13y56 CPE[5]
00  // 16 x13y56 CPE[6]
00  // 17 x13y56 CPE[7]
00  // 18 x13y56 CPE[8]
00  // 19 x13y56 CPE[9]
00  // 20 x14y55 CPE[0]
00  // 21 x14y55 CPE[1]
00  // 22 x14y55 CPE[2]
00  // 23 x14y55 CPE[3]
00  // 24 x14y55 CPE[4]
00  // 25 x14y55 CPE[5]
00  // 26 x14y55 CPE[6]
00  // 27 x14y55 CPE[7]
00  // 28 x14y55 CPE[8]
00  // 29 x14y55 CPE[9]
00  // 30 x14y56 CPE[0]
00  // 31 x14y56 CPE[1]
00  // 32 x14y56 CPE[2]
00  // 33 x14y56 CPE[3]
00  // 34 x14y56 CPE[4]
00  // 35 x14y56 CPE[5]
00  // 36 x14y56 CPE[6]
00  // 37 x14y56 CPE[7]
00  // 38 x14y56 CPE[8]
00  // 39 x14y56 CPE[9]
00  // 40 x13y55 INMUX plane 2,1
00  // 41 x13y55 INMUX plane 4,3
00  // 42 x13y55 INMUX plane 6,5
00  // 43 x13y55 INMUX plane 8,7
01  // 44 x13y55 INMUX plane 10,9
00  // 45 x13y55 INMUX plane 12,11
00  // 46 x13y56 INMUX plane 2,1
28  // 47 x13y56 INMUX plane 4,3
00  // 48 x13y56 INMUX plane 6,5
00  // 49 x13y56 INMUX plane 8,7
28  // 50 x13y56 INMUX plane 10,9
00  // 51 x13y56 INMUX plane 12,11
00  // 52 x14y55 INMUX plane 2,1
00  // 53 x14y55 INMUX plane 4,3
00  // 54 x14y55 INMUX plane 6,5
00  // 55 x14y55 INMUX plane 8,7
18  // 56 x14y55 INMUX plane 10,9
00  // 57 x14y55 INMUX plane 12,11
00  // 58 x14y56 INMUX plane 2,1
00  // 59 x14y56 INMUX plane 4,3
00  // 60 x14y56 INMUX plane 6,5
00  // 61 x14y56 INMUX plane 8,7
00  // 62 x14y56 INMUX plane 10,9
00  // 63 x14y56 INMUX plane 12,11
00  // 64 x14y56 SB_BIG plane 1
00  // 65 x14y56 SB_BIG plane 1
00  // 66 x14y56 SB_DRIVE plane 2,1
00  // 67 x14y56 SB_BIG plane 2
00  // 68 x14y56 SB_BIG plane 2
00  // 69 x14y56 SB_BIG plane 3
00  // 70 x14y56 SB_BIG plane 3
00  // 71 x14y56 SB_DRIVE plane 4,3
00  // 72 x14y56 SB_BIG plane 4
00  // 73 x14y56 SB_BIG plane 4
00  // 74 x14y56 SB_BIG plane 5
00  // 75 x14y56 SB_BIG plane 5
00  // 76 x14y56 SB_DRIVE plane 6,5
00  // 77 x14y56 SB_BIG plane 6
00  // 78 x14y56 SB_BIG plane 6
00  // 79 x14y56 SB_BIG plane 7
00  // 80 x14y56 SB_BIG plane 7
00  // 81 x14y56 SB_DRIVE plane 8,7
00  // 82 x14y56 SB_BIG plane 8
00  // 83 x14y56 SB_BIG plane 8
00  // 84 x14y56 SB_BIG plane 9
00  // 85 x14y56 SB_BIG plane 9
00  // 86 x14y56 SB_DRIVE plane 10,9
00  // 87 x14y56 SB_BIG plane 10
40  // 88 x14y56 SB_BIG plane 10
F9 // -- CRC low byte
0C // -- CRC high byte


// Config Latches on x15y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 48B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1C // y_sel: 55
F3 // -- CRC low byte
E8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 48BD
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x15y55 CPE[0]
00  //  1 x15y55 CPE[1]
00  //  2 x15y55 CPE[2]
00  //  3 x15y55 CPE[3]
00  //  4 x15y55 CPE[4]
00  //  5 x15y55 CPE[5]
00  //  6 x15y55 CPE[6]
00  //  7 x15y55 CPE[7]
00  //  8 x15y55 CPE[8]
00  //  9 x15y55 CPE[9]
00  // 10 x15y56 CPE[0]
00  // 11 x15y56 CPE[1]
00  // 12 x15y56 CPE[2]
00  // 13 x15y56 CPE[3]
00  // 14 x15y56 CPE[4]
00  // 15 x15y56 CPE[5]
00  // 16 x15y56 CPE[6]
00  // 17 x15y56 CPE[7]
00  // 18 x15y56 CPE[8]
00  // 19 x15y56 CPE[9]
00  // 20 x16y55 CPE[0]
00  // 21 x16y55 CPE[1]
00  // 22 x16y55 CPE[2]
00  // 23 x16y55 CPE[3]
00  // 24 x16y55 CPE[4]
00  // 25 x16y55 CPE[5]
00  // 26 x16y55 CPE[6]
00  // 27 x16y55 CPE[7]
00  // 28 x16y55 CPE[8]
00  // 29 x16y55 CPE[9]
00  // 30 x16y56 CPE[0]
00  // 31 x16y56 CPE[1]
00  // 32 x16y56 CPE[2]
00  // 33 x16y56 CPE[3]
00  // 34 x16y56 CPE[4]
00  // 35 x16y56 CPE[5]
00  // 36 x16y56 CPE[6]
00  // 37 x16y56 CPE[7]
00  // 38 x16y56 CPE[8]
00  // 39 x16y56 CPE[9]
00  // 40 x15y55 INMUX plane 2,1
00  // 41 x15y55 INMUX plane 4,3
00  // 42 x15y55 INMUX plane 6,5
00  // 43 x15y55 INMUX plane 8,7
00  // 44 x15y55 INMUX plane 10,9
00  // 45 x15y55 INMUX plane 12,11
00  // 46 x15y56 INMUX plane 2,1
00  // 47 x15y56 INMUX plane 4,3
00  // 48 x15y56 INMUX plane 6,5
00  // 49 x15y56 INMUX plane 8,7
20  // 50 x15y56 INMUX plane 10,9
00  // 51 x15y56 INMUX plane 12,11
00  // 52 x16y55 INMUX plane 2,1
00  // 53 x16y55 INMUX plane 4,3
00  // 54 x16y55 INMUX plane 6,5
00  // 55 x16y55 INMUX plane 8,7
00  // 56 x16y55 INMUX plane 10,9
00  // 57 x16y55 INMUX plane 12,11
00  // 58 x16y56 INMUX plane 2,1
00  // 59 x16y56 INMUX plane 4,3
00  // 60 x16y56 INMUX plane 6,5
00  // 61 x16y56 INMUX plane 8,7
00  // 62 x16y56 INMUX plane 10,9
00  // 63 x16y56 INMUX plane 12,11
00  // 64 x15y55 SB_BIG plane 1
00  // 65 x15y55 SB_BIG plane 1
00  // 66 x15y55 SB_DRIVE plane 2,1
00  // 67 x15y55 SB_BIG plane 2
00  // 68 x15y55 SB_BIG plane 2
00  // 69 x15y55 SB_BIG plane 3
00  // 70 x15y55 SB_BIG plane 3
00  // 71 x15y55 SB_DRIVE plane 4,3
00  // 72 x15y55 SB_BIG plane 4
00  // 73 x15y55 SB_BIG plane 4
00  // 74 x15y55 SB_BIG plane 5
00  // 75 x15y55 SB_BIG plane 5
00  // 76 x15y55 SB_DRIVE plane 6,5
00  // 77 x15y55 SB_BIG plane 6
00  // 78 x15y55 SB_BIG plane 6
00  // 79 x15y55 SB_BIG plane 7
00  // 80 x15y55 SB_BIG plane 7
00  // 81 x15y55 SB_DRIVE plane 8,7
00  // 82 x15y55 SB_BIG plane 8
00  // 83 x15y55 SB_BIG plane 8
00  // 84 x15y55 SB_BIG plane 9
00  // 85 x15y55 SB_BIG plane 9
00  // 86 x15y55 SB_DRIVE plane 10,9
00  // 87 x15y55 SB_BIG plane 10
00  // 88 x15y55 SB_BIG plane 10
00  // 89 x15y55 SB_BIG plane 11
00  // 90 x15y55 SB_BIG plane 11
00  // 91 x15y55 SB_DRIVE plane 12,11
00  // 92 x15y55 SB_BIG plane 12
00  // 93 x15y55 SB_BIG plane 12
00  // 94 x16y56 SB_SML plane 1
00  // 95 x16y56 SB_SML plane 2,1
00  // 96 x16y56 SB_SML plane 2
00  // 97 x16y56 SB_SML plane 3
30  // 98 x16y56 SB_SML plane 4,3
60  // 99 x16y56 SB_SML plane 4
42 // -- CRC low byte
8C // -- CRC high byte


// Config Latches on x161y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4927     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1C // y_sel: 55
1C // -- CRC low byte
EC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 492F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y55
00  // 14 right_edge_EN1 at x163y55
00  // 15 right_edge_EN2 at x163y55
00  // 16 right_edge_EN0 at x163y56
00  // 17 right_edge_EN1 at x163y56
00  // 18 right_edge_EN2 at x163y56
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y56 SB_BIG plane 1
12  // 65 x162y56 SB_BIG plane 1
00  // 66 x162y56 SB_DRIVE plane 2,1
48  // 67 x162y56 SB_BIG plane 2
12  // 68 x162y56 SB_BIG plane 2
48  // 69 x162y56 SB_BIG plane 3
12  // 70 x162y56 SB_BIG plane 3
00  // 71 x162y56 SB_DRIVE plane 4,3
48  // 72 x162y56 SB_BIG plane 4
12  // 73 x162y56 SB_BIG plane 4
48  // 74 x162y56 SB_BIG plane 5
12  // 75 x162y56 SB_BIG plane 5
00  // 76 x162y56 SB_DRIVE plane 6,5
48  // 77 x162y56 SB_BIG plane 6
12  // 78 x162y56 SB_BIG plane 6
48  // 79 x162y56 SB_BIG plane 7
12  // 80 x162y56 SB_BIG plane 7
00  // 81 x162y56 SB_DRIVE plane 8,7
48  // 82 x162y56 SB_BIG plane 8
12  // 83 x162y56 SB_BIG plane 8
48  // 84 x162y56 SB_BIG plane 9
12  // 85 x162y56 SB_BIG plane 9
00  // 86 x162y56 SB_DRIVE plane 10,9
48  // 87 x162y56 SB_BIG plane 10
12  // 88 x162y56 SB_BIG plane 10
48  // 89 x162y56 SB_BIG plane 11
12  // 90 x162y56 SB_BIG plane 11
00  // 91 x162y56 SB_DRIVE plane 12,11
48  // 92 x162y56 SB_BIG plane 12
12  // 93 x162y56 SB_BIG plane 12
A8  // 94 x161y55 SB_SML plane 1
82  // 95 x161y55 SB_SML plane 2,1
2A  // 96 x161y55 SB_SML plane 2
A8  // 97 x161y55 SB_SML plane 3
82  // 98 x161y55 SB_SML plane 4,3
2A  // 99 x161y55 SB_SML plane 4
A8  // 100 x161y55 SB_SML plane 5
82  // 101 x161y55 SB_SML plane 6,5
2A  // 102 x161y55 SB_SML plane 6
A8  // 103 x161y55 SB_SML plane 7
82  // 104 x161y55 SB_SML plane 8,7
2A  // 105 x161y55 SB_SML plane 8
A8  // 106 x161y55 SB_SML plane 9
82  // 107 x161y55 SB_SML plane 10,9
2A  // 108 x161y55 SB_SML plane 10
A8  // 109 x161y55 SB_SML plane 11
82  // 110 x161y55 SB_SML plane 12,11
2A  // 111 x161y55 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 49A5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1D // y_sel: 57
BA // -- CRC low byte
37 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 49AD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y57
00  // 14 left_edge_EN1 at x-2y57
00  // 15 left_edge_EN2 at x-2y57
00  // 16 left_edge_EN0 at x-2y58
00  // 17 left_edge_EN1 at x-2y58
00  // 18 left_edge_EN2 at x-2y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y58 SB_BIG plane 1
12  // 65 x0y58 SB_BIG plane 1
00  // 66 x0y58 SB_DRIVE plane 2,1
48  // 67 x0y58 SB_BIG plane 2
12  // 68 x0y58 SB_BIG plane 2
48  // 69 x0y58 SB_BIG plane 3
12  // 70 x0y58 SB_BIG plane 3
00  // 71 x0y58 SB_DRIVE plane 4,3
48  // 72 x0y58 SB_BIG plane 4
12  // 73 x0y58 SB_BIG plane 4
48  // 74 x0y58 SB_BIG plane 5
12  // 75 x0y58 SB_BIG plane 5
00  // 76 x0y58 SB_DRIVE plane 6,5
48  // 77 x0y58 SB_BIG plane 6
12  // 78 x0y58 SB_BIG plane 6
48  // 79 x0y58 SB_BIG plane 7
12  // 80 x0y58 SB_BIG plane 7
00  // 81 x0y58 SB_DRIVE plane 8,7
48  // 82 x0y58 SB_BIG plane 8
12  // 83 x0y58 SB_BIG plane 8
79  // 84 x0y58 SB_BIG plane 9
12  // 85 x0y58 SB_BIG plane 9
01  // 86 x0y58 SB_DRIVE plane 10,9
48  // 87 x0y58 SB_BIG plane 10
12  // 88 x0y58 SB_BIG plane 10
48  // 89 x0y58 SB_BIG plane 11
12  // 90 x0y58 SB_BIG plane 11
00  // 91 x0y58 SB_DRIVE plane 12,11
48  // 92 x0y58 SB_BIG plane 12
12  // 93 x0y58 SB_BIG plane 12
A8  // 94 x-1y57 SB_SML plane 1
82  // 95 x-1y57 SB_SML plane 2,1
2A  // 96 x-1y57 SB_SML plane 2
A8  // 97 x-1y57 SB_SML plane 3
82  // 98 x-1y57 SB_SML plane 4,3
2A  // 99 x-1y57 SB_SML plane 4
A8  // 100 x-1y57 SB_SML plane 5
82  // 101 x-1y57 SB_SML plane 6,5
2A  // 102 x-1y57 SB_SML plane 6
A8  // 103 x-1y57 SB_SML plane 7
82  // 104 x-1y57 SB_SML plane 8,7
2A  // 105 x-1y57 SB_SML plane 8
A8  // 106 x-1y57 SB_SML plane 9
82  // 107 x-1y57 SB_SML plane 10,9
2A  // 108 x-1y57 SB_SML plane 10
A8  // 109 x-1y57 SB_SML plane 11
82  // 110 x-1y57 SB_SML plane 12,11
2A  // 111 x-1y57 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A23     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1D // y_sel: 57
62 // -- CRC low byte
2E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A2B
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y57 CPE[0]
00  //  1 x1y57 CPE[1]
00  //  2 x1y57 CPE[2]
00  //  3 x1y57 CPE[3]
00  //  4 x1y57 CPE[4]
00  //  5 x1y57 CPE[5]
00  //  6 x1y57 CPE[6]
00  //  7 x1y57 CPE[7]
00  //  8 x1y57 CPE[8]
00  //  9 x1y57 CPE[9]
00  // 10 x1y58 CPE[0]
00  // 11 x1y58 CPE[1]
00  // 12 x1y58 CPE[2]
00  // 13 x1y58 CPE[3]
00  // 14 x1y58 CPE[4]
00  // 15 x1y58 CPE[5]
00  // 16 x1y58 CPE[6]
00  // 17 x1y58 CPE[7]
00  // 18 x1y58 CPE[8]
00  // 19 x1y58 CPE[9]
00  // 20 x2y57 CPE[0]
00  // 21 x2y57 CPE[1]
00  // 22 x2y57 CPE[2]
00  // 23 x2y57 CPE[3]
00  // 24 x2y57 CPE[4]
00  // 25 x2y57 CPE[5]
00  // 26 x2y57 CPE[6]
00  // 27 x2y57 CPE[7]
00  // 28 x2y57 CPE[8]
00  // 29 x2y57 CPE[9]
00  // 30 x2y58 CPE[0]
00  // 31 x2y58 CPE[1]
00  // 32 x2y58 CPE[2]
00  // 33 x2y58 CPE[3]
00  // 34 x2y58 CPE[4]
00  // 35 x2y58 CPE[5]
00  // 36 x2y58 CPE[6]
00  // 37 x2y58 CPE[7]
00  // 38 x2y58 CPE[8]
00  // 39 x2y58 CPE[9]
00  // 40 x1y57 INMUX plane 2,1
00  // 41 x1y57 INMUX plane 4,3
00  // 42 x1y57 INMUX plane 6,5
00  // 43 x1y57 INMUX plane 8,7
00  // 44 x1y57 INMUX plane 10,9
00  // 45 x1y57 INMUX plane 12,11
00  // 46 x1y58 INMUX plane 2,1
00  // 47 x1y58 INMUX plane 4,3
00  // 48 x1y58 INMUX plane 6,5
00  // 49 x1y58 INMUX plane 8,7
01  // 50 x1y58 INMUX plane 10,9
00  // 51 x1y58 INMUX plane 12,11
00  // 52 x2y57 INMUX plane 2,1
10  // 53 x2y57 INMUX plane 4,3
00  // 54 x2y57 INMUX plane 6,5
00  // 55 x2y57 INMUX plane 8,7
01  // 56 x2y57 INMUX plane 10,9
00  // 57 x2y57 INMUX plane 12,11
00  // 58 x2y58 INMUX plane 2,1
00  // 59 x2y58 INMUX plane 4,3
00  // 60 x2y58 INMUX plane 6,5
00  // 61 x2y58 INMUX plane 8,7
01  // 62 x2y58 INMUX plane 10,9
00  // 63 x2y58 INMUX plane 12,11
00  // 64 x1y57 SB_BIG plane 1
00  // 65 x1y57 SB_BIG plane 1
00  // 66 x1y57 SB_DRIVE plane 2,1
00  // 67 x1y57 SB_BIG plane 2
00  // 68 x1y57 SB_BIG plane 2
00  // 69 x1y57 SB_BIG plane 3
00  // 70 x1y57 SB_BIG plane 3
00  // 71 x1y57 SB_DRIVE plane 4,3
00  // 72 x1y57 SB_BIG plane 4
00  // 73 x1y57 SB_BIG plane 4
00  // 74 x1y57 SB_BIG plane 5
00  // 75 x1y57 SB_BIG plane 5
00  // 76 x1y57 SB_DRIVE plane 6,5
00  // 77 x1y57 SB_BIG plane 6
00  // 78 x1y57 SB_BIG plane 6
00  // 79 x1y57 SB_BIG plane 7
00  // 80 x1y57 SB_BIG plane 7
00  // 81 x1y57 SB_DRIVE plane 8,7
00  // 82 x1y57 SB_BIG plane 8
00  // 83 x1y57 SB_BIG plane 8
39  // 84 x1y57 SB_BIG plane 9
F5 // -- CRC low byte
1D // -- CRC high byte


// Config Latches on x3y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4A86     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1D // y_sel: 57
0A // -- CRC low byte
04 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4A8E
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x3y57 CPE[0]
00  //  1 x3y57 CPE[1]
00  //  2 x3y57 CPE[2]
00  //  3 x3y57 CPE[3]
00  //  4 x3y57 CPE[4]
00  //  5 x3y57 CPE[5]
00  //  6 x3y57 CPE[6]
00  //  7 x3y57 CPE[7]
00  //  8 x3y57 CPE[8]
00  //  9 x3y57 CPE[9]
00  // 10 x3y58 CPE[0]
00  // 11 x3y58 CPE[1]
00  // 12 x3y58 CPE[2]
00  // 13 x3y58 CPE[3]
00  // 14 x3y58 CPE[4]
00  // 15 x3y58 CPE[5]
00  // 16 x3y58 CPE[6]
00  // 17 x3y58 CPE[7]
00  // 18 x3y58 CPE[8]
00  // 19 x3y58 CPE[9]
00  // 20 x4y57 CPE[0]
00  // 21 x4y57 CPE[1]
00  // 22 x4y57 CPE[2]
00  // 23 x4y57 CPE[3]
00  // 24 x4y57 CPE[4]
00  // 25 x4y57 CPE[5]
00  // 26 x4y57 CPE[6]
00  // 27 x4y57 CPE[7]
00  // 28 x4y57 CPE[8]
00  // 29 x4y57 CPE[9]
00  // 30 x4y58 CPE[0]
00  // 31 x4y58 CPE[1]
00  // 32 x4y58 CPE[2]
00  // 33 x4y58 CPE[3]
00  // 34 x4y58 CPE[4]
00  // 35 x4y58 CPE[5]
00  // 36 x4y58 CPE[6]
00  // 37 x4y58 CPE[7]
00  // 38 x4y58 CPE[8]
00  // 39 x4y58 CPE[9]
00  // 40 x3y57 INMUX plane 2,1
00  // 41 x3y57 INMUX plane 4,3
00  // 42 x3y57 INMUX plane 6,5
00  // 43 x3y57 INMUX plane 8,7
01  // 44 x3y57 INMUX plane 10,9
00  // 45 x3y57 INMUX plane 12,11
00  // 46 x3y58 INMUX plane 2,1
20  // 47 x3y58 INMUX plane 4,3
00  // 48 x3y58 INMUX plane 6,5
00  // 49 x3y58 INMUX plane 8,7
00  // 50 x3y58 INMUX plane 10,9
00  // 51 x3y58 INMUX plane 12,11
00  // 52 x4y57 INMUX plane 2,1
00  // 53 x4y57 INMUX plane 4,3
00  // 54 x4y57 INMUX plane 6,5
00  // 55 x4y57 INMUX plane 8,7
01  // 56 x4y57 INMUX plane 10,9
00  // 57 x4y57 INMUX plane 12,11
00  // 58 x4y58 INMUX plane 2,1
00  // 59 x4y58 INMUX plane 4,3
00  // 60 x4y58 INMUX plane 6,5
00  // 61 x4y58 INMUX plane 8,7
00  // 62 x4y58 INMUX plane 10,9
00  // 63 x4y58 INMUX plane 12,11
00  // 64 x4y58 SB_BIG plane 1
00  // 65 x4y58 SB_BIG plane 1
00  // 66 x4y58 SB_DRIVE plane 2,1
00  // 67 x4y58 SB_BIG plane 2
00  // 68 x4y58 SB_BIG plane 2
00  // 69 x4y58 SB_BIG plane 3
00  // 70 x4y58 SB_BIG plane 3
00  // 71 x4y58 SB_DRIVE plane 4,3
00  // 72 x4y58 SB_BIG plane 4
00  // 73 x4y58 SB_BIG plane 4
00  // 74 x4y58 SB_BIG plane 5
00  // 75 x4y58 SB_BIG plane 5
00  // 76 x4y58 SB_DRIVE plane 6,5
00  // 77 x4y58 SB_BIG plane 6
00  // 78 x4y58 SB_BIG plane 6
00  // 79 x4y58 SB_BIG plane 7
00  // 80 x4y58 SB_BIG plane 7
00  // 81 x4y58 SB_DRIVE plane 8,7
00  // 82 x4y58 SB_BIG plane 8
00  // 83 x4y58 SB_BIG plane 8
19  // 84 x4y58 SB_BIG plane 9
00  // 85 x4y58 SB_BIG plane 9
00  // 86 x4y58 SB_DRIVE plane 10,9
00  // 87 x4y58 SB_BIG plane 10
00  // 88 x4y58 SB_BIG plane 10
00  // 89 x4y58 SB_BIG plane 11
00  // 90 x4y58 SB_BIG plane 11
00  // 91 x4y58 SB_DRIVE plane 12,11
00  // 92 x4y58 SB_BIG plane 12
00  // 93 x4y58 SB_BIG plane 12
00  // 94 x3y57 SB_SML plane 1
00  // 95 x3y57 SB_SML plane 2,1
00  // 96 x3y57 SB_SML plane 2
00  // 97 x3y57 SB_SML plane 3
00  // 98 x3y57 SB_SML plane 4,3
10  // 99 x3y57 SB_SML plane 4
00  // 100 x3y57 SB_SML plane 5
00  // 101 x3y57 SB_SML plane 6,5
00  // 102 x3y57 SB_SML plane 6
00  // 103 x3y57 SB_SML plane 7
00  // 104 x3y57 SB_SML plane 8,7
00  // 105 x3y57 SB_SML plane 8
11  // 106 x3y57 SB_SML plane 9
99 // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x5y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4AFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1D // y_sel: 57
D2 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B07
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x5y57 CPE[0]  _a141  C_ORAND/D///    
00  //  1 x5y57 CPE[1]
00  //  2 x5y57 CPE[2]
00  //  3 x5y57 CPE[3]
00  //  4 x5y57 CPE[4]
00  //  5 x5y57 CPE[5]
00  //  6 x5y57 CPE[6]
00  //  7 x5y57 CPE[7]
00  //  8 x5y57 CPE[8]
00  //  9 x5y57 CPE[9]
00  // 10 x5y58 CPE[0]
00  // 11 x5y58 CPE[1]
00  // 12 x5y58 CPE[2]
00  // 13 x5y58 CPE[3]
00  // 14 x5y58 CPE[4]
00  // 15 x5y58 CPE[5]
00  // 16 x5y58 CPE[6]
00  // 17 x5y58 CPE[7]
00  // 18 x5y58 CPE[8]
00  // 19 x5y58 CPE[9]
00  // 20 x6y57 CPE[0]  _a310  C_MX4b////    
00  // 21 x6y57 CPE[1]
00  // 22 x6y57 CPE[2]
00  // 23 x6y57 CPE[3]
00  // 24 x6y57 CPE[4]
00  // 25 x6y57 CPE[5]
00  // 26 x6y57 CPE[6]
00  // 27 x6y57 CPE[7]
00  // 28 x6y57 CPE[8]
00  // 29 x6y57 CPE[9]
00  // 30 x6y58 CPE[0]  _a67  C_MX4b/D///    
00  // 31 x6y58 CPE[1]
00  // 32 x6y58 CPE[2]
00  // 33 x6y58 CPE[3]
00  // 34 x6y58 CPE[4]
00  // 35 x6y58 CPE[5]
00  // 36 x6y58 CPE[6]
00  // 37 x6y58 CPE[7]
00  // 38 x6y58 CPE[8]
00  // 39 x6y58 CPE[9]
00  // 40 x5y57 INMUX plane 2,1
00  // 41 x5y57 INMUX plane 4,3
3B  // 42 x5y57 INMUX plane 6,5
38  // 43 x5y57 INMUX plane 8,7
28  // 44 x5y57 INMUX plane 10,9
20  // 45 x5y57 INMUX plane 12,11
00  // 46 x5y58 INMUX plane 2,1
00  // 47 x5y58 INMUX plane 4,3
00  // 48 x5y58 INMUX plane 6,5
00  // 49 x5y58 INMUX plane 8,7
01  // 50 x5y58 INMUX plane 10,9
00  // 51 x5y58 INMUX plane 12,11
07  // 52 x6y57 INMUX plane 2,1
18  // 53 x6y57 INMUX plane 4,3
14  // 54 x6y57 INMUX plane 6,5
7D  // 55 x6y57 INMUX plane 8,7
83  // 56 x6y57 INMUX plane 10,9
60  // 57 x6y57 INMUX plane 12,11
38  // 58 x6y58 INMUX plane 2,1
02  // 59 x6y58 INMUX plane 4,3
10  // 60 x6y58 INMUX plane 6,5
68  // 61 x6y58 INMUX plane 8,7
10  // 62 x6y58 INMUX plane 10,9
50  // 63 x6y58 INMUX plane 12,11
48  // 64 x5y57 SB_BIG plane 1
12  // 65 x5y57 SB_BIG plane 1
00  // 66 x5y57 SB_DRIVE plane 2,1
00  // 67 x5y57 SB_BIG plane 2
00  // 68 x5y57 SB_BIG plane 2
48  // 69 x5y57 SB_BIG plane 3
12  // 70 x5y57 SB_BIG plane 3
10  // 71 x5y57 SB_DRIVE plane 4,3
03  // 72 x5y57 SB_BIG plane 4
10  // 73 x5y57 SB_BIG plane 4
12  // 74 x5y57 SB_BIG plane 5
18  // 75 x5y57 SB_BIG plane 5
00  // 76 x5y57 SB_DRIVE plane 6,5
00  // 77 x5y57 SB_BIG plane 6
00  // 78 x5y57 SB_BIG plane 6
48  // 79 x5y57 SB_BIG plane 7
12  // 80 x5y57 SB_BIG plane 7
00  // 81 x5y57 SB_DRIVE plane 8,7
48  // 82 x5y57 SB_BIG plane 8
12  // 83 x5y57 SB_BIG plane 8
19  // 84 x5y57 SB_BIG plane 9
00  // 85 x5y57 SB_BIG plane 9
04  // 86 x5y57 SB_DRIVE plane 10,9
00  // 87 x5y57 SB_BIG plane 10
00  // 88 x5y57 SB_BIG plane 10
00  // 89 x5y57 SB_BIG plane 11
00  // 90 x5y57 SB_BIG plane 11
00  // 91 x5y57 SB_DRIVE plane 12,11
00  // 92 x5y57 SB_BIG plane 12
20  // 93 x5y57 SB_BIG plane 12
82  // 94 x6y58 SB_SML plane 1
00  // 95 x6y58 SB_SML plane 2,1
00  // 96 x6y58 SB_SML plane 2
A8  // 97 x6y58 SB_SML plane 3
22  // 98 x6y58 SB_SML plane 4,3
53  // 99 x6y58 SB_SML plane 4
A8  // 100 x6y58 SB_SML plane 5
02  // 101 x6y58 SB_SML plane 6,5
00  // 102 x6y58 SB_SML plane 6
A8  // 103 x6y58 SB_SML plane 7
22  // 104 x6y58 SB_SML plane 8,7
28  // 105 x6y58 SB_SML plane 8
14  // 106 x6y58 SB_SML plane 9
02  // 107 x6y58 SB_SML plane 10,9
00  // 108 x6y58 SB_SML plane 10
24  // 109 x6y58 SB_SML plane 11
33 // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4B7B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1D // y_sel: 57
DA // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4B83
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x7y57 CPE[0]  net1 = net2: _a78  C_AND/D//AND/D
00  //  1 x7y57 CPE[1]
00  //  2 x7y57 CPE[2]
00  //  3 x7y57 CPE[3]
00  //  4 x7y57 CPE[4]
00  //  5 x7y57 CPE[5]
00  //  6 x7y57 CPE[6]
00  //  7 x7y57 CPE[7]
00  //  8 x7y57 CPE[8]
00  //  9 x7y57 CPE[9]
00  // 10 x7y58 CPE[0]  _a68  C_///AND/D
00  // 11 x7y58 CPE[1]
00  // 12 x7y58 CPE[2]
00  // 13 x7y58 CPE[3]
00  // 14 x7y58 CPE[4]
00  // 15 x7y58 CPE[5]
00  // 16 x7y58 CPE[6]
00  // 17 x7y58 CPE[7]
00  // 18 x7y58 CPE[8]
00  // 19 x7y58 CPE[9]
00  // 20 x8y57 CPE[0]
00  // 21 x8y57 CPE[1]
00  // 22 x8y57 CPE[2]
00  // 23 x8y57 CPE[3]
00  // 24 x8y57 CPE[4]
00  // 25 x8y57 CPE[5]
00  // 26 x8y57 CPE[6]
00  // 27 x8y57 CPE[7]
00  // 28 x8y57 CPE[8]
00  // 29 x8y57 CPE[9]
00  // 30 x8y58 CPE[0]  _a83  C_MX4b/D///    
00  // 31 x8y58 CPE[1]
00  // 32 x8y58 CPE[2]
00  // 33 x8y58 CPE[3]
00  // 34 x8y58 CPE[4]
00  // 35 x8y58 CPE[5]
00  // 36 x8y58 CPE[6]
00  // 37 x8y58 CPE[7]
00  // 38 x8y58 CPE[8]
00  // 39 x8y58 CPE[9]
05  // 40 x7y57 INMUX plane 2,1
15  // 41 x7y57 INMUX plane 4,3
02  // 42 x7y57 INMUX plane 6,5
36  // 43 x7y57 INMUX plane 8,7
20  // 44 x7y57 INMUX plane 10,9
08  // 45 x7y57 INMUX plane 12,11
38  // 46 x7y58 INMUX plane 2,1
32  // 47 x7y58 INMUX plane 4,3
00  // 48 x7y58 INMUX plane 6,5
02  // 49 x7y58 INMUX plane 8,7
10  // 50 x7y58 INMUX plane 10,9
02  // 51 x7y58 INMUX plane 12,11
01  // 52 x8y57 INMUX plane 2,1
00  // 53 x8y57 INMUX plane 4,3
81  // 54 x8y57 INMUX plane 6,5
50  // 55 x8y57 INMUX plane 8,7
80  // 56 x8y57 INMUX plane 10,9
40  // 57 x8y57 INMUX plane 12,11
35  // 58 x8y58 INMUX plane 2,1
12  // 59 x8y58 INMUX plane 4,3
1D  // 60 x8y58 INMUX plane 6,5
78  // 61 x8y58 INMUX plane 8,7
B8  // 62 x8y58 INMUX plane 10,9
63  // 63 x8y58 INMUX plane 12,11
50  // 64 x8y58 SB_BIG plane 1
24  // 65 x8y58 SB_BIG plane 1
11  // 66 x8y58 SB_DRIVE plane 2,1
41  // 67 x8y58 SB_BIG plane 2
12  // 68 x8y58 SB_BIG plane 2
00  // 69 x8y58 SB_BIG plane 3
04  // 70 x8y58 SB_BIG plane 3
00  // 71 x8y58 SB_DRIVE plane 4,3
48  // 72 x8y58 SB_BIG plane 4
16  // 73 x8y58 SB_BIG plane 4
41  // 74 x8y58 SB_BIG plane 5
12  // 75 x8y58 SB_BIG plane 5
00  // 76 x8y58 SB_DRIVE plane 6,5
48  // 77 x8y58 SB_BIG plane 6
16  // 78 x8y58 SB_BIG plane 6
04  // 79 x8y58 SB_BIG plane 7
02  // 80 x8y58 SB_BIG plane 7
20  // 81 x8y58 SB_DRIVE plane 8,7
10  // 82 x8y58 SB_BIG plane 8
24  // 83 x8y58 SB_BIG plane 8
21  // 84 x8y58 SB_BIG plane 9
00  // 85 x8y58 SB_BIG plane 9
00  // 86 x8y58 SB_DRIVE plane 10,9
00  // 87 x8y58 SB_BIG plane 10
00  // 88 x8y58 SB_BIG plane 10
42  // 89 x8y58 SB_BIG plane 11
06  // 90 x8y58 SB_BIG plane 11
00  // 91 x8y58 SB_DRIVE plane 12,11
00  // 92 x8y58 SB_BIG plane 12
04  // 93 x8y58 SB_BIG plane 12
82  // 94 x7y57 SB_SML plane 1
82  // 95 x7y57 SB_SML plane 2,1
2A  // 96 x7y57 SB_SML plane 2
00  // 97 x7y57 SB_SML plane 3
80  // 98 x7y57 SB_SML plane 4,3
2A  // 99 x7y57 SB_SML plane 4
A1  // 100 x7y57 SB_SML plane 5
82  // 101 x7y57 SB_SML plane 6,5
38  // 102 x7y57 SB_SML plane 6
00  // 103 x7y57 SB_SML plane 7
40  // 104 x7y57 SB_SML plane 8,7
43  // 105 x7y57 SB_SML plane 8
BF // -- CRC low byte
D8 // -- CRC high byte


// Config Latches on x9y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4BF3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1D // y_sel: 57
02 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4BFB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x9y57 CPE[0]  net1 = net2: _a149  C_ADDF2///ADDF2/
00  //  1 x9y57 CPE[1]
00  //  2 x9y57 CPE[2]
00  //  3 x9y57 CPE[3]
00  //  4 x9y57 CPE[4]
00  //  5 x9y57 CPE[5]
00  //  6 x9y57 CPE[6]
00  //  7 x9y57 CPE[7]
00  //  8 x9y57 CPE[8]
00  //  9 x9y57 CPE[9]
00  // 10 x9y58 CPE[0]  net1 = net2: _a151  C_ADDF2///ADDF2/
00  // 11 x9y58 CPE[1]
00  // 12 x9y58 CPE[2]
00  // 13 x9y58 CPE[3]
00  // 14 x9y58 CPE[4]
00  // 15 x9y58 CPE[5]
00  // 16 x9y58 CPE[6]
00  // 17 x9y58 CPE[7]
00  // 18 x9y58 CPE[8]
00  // 19 x9y58 CPE[9]
00  // 20 x10y57 CPE[0]  _a364  C_////Bridge
00  // 21 x10y57 CPE[1]
00  // 22 x10y57 CPE[2]
00  // 23 x10y57 CPE[3]
00  // 24 x10y57 CPE[4]
00  // 25 x10y57 CPE[5]
00  // 26 x10y57 CPE[6]
00  // 27 x10y57 CPE[7]
00  // 28 x10y57 CPE[8]
00  // 29 x10y57 CPE[9]
00  // 30 x10y58 CPE[0]  _a348  C_AND////    _a365  C_////Bridge
00  // 31 x10y58 CPE[1]
00  // 32 x10y58 CPE[2]
00  // 33 x10y58 CPE[3]
00  // 34 x10y58 CPE[4]
00  // 35 x10y58 CPE[5]
00  // 36 x10y58 CPE[6]
00  // 37 x10y58 CPE[7]
00  // 38 x10y58 CPE[8]
00  // 39 x10y58 CPE[9]
07  // 40 x9y57 INMUX plane 2,1
00  // 41 x9y57 INMUX plane 4,3
05  // 42 x9y57 INMUX plane 6,5
04  // 43 x9y57 INMUX plane 8,7
04  // 44 x9y57 INMUX plane 10,9
00  // 45 x9y57 INMUX plane 12,11
12  // 46 x9y58 INMUX plane 2,1
39  // 47 x9y58 INMUX plane 4,3
01  // 48 x9y58 INMUX plane 6,5
20  // 49 x9y58 INMUX plane 8,7
09  // 50 x9y58 INMUX plane 10,9
28  // 51 x9y58 INMUX plane 12,11
39  // 52 x10y57 INMUX plane 2,1
00  // 53 x10y57 INMUX plane 4,3
00  // 54 x10y57 INMUX plane 6,5
81  // 55 x10y57 INMUX plane 8,7
21  // 56 x10y57 INMUX plane 10,9
80  // 57 x10y57 INMUX plane 12,11
31  // 58 x10y58 INMUX plane 2,1
03  // 59 x10y58 INMUX plane 4,3
38  // 60 x10y58 INMUX plane 6,5
8E  // 61 x10y58 INMUX plane 8,7
01  // 62 x10y58 INMUX plane 10,9
C0  // 63 x10y58 INMUX plane 12,11
50  // 64 x9y57 SB_BIG plane 1
36  // 65 x9y57 SB_BIG plane 1
00  // 66 x9y57 SB_DRIVE plane 2,1
52  // 67 x9y57 SB_BIG plane 2
26  // 68 x9y57 SB_BIG plane 2
08  // 69 x9y57 SB_BIG plane 3
12  // 70 x9y57 SB_BIG plane 3
00  // 71 x9y57 SB_DRIVE plane 4,3
98  // 72 x9y57 SB_BIG plane 4
28  // 73 x9y57 SB_BIG plane 4
51  // 74 x9y57 SB_BIG plane 5
14  // 75 x9y57 SB_BIG plane 5
01  // 76 x9y57 SB_DRIVE plane 6,5
52  // 77 x9y57 SB_BIG plane 6
28  // 78 x9y57 SB_BIG plane 6
48  // 79 x9y57 SB_BIG plane 7
12  // 80 x9y57 SB_BIG plane 7
00  // 81 x9y57 SB_DRIVE plane 8,7
48  // 82 x9y57 SB_BIG plane 8
14  // 83 x9y57 SB_BIG plane 8
61  // 84 x9y57 SB_BIG plane 9
12  // 85 x9y57 SB_BIG plane 9
00  // 86 x9y57 SB_DRIVE plane 10,9
48  // 87 x9y57 SB_BIG plane 10
12  // 88 x9y57 SB_BIG plane 10
48  // 89 x9y57 SB_BIG plane 11
12  // 90 x9y57 SB_BIG plane 11
00  // 91 x9y57 SB_DRIVE plane 12,11
48  // 92 x9y57 SB_BIG plane 12
12  // 93 x9y57 SB_BIG plane 12
A8  // 94 x10y58 SB_SML plane 1
82  // 95 x10y58 SB_SML plane 2,1
2A  // 96 x10y58 SB_SML plane 2
CB  // 97 x10y58 SB_SML plane 3
66  // 98 x10y58 SB_SML plane 4,3
43  // 99 x10y58 SB_SML plane 4
B1  // 100 x10y58 SB_SML plane 5
82  // 101 x10y58 SB_SML plane 6,5
2A  // 102 x10y58 SB_SML plane 6
A8  // 103 x10y58 SB_SML plane 7
82  // 104 x10y58 SB_SML plane 8,7
2A  // 105 x10y58 SB_SML plane 8
B1  // 106 x10y58 SB_SML plane 9
12  // 107 x10y58 SB_SML plane 10,9
2B  // 108 x10y58 SB_SML plane 10
A8  // 109 x10y58 SB_SML plane 11
82  // 110 x10y58 SB_SML plane 12,11
22  // 111 x10y58 SB_SML plane 12
3A // -- CRC low byte
EA // -- CRC high byte


// Config Latches on x11y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4C71     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1D // y_sel: 57
6A // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4C79
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x11y57 CPE[0]  net1 = net2: _a207  C_ADDF2///ADDF2/
00  //  1 x11y57 CPE[1]
00  //  2 x11y57 CPE[2]
00  //  3 x11y57 CPE[3]
00  //  4 x11y57 CPE[4]
00  //  5 x11y57 CPE[5]
00  //  6 x11y57 CPE[6]
00  //  7 x11y57 CPE[7]
00  //  8 x11y57 CPE[8]
00  //  9 x11y57 CPE[9]
00  // 10 x11y58 CPE[0]  net1 = net2: _a209  C_ADDF2///ADDF2/
00  // 11 x11y58 CPE[1]
00  // 12 x11y58 CPE[2]
00  // 13 x11y58 CPE[3]
00  // 14 x11y58 CPE[4]
00  // 15 x11y58 CPE[5]
00  // 16 x11y58 CPE[6]
00  // 17 x11y58 CPE[7]
00  // 18 x11y58 CPE[8]
00  // 19 x11y58 CPE[9]
00  // 20 x12y57 CPE[0]  net1 = net2: _a76  C_AND/D//AND/D
00  // 21 x12y57 CPE[1]
00  // 22 x12y57 CPE[2]
00  // 23 x12y57 CPE[3]
00  // 24 x12y57 CPE[4]
00  // 25 x12y57 CPE[5]
00  // 26 x12y57 CPE[6]
00  // 27 x12y57 CPE[7]
00  // 28 x12y57 CPE[8]
00  // 29 x12y57 CPE[9]
00  // 30 x12y58 CPE[0]  net1 = net2: _a72  C_AND/D//AND/D
00  // 31 x12y58 CPE[1]
00  // 32 x12y58 CPE[2]
00  // 33 x12y58 CPE[3]
00  // 34 x12y58 CPE[4]
00  // 35 x12y58 CPE[5]
00  // 36 x12y58 CPE[6]
00  // 37 x12y58 CPE[7]
00  // 38 x12y58 CPE[8]
00  // 39 x12y58 CPE[9]
07  // 40 x11y57 INMUX plane 2,1
14  // 41 x11y57 INMUX plane 4,3
05  // 42 x11y57 INMUX plane 6,5
04  // 43 x11y57 INMUX plane 8,7
04  // 44 x11y57 INMUX plane 10,9
00  // 45 x11y57 INMUX plane 12,11
00  // 46 x11y58 INMUX plane 2,1
09  // 47 x11y58 INMUX plane 4,3
04  // 48 x11y58 INMUX plane 6,5
08  // 49 x11y58 INMUX plane 8,7
09  // 50 x11y58 INMUX plane 10,9
00  // 51 x11y58 INMUX plane 12,11
21  // 52 x12y57 INMUX plane 2,1
14  // 53 x12y57 INMUX plane 4,3
21  // 54 x12y57 INMUX plane 6,5
36  // 55 x12y57 INMUX plane 8,7
18  // 56 x12y57 INMUX plane 10,9
00  // 57 x12y57 INMUX plane 12,11
08  // 58 x12y58 INMUX plane 2,1
24  // 59 x12y58 INMUX plane 4,3
28  // 60 x12y58 INMUX plane 6,5
36  // 61 x12y58 INMUX plane 8,7
80  // 62 x12y58 INMUX plane 10,9
C0  // 63 x12y58 INMUX plane 12,11
98  // 64 x12y58 SB_BIG plane 1
04  // 65 x12y58 SB_BIG plane 1
00  // 66 x12y58 SB_DRIVE plane 2,1
48  // 67 x12y58 SB_BIG plane 2
12  // 68 x12y58 SB_BIG plane 2
08  // 69 x12y58 SB_BIG plane 3
12  // 70 x12y58 SB_BIG plane 3
00  // 71 x12y58 SB_DRIVE plane 4,3
48  // 72 x12y58 SB_BIG plane 4
10  // 73 x12y58 SB_BIG plane 4
A3  // 74 x12y58 SB_BIG plane 5
04  // 75 x12y58 SB_BIG plane 5
00  // 76 x12y58 SB_DRIVE plane 6,5
48  // 77 x12y58 SB_BIG plane 6
14  // 78 x12y58 SB_BIG plane 6
08  // 79 x12y58 SB_BIG plane 7
12  // 80 x12y58 SB_BIG plane 7
00  // 81 x12y58 SB_DRIVE plane 8,7
08  // 82 x12y58 SB_BIG plane 8
12  // 83 x12y58 SB_BIG plane 8
69  // 84 x12y58 SB_BIG plane 9
12  // 85 x12y58 SB_BIG plane 9
00  // 86 x12y58 SB_DRIVE plane 10,9
58  // 87 x12y58 SB_BIG plane 10
14  // 88 x12y58 SB_BIG plane 10
8B  // 89 x12y58 SB_BIG plane 11
20  // 90 x12y58 SB_BIG plane 11
00  // 91 x12y58 SB_DRIVE plane 12,11
08  // 92 x12y58 SB_BIG plane 12
12  // 93 x12y58 SB_BIG plane 12
44  // 94 x11y57 SB_SML plane 1
23  // 95 x11y57 SB_SML plane 2,1
5A  // 96 x11y57 SB_SML plane 2
A8  // 97 x11y57 SB_SML plane 3
82  // 98 x11y57 SB_SML plane 4,3
28  // 99 x11y57 SB_SML plane 4
C4  // 100 x11y57 SB_SML plane 5
14  // 101 x11y57 SB_SML plane 6,5
52  // 102 x11y57 SB_SML plane 6
A8  // 103 x11y57 SB_SML plane 7
82  // 104 x11y57 SB_SML plane 8,7
20  // 105 x11y57 SB_SML plane 8
B1  // 106 x11y57 SB_SML plane 9
22  // 107 x11y57 SB_SML plane 10,9
5B  // 108 x11y57 SB_SML plane 10
A8  // 109 x11y57 SB_SML plane 11
82  // 110 x11y57 SB_SML plane 12,11
2A  // 111 x11y57 SB_SML plane 12
B2 // -- CRC low byte
E4 // -- CRC high byte


// Config Latches on x13y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4CEF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1D // y_sel: 57
B2 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4CF7
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x13y57 CPE[0]  _a296  C_AND/D///    
00  //  1 x13y57 CPE[1]
00  //  2 x13y57 CPE[2]
00  //  3 x13y57 CPE[3]
00  //  4 x13y57 CPE[4]
00  //  5 x13y57 CPE[5]
00  //  6 x13y57 CPE[6]
00  //  7 x13y57 CPE[7]
00  //  8 x13y57 CPE[8]
00  //  9 x13y57 CPE[9]
00  // 10 x13y58 CPE[0]  _a345  C_XOR////    _a297  C_///AND/D
00  // 11 x13y58 CPE[1]
00  // 12 x13y58 CPE[2]
00  // 13 x13y58 CPE[3]
00  // 14 x13y58 CPE[4]
00  // 15 x13y58 CPE[5]
00  // 16 x13y58 CPE[6]
00  // 17 x13y58 CPE[7]
00  // 18 x13y58 CPE[8]
00  // 19 x13y58 CPE[9]
00  // 20 x14y57 CPE[0]
00  // 21 x14y57 CPE[1]
00  // 22 x14y57 CPE[2]
00  // 23 x14y57 CPE[3]
00  // 24 x14y57 CPE[4]
00  // 25 x14y57 CPE[5]
00  // 26 x14y57 CPE[6]
00  // 27 x14y57 CPE[7]
00  // 28 x14y57 CPE[8]
00  // 29 x14y57 CPE[9]
00  // 30 x14y58 CPE[0]
00  // 31 x14y58 CPE[1]
00  // 32 x14y58 CPE[2]
00  // 33 x14y58 CPE[3]
00  // 34 x14y58 CPE[4]
00  // 35 x14y58 CPE[5]
00  // 36 x14y58 CPE[6]
00  // 37 x14y58 CPE[7]
00  // 38 x14y58 CPE[8]
00  // 39 x14y58 CPE[9]
09  // 40 x13y57 INMUX plane 2,1
00  // 41 x13y57 INMUX plane 4,3
09  // 42 x13y57 INMUX plane 6,5
03  // 43 x13y57 INMUX plane 8,7
28  // 44 x13y57 INMUX plane 10,9
00  // 45 x13y57 INMUX plane 12,11
00  // 46 x13y58 INMUX plane 2,1
09  // 47 x13y58 INMUX plane 4,3
06  // 48 x13y58 INMUX plane 6,5
30  // 49 x13y58 INMUX plane 8,7
18  // 50 x13y58 INMUX plane 10,9
03  // 51 x13y58 INMUX plane 12,11
08  // 52 x14y57 INMUX plane 2,1
10  // 53 x14y57 INMUX plane 4,3
08  // 54 x14y57 INMUX plane 6,5
80  // 55 x14y57 INMUX plane 8,7
19  // 56 x14y57 INMUX plane 10,9
80  // 57 x14y57 INMUX plane 12,11
01  // 58 x14y58 INMUX plane 2,1
00  // 59 x14y58 INMUX plane 4,3
00  // 60 x14y58 INMUX plane 6,5
80  // 61 x14y58 INMUX plane 8,7
19  // 62 x14y58 INMUX plane 10,9
81  // 63 x14y58 INMUX plane 12,11
48  // 64 x13y57 SB_BIG plane 1
12  // 65 x13y57 SB_BIG plane 1
00  // 66 x13y57 SB_DRIVE plane 2,1
90  // 67 x13y57 SB_BIG plane 2
24  // 68 x13y57 SB_BIG plane 2
42  // 69 x13y57 SB_BIG plane 3
04  // 70 x13y57 SB_BIG plane 3
00  // 71 x13y57 SB_DRIVE plane 4,3
60  // 72 x13y57 SB_BIG plane 4
06  // 73 x13y57 SB_BIG plane 4
48  // 74 x13y57 SB_BIG plane 5
10  // 75 x13y57 SB_BIG plane 5
00  // 76 x13y57 SB_DRIVE plane 6,5
50  // 77 x13y57 SB_BIG plane 6
20  // 78 x13y57 SB_BIG plane 6
00  // 79 x13y57 SB_BIG plane 7
00  // 80 x13y57 SB_BIG plane 7
00  // 81 x13y57 SB_DRIVE plane 8,7
00  // 82 x13y57 SB_BIG plane 8
00  // 83 x13y57 SB_BIG plane 8
29  // 84 x13y57 SB_BIG plane 9
00  // 85 x13y57 SB_BIG plane 9
00  // 86 x13y57 SB_DRIVE plane 10,9
00  // 87 x13y57 SB_BIG plane 10
00  // 88 x13y57 SB_BIG plane 10
00  // 89 x13y57 SB_BIG plane 11
00  // 90 x13y57 SB_BIG plane 11
00  // 91 x13y57 SB_DRIVE plane 12,11
00  // 92 x13y57 SB_BIG plane 12
00  // 93 x13y57 SB_BIG plane 12
A8  // 94 x14y58 SB_SML plane 1
82  // 95 x14y58 SB_SML plane 2,1
2A  // 96 x14y58 SB_SML plane 2
19  // 97 x14y58 SB_SML plane 3
00  // 98 x14y58 SB_SML plane 4,3
00  // 99 x14y58 SB_SML plane 4
A8  // 100 x14y58 SB_SML plane 5
82  // 101 x14y58 SB_SML plane 6,5
22  // 102 x14y58 SB_SML plane 6
00  // 103 x14y58 SB_SML plane 7
00  // 104 x14y58 SB_SML plane 8,7
00  // 105 x14y58 SB_SML plane 8
11  // 106 x14y58 SB_SML plane 9
80  // 107 x14y58 SB_SML plane 10,9
21  // 108 x14y58 SB_SML plane 10
4B // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x15y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4D6A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1D // y_sel: 57
7A // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4D72
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x15y57 CPE[0]
00  //  1 x15y57 CPE[1]
00  //  2 x15y57 CPE[2]
00  //  3 x15y57 CPE[3]
00  //  4 x15y57 CPE[4]
00  //  5 x15y57 CPE[5]
00  //  6 x15y57 CPE[6]
00  //  7 x15y57 CPE[7]
00  //  8 x15y57 CPE[8]
00  //  9 x15y57 CPE[9]
00  // 10 x15y58 CPE[0]  net1 = net2: _a77  C_AND/D//AND/D
00  // 11 x15y58 CPE[1]
00  // 12 x15y58 CPE[2]
00  // 13 x15y58 CPE[3]
00  // 14 x15y58 CPE[4]
00  // 15 x15y58 CPE[5]
00  // 16 x15y58 CPE[6]
00  // 17 x15y58 CPE[7]
00  // 18 x15y58 CPE[8]
00  // 19 x15y58 CPE[9]
00  // 20 x16y57 CPE[0]  _a231  C_///AND/D
00  // 21 x16y57 CPE[1]
00  // 22 x16y57 CPE[2]
00  // 23 x16y57 CPE[3]
00  // 24 x16y57 CPE[4]
00  // 25 x16y57 CPE[5]
00  // 26 x16y57 CPE[6]
00  // 27 x16y57 CPE[7]
00  // 28 x16y57 CPE[8]
00  // 29 x16y57 CPE[9]
00  // 30 x16y58 CPE[0]  _a222  C_AND/D///    
00  // 31 x16y58 CPE[1]
00  // 32 x16y58 CPE[2]
00  // 33 x16y58 CPE[3]
00  // 34 x16y58 CPE[4]
00  // 35 x16y58 CPE[5]
00  // 36 x16y58 CPE[6]
00  // 37 x16y58 CPE[7]
00  // 38 x16y58 CPE[8]
00  // 39 x16y58 CPE[9]
08  // 40 x15y57 INMUX plane 2,1
08  // 41 x15y57 INMUX plane 4,3
08  // 42 x15y57 INMUX plane 6,5
00  // 43 x15y57 INMUX plane 8,7
19  // 44 x15y57 INMUX plane 10,9
10  // 45 x15y57 INMUX plane 12,11
05  // 46 x15y58 INMUX plane 2,1
28  // 47 x15y58 INMUX plane 4,3
05  // 48 x15y58 INMUX plane 6,5
36  // 49 x15y58 INMUX plane 8,7
00  // 50 x15y58 INMUX plane 10,9
00  // 51 x15y58 INMUX plane 12,11
00  // 52 x16y57 INMUX plane 2,1
0F  // 53 x16y57 INMUX plane 4,3
08  // 54 x16y57 INMUX plane 6,5
40  // 55 x16y57 INMUX plane 8,7
20  // 56 x16y57 INMUX plane 10,9
05  // 57 x16y57 INMUX plane 12,11
03  // 58 x16y58 INMUX plane 2,1
01  // 59 x16y58 INMUX plane 4,3
00  // 60 x16y58 INMUX plane 6,5
78  // 61 x16y58 INMUX plane 8,7
20  // 62 x16y58 INMUX plane 10,9
20  // 63 x16y58 INMUX plane 12,11
21  // 64 x16y58 SB_BIG plane 1
00  // 65 x16y58 SB_BIG plane 1
00  // 66 x16y58 SB_DRIVE plane 2,1
60  // 67 x16y58 SB_BIG plane 2
24  // 68 x16y58 SB_BIG plane 2
48  // 69 x16y58 SB_BIG plane 3
12  // 70 x16y58 SB_BIG plane 3
00  // 71 x16y58 SB_DRIVE plane 4,3
56  // 72 x16y58 SB_BIG plane 4
34  // 73 x16y58 SB_BIG plane 4
00  // 74 x16y58 SB_BIG plane 5
00  // 75 x16y58 SB_BIG plane 5
00  // 76 x16y58 SB_DRIVE plane 6,5
48  // 77 x16y58 SB_BIG plane 6
12  // 78 x16y58 SB_BIG plane 6
48  // 79 x16y58 SB_BIG plane 7
12  // 80 x16y58 SB_BIG plane 7
00  // 81 x16y58 SB_DRIVE plane 8,7
08  // 82 x16y58 SB_BIG plane 8
12  // 83 x16y58 SB_BIG plane 8
00  // 84 x16y58 SB_BIG plane 9
00  // 85 x16y58 SB_BIG plane 9
00  // 86 x16y58 SB_DRIVE plane 10,9
00  // 87 x16y58 SB_BIG plane 10
00  // 88 x16y58 SB_BIG plane 10
19  // 89 x16y58 SB_BIG plane 11
00  // 90 x16y58 SB_BIG plane 11
00  // 91 x16y58 SB_DRIVE plane 12,11
00  // 92 x16y58 SB_BIG plane 12
00  // 93 x16y58 SB_BIG plane 12
00  // 94 x15y57 SB_SML plane 1
80  // 95 x15y57 SB_SML plane 2,1
22  // 96 x15y57 SB_SML plane 2
28  // 97 x15y57 SB_SML plane 3
02  // 98 x15y57 SB_SML plane 4,3
55  // 99 x15y57 SB_SML plane 4
00  // 100 x15y57 SB_SML plane 5
10  // 101 x15y57 SB_SML plane 6,5
2A  // 102 x15y57 SB_SML plane 6
A8  // 103 x15y57 SB_SML plane 7
82  // 104 x15y57 SB_SML plane 8,7
2A  // 105 x15y57 SB_SML plane 8
11  // 106 x15y57 SB_SML plane 9
85 // -- CRC low byte
3E // -- CRC high byte


// Config Latches on x17y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4DE3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1D // y_sel: 57
A2 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4DEB
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x17y57 CPE[0]  _a95  C_///AND/
00  //  1 x17y57 CPE[1]
00  //  2 x17y57 CPE[2]
00  //  3 x17y57 CPE[3]
00  //  4 x17y57 CPE[4]
00  //  5 x17y57 CPE[5]
00  //  6 x17y57 CPE[6]
00  //  7 x17y57 CPE[7]
00  //  8 x17y57 CPE[8]
00  //  9 x17y57 CPE[9]
00  // 10 x17y58 CPE[0]
00  // 11 x17y58 CPE[1]
00  // 12 x17y58 CPE[2]
00  // 13 x17y58 CPE[3]
00  // 14 x17y58 CPE[4]
00  // 15 x17y58 CPE[5]
00  // 16 x17y58 CPE[6]
00  // 17 x17y58 CPE[7]
00  // 18 x17y58 CPE[8]
00  // 19 x17y58 CPE[9]
00  // 20 x18y57 CPE[0]  _a369  C_////Bridge
00  // 21 x18y57 CPE[1]
00  // 22 x18y57 CPE[2]
00  // 23 x18y57 CPE[3]
00  // 24 x18y57 CPE[4]
00  // 25 x18y57 CPE[5]
00  // 26 x18y57 CPE[6]
00  // 27 x18y57 CPE[7]
00  // 28 x18y57 CPE[8]
00  // 29 x18y57 CPE[9]
00  // 30 x18y58 CPE[0]
00  // 31 x18y58 CPE[1]
00  // 32 x18y58 CPE[2]
00  // 33 x18y58 CPE[3]
00  // 34 x18y58 CPE[4]
00  // 35 x18y58 CPE[5]
00  // 36 x18y58 CPE[6]
00  // 37 x18y58 CPE[7]
00  // 38 x18y58 CPE[8]
00  // 39 x18y58 CPE[9]
2D  // 40 x17y57 INMUX plane 2,1
28  // 41 x17y57 INMUX plane 4,3
08  // 42 x17y57 INMUX plane 6,5
00  // 43 x17y57 INMUX plane 8,7
01  // 44 x17y57 INMUX plane 10,9
00  // 45 x17y57 INMUX plane 12,11
08  // 46 x17y58 INMUX plane 2,1
00  // 47 x17y58 INMUX plane 4,3
00  // 48 x17y58 INMUX plane 6,5
00  // 49 x17y58 INMUX plane 8,7
00  // 50 x17y58 INMUX plane 10,9
00  // 51 x17y58 INMUX plane 12,11
30  // 52 x18y57 INMUX plane 2,1
00  // 53 x18y57 INMUX plane 4,3
68  // 54 x18y57 INMUX plane 6,5
00  // 55 x18y57 INMUX plane 8,7
40  // 56 x18y57 INMUX plane 10,9
00  // 57 x18y57 INMUX plane 12,11
2D  // 58 x18y58 INMUX plane 2,1
18  // 59 x18y58 INMUX plane 4,3
40  // 60 x18y58 INMUX plane 6,5
00  // 61 x18y58 INMUX plane 8,7
40  // 62 x18y58 INMUX plane 10,9
01  // 63 x18y58 INMUX plane 12,11
48  // 64 x17y57 SB_BIG plane 1
12  // 65 x17y57 SB_BIG plane 1
00  // 66 x17y57 SB_DRIVE plane 2,1
00  // 67 x17y57 SB_BIG plane 2
00  // 68 x17y57 SB_BIG plane 2
08  // 69 x17y57 SB_BIG plane 3
12  // 70 x17y57 SB_BIG plane 3
40  // 71 x17y57 SB_DRIVE plane 4,3
06  // 72 x17y57 SB_BIG plane 4
02  // 73 x17y57 SB_BIG plane 4
48  // 74 x17y57 SB_BIG plane 5
12  // 75 x17y57 SB_BIG plane 5
40  // 76 x17y57 SB_DRIVE plane 6,5
50  // 77 x17y57 SB_BIG plane 6
02  // 78 x17y57 SB_BIG plane 6
48  // 79 x17y57 SB_BIG plane 7
12  // 80 x17y57 SB_BIG plane 7
00  // 81 x17y57 SB_DRIVE plane 8,7
00  // 82 x17y57 SB_BIG plane 8
00  // 83 x17y57 SB_BIG plane 8
00  // 84 x17y57 SB_BIG plane 9
00  // 85 x17y57 SB_BIG plane 9
00  // 86 x17y57 SB_DRIVE plane 10,9
00  // 87 x17y57 SB_BIG plane 10
00  // 88 x17y57 SB_BIG plane 10
00  // 89 x17y57 SB_BIG plane 11
00  // 90 x17y57 SB_BIG plane 11
00  // 91 x17y57 SB_DRIVE plane 12,11
03  // 92 x17y57 SB_BIG plane 12
22  // 93 x17y57 SB_BIG plane 12
A8  // 94 x18y58 SB_SML plane 1
02  // 95 x18y58 SB_SML plane 2,1
00  // 96 x18y58 SB_SML plane 2
A8  // 97 x18y58 SB_SML plane 3
02  // 98 x18y58 SB_SML plane 4,3
00  // 99 x18y58 SB_SML plane 4
88  // 100 x18y58 SB_SML plane 5
02  // 101 x18y58 SB_SML plane 6,5
00  // 102 x18y58 SB_SML plane 6
A8  // 103 x18y58 SB_SML plane 7
02  // 104 x18y58 SB_SML plane 8,7
39 // -- CRC low byte
0F // -- CRC high byte


// Config Latches on x19y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E5A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1D // y_sel: 57
CA // -- CRC low byte
CA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4E62
31 // Length: 49
97 // -- CRC low byte
18 // -- CRC high byte
00  //  0 x19y57 CPE[0]
00  //  1 x19y57 CPE[1]
00  //  2 x19y57 CPE[2]
00  //  3 x19y57 CPE[3]
00  //  4 x19y57 CPE[4]
00  //  5 x19y57 CPE[5]
00  //  6 x19y57 CPE[6]
00  //  7 x19y57 CPE[7]
00  //  8 x19y57 CPE[8]
00  //  9 x19y57 CPE[9]
00  // 10 x19y58 CPE[0]
00  // 11 x19y58 CPE[1]
00  // 12 x19y58 CPE[2]
00  // 13 x19y58 CPE[3]
00  // 14 x19y58 CPE[4]
00  // 15 x19y58 CPE[5]
00  // 16 x19y58 CPE[6]
00  // 17 x19y58 CPE[7]
00  // 18 x19y58 CPE[8]
00  // 19 x19y58 CPE[9]
00  // 20 x20y57 CPE[0]
00  // 21 x20y57 CPE[1]
00  // 22 x20y57 CPE[2]
00  // 23 x20y57 CPE[3]
00  // 24 x20y57 CPE[4]
00  // 25 x20y57 CPE[5]
00  // 26 x20y57 CPE[6]
00  // 27 x20y57 CPE[7]
00  // 28 x20y57 CPE[8]
00  // 29 x20y57 CPE[9]
00  // 30 x20y58 CPE[0]
00  // 31 x20y58 CPE[1]
00  // 32 x20y58 CPE[2]
00  // 33 x20y58 CPE[3]
00  // 34 x20y58 CPE[4]
00  // 35 x20y58 CPE[5]
00  // 36 x20y58 CPE[6]
00  // 37 x20y58 CPE[7]
00  // 38 x20y58 CPE[8]
00  // 39 x20y58 CPE[9]
00  // 40 x19y57 INMUX plane 2,1
00  // 41 x19y57 INMUX plane 4,3
08  // 42 x19y57 INMUX plane 6,5
00  // 43 x19y57 INMUX plane 8,7
00  // 44 x19y57 INMUX plane 10,9
00  // 45 x19y57 INMUX plane 12,11
00  // 46 x19y58 INMUX plane 2,1
00  // 47 x19y58 INMUX plane 4,3
28  // 48 x19y58 INMUX plane 6,5
BD // -- CRC low byte
C4 // -- CRC high byte


// Config Latches on x161y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4E99     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1D // y_sel: 57
95 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4EA1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y57
00  // 14 right_edge_EN1 at x163y57
00  // 15 right_edge_EN2 at x163y57
00  // 16 right_edge_EN0 at x163y58
00  // 17 right_edge_EN1 at x163y58
00  // 18 right_edge_EN2 at x163y58
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y57 SB_BIG plane 1
12  // 65 x161y57 SB_BIG plane 1
00  // 66 x161y57 SB_DRIVE plane 2,1
48  // 67 x161y57 SB_BIG plane 2
12  // 68 x161y57 SB_BIG plane 2
48  // 69 x161y57 SB_BIG plane 3
12  // 70 x161y57 SB_BIG plane 3
00  // 71 x161y57 SB_DRIVE plane 4,3
48  // 72 x161y57 SB_BIG plane 4
12  // 73 x161y57 SB_BIG plane 4
48  // 74 x161y57 SB_BIG plane 5
12  // 75 x161y57 SB_BIG plane 5
00  // 76 x161y57 SB_DRIVE plane 6,5
48  // 77 x161y57 SB_BIG plane 6
12  // 78 x161y57 SB_BIG plane 6
48  // 79 x161y57 SB_BIG plane 7
12  // 80 x161y57 SB_BIG plane 7
00  // 81 x161y57 SB_DRIVE plane 8,7
48  // 82 x161y57 SB_BIG plane 8
12  // 83 x161y57 SB_BIG plane 8
48  // 84 x161y57 SB_BIG plane 9
12  // 85 x161y57 SB_BIG plane 9
00  // 86 x161y57 SB_DRIVE plane 10,9
48  // 87 x161y57 SB_BIG plane 10
12  // 88 x161y57 SB_BIG plane 10
48  // 89 x161y57 SB_BIG plane 11
12  // 90 x161y57 SB_BIG plane 11
00  // 91 x161y57 SB_DRIVE plane 12,11
48  // 92 x161y57 SB_BIG plane 12
12  // 93 x161y57 SB_BIG plane 12
A8  // 94 x162y58 SB_SML plane 1
82  // 95 x162y58 SB_SML plane 2,1
2A  // 96 x162y58 SB_SML plane 2
A8  // 97 x162y58 SB_SML plane 3
82  // 98 x162y58 SB_SML plane 4,3
2A  // 99 x162y58 SB_SML plane 4
A8  // 100 x162y58 SB_SML plane 5
82  // 101 x162y58 SB_SML plane 6,5
2A  // 102 x162y58 SB_SML plane 6
A8  // 103 x162y58 SB_SML plane 7
82  // 104 x162y58 SB_SML plane 8,7
2A  // 105 x162y58 SB_SML plane 8
A8  // 106 x162y58 SB_SML plane 9
82  // 107 x162y58 SB_SML plane 10,9
2A  // 108 x162y58 SB_SML plane 10
A8  // 109 x162y58 SB_SML plane 11
82  // 110 x162y58 SB_SML plane 12,11
2A  // 111 x162y58 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F17     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1E // y_sel: 59
21 // -- CRC low byte
05 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F1F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y59
00  // 14 left_edge_EN1 at x-2y59
00  // 15 left_edge_EN2 at x-2y59
00  // 16 left_edge_EN0 at x-2y60
00  // 17 left_edge_EN1 at x-2y60
00  // 18 left_edge_EN2 at x-2y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y59 SB_BIG plane 1
12  // 65 x-1y59 SB_BIG plane 1
00  // 66 x-1y59 SB_DRIVE plane 2,1
48  // 67 x-1y59 SB_BIG plane 2
12  // 68 x-1y59 SB_BIG plane 2
48  // 69 x-1y59 SB_BIG plane 3
12  // 70 x-1y59 SB_BIG plane 3
00  // 71 x-1y59 SB_DRIVE plane 4,3
48  // 72 x-1y59 SB_BIG plane 4
12  // 73 x-1y59 SB_BIG plane 4
48  // 74 x-1y59 SB_BIG plane 5
12  // 75 x-1y59 SB_BIG plane 5
00  // 76 x-1y59 SB_DRIVE plane 6,5
48  // 77 x-1y59 SB_BIG plane 6
12  // 78 x-1y59 SB_BIG plane 6
48  // 79 x-1y59 SB_BIG plane 7
12  // 80 x-1y59 SB_BIG plane 7
00  // 81 x-1y59 SB_DRIVE plane 8,7
48  // 82 x-1y59 SB_BIG plane 8
12  // 83 x-1y59 SB_BIG plane 8
79  // 84 x-1y59 SB_BIG plane 9
12  // 85 x-1y59 SB_BIG plane 9
01  // 86 x-1y59 SB_DRIVE plane 10,9
48  // 87 x-1y59 SB_BIG plane 10
12  // 88 x-1y59 SB_BIG plane 10
48  // 89 x-1y59 SB_BIG plane 11
12  // 90 x-1y59 SB_BIG plane 11
00  // 91 x-1y59 SB_DRIVE plane 12,11
48  // 92 x-1y59 SB_BIG plane 12
12  // 93 x-1y59 SB_BIG plane 12
A8  // 94 x0y60 SB_SML plane 1
82  // 95 x0y60 SB_SML plane 2,1
2A  // 96 x0y60 SB_SML plane 2
A8  // 97 x0y60 SB_SML plane 3
82  // 98 x0y60 SB_SML plane 4,3
2A  // 99 x0y60 SB_SML plane 4
A8  // 100 x0y60 SB_SML plane 5
82  // 101 x0y60 SB_SML plane 6,5
2A  // 102 x0y60 SB_SML plane 6
A8  // 103 x0y60 SB_SML plane 7
82  // 104 x0y60 SB_SML plane 8,7
2A  // 105 x0y60 SB_SML plane 8
A8  // 106 x0y60 SB_SML plane 9
82  // 107 x0y60 SB_SML plane 10,9
2A  // 108 x0y60 SB_SML plane 10
A8  // 109 x0y60 SB_SML plane 11
82  // 110 x0y60 SB_SML plane 12,11
2A  // 111 x0y60 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4F95     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1E // y_sel: 59
F9 // -- CRC low byte
1C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 4F9D
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y59 CPE[0]
00  //  1 x1y59 CPE[1]
00  //  2 x1y59 CPE[2]
00  //  3 x1y59 CPE[3]
00  //  4 x1y59 CPE[4]
00  //  5 x1y59 CPE[5]
00  //  6 x1y59 CPE[6]
00  //  7 x1y59 CPE[7]
00  //  8 x1y59 CPE[8]
00  //  9 x1y59 CPE[9]
00  // 10 x1y60 CPE[0]
00  // 11 x1y60 CPE[1]
00  // 12 x1y60 CPE[2]
00  // 13 x1y60 CPE[3]
00  // 14 x1y60 CPE[4]
00  // 15 x1y60 CPE[5]
00  // 16 x1y60 CPE[6]
00  // 17 x1y60 CPE[7]
00  // 18 x1y60 CPE[8]
00  // 19 x1y60 CPE[9]
00  // 20 x2y59 CPE[0]
00  // 21 x2y59 CPE[1]
00  // 22 x2y59 CPE[2]
00  // 23 x2y59 CPE[3]
00  // 24 x2y59 CPE[4]
00  // 25 x2y59 CPE[5]
00  // 26 x2y59 CPE[6]
00  // 27 x2y59 CPE[7]
00  // 28 x2y59 CPE[8]
00  // 29 x2y59 CPE[9]
00  // 30 x2y60 CPE[0]
00  // 31 x2y60 CPE[1]
00  // 32 x2y60 CPE[2]
00  // 33 x2y60 CPE[3]
00  // 34 x2y60 CPE[4]
00  // 35 x2y60 CPE[5]
00  // 36 x2y60 CPE[6]
00  // 37 x2y60 CPE[7]
00  // 38 x2y60 CPE[8]
00  // 39 x2y60 CPE[9]
00  // 40 x1y59 INMUX plane 2,1
00  // 41 x1y59 INMUX plane 4,3
00  // 42 x1y59 INMUX plane 6,5
00  // 43 x1y59 INMUX plane 8,7
01  // 44 x1y59 INMUX plane 10,9
00  // 45 x1y59 INMUX plane 12,11
00  // 46 x1y60 INMUX plane 2,1
00  // 47 x1y60 INMUX plane 4,3
00  // 48 x1y60 INMUX plane 6,5
00  // 49 x1y60 INMUX plane 8,7
00  // 50 x1y60 INMUX plane 10,9
00  // 51 x1y60 INMUX plane 12,11
00  // 52 x2y59 INMUX plane 2,1
00  // 53 x2y59 INMUX plane 4,3
00  // 54 x2y59 INMUX plane 6,5
00  // 55 x2y59 INMUX plane 8,7
00  // 56 x2y59 INMUX plane 10,9
00  // 57 x2y59 INMUX plane 12,11
00  // 58 x2y60 INMUX plane 2,1
00  // 59 x2y60 INMUX plane 4,3
00  // 60 x2y60 INMUX plane 6,5
00  // 61 x2y60 INMUX plane 8,7
10  // 62 x2y60 INMUX plane 10,9
00  // 63 x2y60 INMUX plane 12,11
00  // 64 x2y60 SB_BIG plane 1
00  // 65 x2y60 SB_BIG plane 1
00  // 66 x2y60 SB_DRIVE plane 2,1
00  // 67 x2y60 SB_BIG plane 2
00  // 68 x2y60 SB_BIG plane 2
00  // 69 x2y60 SB_BIG plane 3
00  // 70 x2y60 SB_BIG plane 3
00  // 71 x2y60 SB_DRIVE plane 4,3
00  // 72 x2y60 SB_BIG plane 4
00  // 73 x2y60 SB_BIG plane 4
00  // 74 x2y60 SB_BIG plane 5
00  // 75 x2y60 SB_BIG plane 5
00  // 76 x2y60 SB_DRIVE plane 6,5
00  // 77 x2y60 SB_BIG plane 6
00  // 78 x2y60 SB_BIG plane 6
00  // 79 x2y60 SB_BIG plane 7
00  // 80 x2y60 SB_BIG plane 7
00  // 81 x2y60 SB_DRIVE plane 8,7
00  // 82 x2y60 SB_BIG plane 8
00  // 83 x2y60 SB_BIG plane 8
39  // 84 x2y60 SB_BIG plane 9
AC // -- CRC low byte
6C // -- CRC high byte


// Config Latches on x3y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 4FF8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1E // y_sel: 59
91 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5000
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x3y59 CPE[0]  _a311  C_MX4b////    
00  //  1 x3y59 CPE[1]
00  //  2 x3y59 CPE[2]
00  //  3 x3y59 CPE[3]
00  //  4 x3y59 CPE[4]
00  //  5 x3y59 CPE[5]
00  //  6 x3y59 CPE[6]
00  //  7 x3y59 CPE[7]
00  //  8 x3y59 CPE[8]
00  //  9 x3y59 CPE[9]
00  // 10 x3y60 CPE[0]
00  // 11 x3y60 CPE[1]
00  // 12 x3y60 CPE[2]
00  // 13 x3y60 CPE[3]
00  // 14 x3y60 CPE[4]
00  // 15 x3y60 CPE[5]
00  // 16 x3y60 CPE[6]
00  // 17 x3y60 CPE[7]
00  // 18 x3y60 CPE[8]
00  // 19 x3y60 CPE[9]
00  // 20 x4y59 CPE[0]  _a351  C_AND////    
00  // 21 x4y59 CPE[1]
00  // 22 x4y59 CPE[2]
00  // 23 x4y59 CPE[3]
00  // 24 x4y59 CPE[4]
00  // 25 x4y59 CPE[5]
00  // 26 x4y59 CPE[6]
00  // 27 x4y59 CPE[7]
00  // 28 x4y59 CPE[8]
00  // 29 x4y59 CPE[9]
00  // 30 x4y60 CPE[0]
00  // 31 x4y60 CPE[1]
00  // 32 x4y60 CPE[2]
00  // 33 x4y60 CPE[3]
00  // 34 x4y60 CPE[4]
00  // 35 x4y60 CPE[5]
00  // 36 x4y60 CPE[6]
00  // 37 x4y60 CPE[7]
00  // 38 x4y60 CPE[8]
00  // 39 x4y60 CPE[9]
1A  // 40 x3y59 INMUX plane 2,1
28  // 41 x3y59 INMUX plane 4,3
35  // 42 x3y59 INMUX plane 6,5
3F  // 43 x3y59 INMUX plane 8,7
00  // 44 x3y59 INMUX plane 10,9
2D  // 45 x3y59 INMUX plane 12,11
10  // 46 x3y60 INMUX plane 2,1
00  // 47 x3y60 INMUX plane 4,3
00  // 48 x3y60 INMUX plane 6,5
00  // 49 x3y60 INMUX plane 8,7
11  // 50 x3y60 INMUX plane 10,9
00  // 51 x3y60 INMUX plane 12,11
06  // 52 x4y59 INMUX plane 2,1
25  // 53 x4y59 INMUX plane 4,3
05  // 54 x4y59 INMUX plane 6,5
7F  // 55 x4y59 INMUX plane 8,7
00  // 56 x4y59 INMUX plane 10,9
55  // 57 x4y59 INMUX plane 12,11
00  // 58 x4y60 INMUX plane 2,1
10  // 59 x4y60 INMUX plane 4,3
03  // 60 x4y60 INMUX plane 6,5
40  // 61 x4y60 INMUX plane 8,7
01  // 62 x4y60 INMUX plane 10,9
6B  // 63 x4y60 INMUX plane 12,11
48  // 64 x3y59 SB_BIG plane 1
12  // 65 x3y59 SB_BIG plane 1
00  // 66 x3y59 SB_DRIVE plane 2,1
00  // 67 x3y59 SB_BIG plane 2
00  // 68 x3y59 SB_BIG plane 2
48  // 69 x3y59 SB_BIG plane 3
12  // 70 x3y59 SB_BIG plane 3
00  // 71 x3y59 SB_DRIVE plane 4,3
00  // 72 x3y59 SB_BIG plane 4
00  // 73 x3y59 SB_BIG plane 4
48  // 74 x3y59 SB_BIG plane 5
12  // 75 x3y59 SB_BIG plane 5
00  // 76 x3y59 SB_DRIVE plane 6,5
00  // 77 x3y59 SB_BIG plane 6
00  // 78 x3y59 SB_BIG plane 6
41  // 79 x3y59 SB_BIG plane 7
12  // 80 x3y59 SB_BIG plane 7
00  // 81 x3y59 SB_DRIVE plane 8,7
00  // 82 x3y59 SB_BIG plane 8
00  // 83 x3y59 SB_BIG plane 8
00  // 84 x3y59 SB_BIG plane 9
00  // 85 x3y59 SB_BIG plane 9
00  // 86 x3y59 SB_DRIVE plane 10,9
00  // 87 x3y59 SB_BIG plane 10
00  // 88 x3y59 SB_BIG plane 10
00  // 89 x3y59 SB_BIG plane 11
00  // 90 x3y59 SB_BIG plane 11
00  // 91 x3y59 SB_DRIVE plane 12,11
00  // 92 x3y59 SB_BIG plane 12
00  // 93 x3y59 SB_BIG plane 12
A1  // 94 x4y60 SB_SML plane 1
02  // 95 x4y60 SB_SML plane 2,1
10  // 96 x4y60 SB_SML plane 2
A8  // 97 x4y60 SB_SML plane 3
02  // 98 x4y60 SB_SML plane 4,3
00  // 99 x4y60 SB_SML plane 4
A8  // 100 x4y60 SB_SML plane 5
02  // 101 x4y60 SB_SML plane 6,5
00  // 102 x4y60 SB_SML plane 6
A8  // 103 x4y60 SB_SML plane 7
02  // 104 x4y60 SB_SML plane 8,7
00  // 105 x4y60 SB_SML plane 8
11  // 106 x4y60 SB_SML plane 9
00  // 107 x4y60 SB_SML plane 10,9
10  // 108 x4y60 SB_SML plane 10
60 // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x5y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5073     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1E // y_sel: 59
49 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 507B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x5y59 CPE[0]  _a140  C_MX4b////    
00  //  1 x5y59 CPE[1]
00  //  2 x5y59 CPE[2]
00  //  3 x5y59 CPE[3]
00  //  4 x5y59 CPE[4]
00  //  5 x5y59 CPE[5]
00  //  6 x5y59 CPE[6]
00  //  7 x5y59 CPE[7]
00  //  8 x5y59 CPE[8]
00  //  9 x5y59 CPE[9]
00  // 10 x5y60 CPE[0]  _a200  C_/C_0_1///    _a342  C_///OR/
00  // 11 x5y60 CPE[1]
00  // 12 x5y60 CPE[2]
00  // 13 x5y60 CPE[3]
00  // 14 x5y60 CPE[4]
00  // 15 x5y60 CPE[5]
00  // 16 x5y60 CPE[6]
00  // 17 x5y60 CPE[7]
00  // 18 x5y60 CPE[8]
00  // 19 x5y60 CPE[9]
00  // 20 x6y59 CPE[0]
00  // 21 x6y59 CPE[1]
00  // 22 x6y59 CPE[2]
00  // 23 x6y59 CPE[3]
00  // 24 x6y59 CPE[4]
00  // 25 x6y59 CPE[5]
00  // 26 x6y59 CPE[6]
00  // 27 x6y59 CPE[7]
00  // 28 x6y59 CPE[8]
00  // 29 x6y59 CPE[9]
00  // 30 x6y60 CPE[0]  _a66  C_AND////    _a295  C_///AND/D
00  // 31 x6y60 CPE[1]
00  // 32 x6y60 CPE[2]
00  // 33 x6y60 CPE[3]
00  // 34 x6y60 CPE[4]
00  // 35 x6y60 CPE[5]
00  // 36 x6y60 CPE[6]
00  // 37 x6y60 CPE[7]
00  // 38 x6y60 CPE[8]
00  // 39 x6y60 CPE[9]
10  // 40 x5y59 INMUX plane 2,1
3A  // 41 x5y59 INMUX plane 4,3
03  // 42 x5y59 INMUX plane 6,5
10  // 43 x5y59 INMUX plane 8,7
00  // 44 x5y59 INMUX plane 10,9
28  // 45 x5y59 INMUX plane 12,11
01  // 46 x5y60 INMUX plane 2,1
15  // 47 x5y60 INMUX plane 4,3
1B  // 48 x5y60 INMUX plane 6,5
00  // 49 x5y60 INMUX plane 8,7
01  // 50 x5y60 INMUX plane 10,9
05  // 51 x5y60 INMUX plane 12,11
00  // 52 x6y59 INMUX plane 2,1
01  // 53 x6y59 INMUX plane 4,3
01  // 54 x6y59 INMUX plane 6,5
80  // 55 x6y59 INMUX plane 8,7
C0  // 56 x6y59 INMUX plane 10,9
C2  // 57 x6y59 INMUX plane 12,11
01  // 58 x6y60 INMUX plane 2,1
0C  // 59 x6y60 INMUX plane 4,3
2E  // 60 x6y60 INMUX plane 6,5
CD  // 61 x6y60 INMUX plane 8,7
38  // 62 x6y60 INMUX plane 10,9
E9  // 63 x6y60 INMUX plane 12,11
50  // 64 x6y60 SB_BIG plane 1
24  // 65 x6y60 SB_BIG plane 1
00  // 66 x6y60 SB_DRIVE plane 2,1
48  // 67 x6y60 SB_BIG plane 2
10  // 68 x6y60 SB_BIG plane 2
00  // 69 x6y60 SB_BIG plane 3
00  // 70 x6y60 SB_BIG plane 3
00  // 71 x6y60 SB_DRIVE plane 4,3
D2  // 72 x6y60 SB_BIG plane 4
16  // 73 x6y60 SB_BIG plane 4
48  // 74 x6y60 SB_BIG plane 5
12  // 75 x6y60 SB_BIG plane 5
00  // 76 x6y60 SB_DRIVE plane 6,5
48  // 77 x6y60 SB_BIG plane 6
12  // 78 x6y60 SB_BIG plane 6
00  // 79 x6y60 SB_BIG plane 7
00  // 80 x6y60 SB_BIG plane 7
00  // 81 x6y60 SB_DRIVE plane 8,7
48  // 82 x6y60 SB_BIG plane 8
12  // 83 x6y60 SB_BIG plane 8
00  // 84 x6y60 SB_BIG plane 9
00  // 85 x6y60 SB_BIG plane 9
14  // 86 x6y60 SB_DRIVE plane 10,9
01  // 87 x6y60 SB_BIG plane 10
00  // 88 x6y60 SB_BIG plane 10
00  // 89 x6y60 SB_BIG plane 11
00  // 90 x6y60 SB_BIG plane 11
00  // 91 x6y60 SB_DRIVE plane 12,11
00  // 92 x6y60 SB_BIG plane 12
00  // 93 x6y60 SB_BIG plane 12
32  // 94 x5y59 SB_SML plane 1
85  // 95 x5y59 SB_SML plane 2,1
2A  // 96 x5y59 SB_SML plane 2
0B  // 97 x5y59 SB_SML plane 3
86  // 98 x5y59 SB_SML plane 4,3
2A  // 99 x5y59 SB_SML plane 4
49  // 100 x5y59 SB_SML plane 5
81  // 101 x5y59 SB_SML plane 6,5
2A  // 102 x5y59 SB_SML plane 6
00  // 103 x5y59 SB_SML plane 7
80  // 104 x5y59 SB_SML plane 8,7
2A  // 105 x5y59 SB_SML plane 8
00  // 106 x5y59 SB_SML plane 9
00  // 107 x5y59 SB_SML plane 10,9
00  // 108 x5y59 SB_SML plane 10
42  // 109 x5y59 SB_SML plane 11
00  // 110 x5y59 SB_SML plane 12,11
18  // 111 x5y59 SB_SML plane 12
86 // -- CRC low byte
F7 // -- CRC high byte


// Config Latches on x7y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 50F1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1E // y_sel: 59
41 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 50F9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x7y59 CPE[0]  _a82  C_MX4a////    _a362  C_////Bridge
00  //  1 x7y59 CPE[1]
00  //  2 x7y59 CPE[2]
00  //  3 x7y59 CPE[3]
00  //  4 x7y59 CPE[4]
00  //  5 x7y59 CPE[5]
00  //  6 x7y59 CPE[6]
00  //  7 x7y59 CPE[7]
00  //  8 x7y59 CPE[8]
00  //  9 x7y59 CPE[9]
00  // 10 x7y60 CPE[0]  _a361  C_////Bridge
00  // 11 x7y60 CPE[1]
00  // 12 x7y60 CPE[2]
00  // 13 x7y60 CPE[3]
00  // 14 x7y60 CPE[4]
00  // 15 x7y60 CPE[5]
00  // 16 x7y60 CPE[6]
00  // 17 x7y60 CPE[7]
00  // 18 x7y60 CPE[8]
00  // 19 x7y60 CPE[9]
00  // 20 x8y59 CPE[0]  _a75  C_ORAND/D///    
00  // 21 x8y59 CPE[1]
00  // 22 x8y59 CPE[2]
00  // 23 x8y59 CPE[3]
00  // 24 x8y59 CPE[4]
00  // 25 x8y59 CPE[5]
00  // 26 x8y59 CPE[6]
00  // 27 x8y59 CPE[7]
00  // 28 x8y59 CPE[8]
00  // 29 x8y59 CPE[9]
00  // 30 x8y60 CPE[0]  _a174  C_/C_0_1///    _a86  C_///AND/
00  // 31 x8y60 CPE[1]
00  // 32 x8y60 CPE[2]
00  // 33 x8y60 CPE[3]
00  // 34 x8y60 CPE[4]
00  // 35 x8y60 CPE[5]
00  // 36 x8y60 CPE[6]
00  // 37 x8y60 CPE[7]
00  // 38 x8y60 CPE[8]
00  // 39 x8y60 CPE[9]
05  // 40 x7y59 INMUX plane 2,1
38  // 41 x7y59 INMUX plane 4,3
06  // 42 x7y59 INMUX plane 6,5
08  // 43 x7y59 INMUX plane 8,7
00  // 44 x7y59 INMUX plane 10,9
21  // 45 x7y59 INMUX plane 12,11
02  // 46 x7y60 INMUX plane 2,1
10  // 47 x7y60 INMUX plane 4,3
00  // 48 x7y60 INMUX plane 6,5
00  // 49 x7y60 INMUX plane 8,7
10  // 50 x7y60 INMUX plane 10,9
00  // 51 x7y60 INMUX plane 12,11
10  // 52 x8y59 INMUX plane 2,1
00  // 53 x8y59 INMUX plane 4,3
05  // 54 x8y59 INMUX plane 6,5
C8  // 55 x8y59 INMUX plane 8,7
90  // 56 x8y59 INMUX plane 10,9
44  // 57 x8y59 INMUX plane 12,11
39  // 58 x8y60 INMUX plane 2,1
05  // 59 x8y60 INMUX plane 4,3
80  // 60 x8y60 INMUX plane 6,5
50  // 61 x8y60 INMUX plane 8,7
08  // 62 x8y60 INMUX plane 10,9
50  // 63 x8y60 INMUX plane 12,11
88  // 64 x7y59 SB_BIG plane 1
10  // 65 x7y59 SB_BIG plane 1
00  // 66 x7y59 SB_DRIVE plane 2,1
48  // 67 x7y59 SB_BIG plane 2
16  // 68 x7y59 SB_BIG plane 2
48  // 69 x7y59 SB_BIG plane 3
16  // 70 x7y59 SB_BIG plane 3
00  // 71 x7y59 SB_DRIVE plane 4,3
48  // 72 x7y59 SB_BIG plane 4
12  // 73 x7y59 SB_BIG plane 4
51  // 74 x7y59 SB_BIG plane 5
12  // 75 x7y59 SB_BIG plane 5
00  // 76 x7y59 SB_DRIVE plane 6,5
88  // 77 x7y59 SB_BIG plane 6
12  // 78 x7y59 SB_BIG plane 6
02  // 79 x7y59 SB_BIG plane 7
12  // 80 x7y59 SB_BIG plane 7
00  // 81 x7y59 SB_DRIVE plane 8,7
48  // 82 x7y59 SB_BIG plane 8
14  // 83 x7y59 SB_BIG plane 8
A2  // 84 x7y59 SB_BIG plane 9
20  // 85 x7y59 SB_BIG plane 9
00  // 86 x7y59 SB_DRIVE plane 10,9
02  // 87 x7y59 SB_BIG plane 10
12  // 88 x7y59 SB_BIG plane 10
90  // 89 x7y59 SB_BIG plane 11
24  // 90 x7y59 SB_BIG plane 11
00  // 91 x7y59 SB_DRIVE plane 12,11
C8  // 92 x7y59 SB_BIG plane 12
12  // 93 x7y59 SB_BIG plane 12
A8  // 94 x8y60 SB_SML plane 1
82  // 95 x8y60 SB_SML plane 2,1
28  // 96 x8y60 SB_SML plane 2
A8  // 97 x8y60 SB_SML plane 3
82  // 98 x8y60 SB_SML plane 4,3
32  // 99 x8y60 SB_SML plane 4
A1  // 100 x8y60 SB_SML plane 5
22  // 101 x8y60 SB_SML plane 6,5
3D  // 102 x8y60 SB_SML plane 6
A8  // 103 x8y60 SB_SML plane 7
82  // 104 x8y60 SB_SML plane 8,7
2A  // 105 x8y60 SB_SML plane 8
B9  // 106 x8y60 SB_SML plane 9
82  // 107 x8y60 SB_SML plane 10,9
2C  // 108 x8y60 SB_SML plane 10
C8  // 109 x8y60 SB_SML plane 11
80  // 110 x8y60 SB_SML plane 12,11
2A  // 111 x8y60 SB_SML plane 12
BF // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x9y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 516F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1E // y_sel: 59
99 // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5177
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x9y59 CPE[0]  net1 = net2: _a153  C_ADDF2///ADDF2/
00  //  1 x9y59 CPE[1]
00  //  2 x9y59 CPE[2]
00  //  3 x9y59 CPE[3]
00  //  4 x9y59 CPE[4]
00  //  5 x9y59 CPE[5]
00  //  6 x9y59 CPE[6]
00  //  7 x9y59 CPE[7]
00  //  8 x9y59 CPE[8]
00  //  9 x9y59 CPE[9]
00  // 10 x9y60 CPE[0]  net1 = net2: _a155  C_ADDF2///ADDF2/
00  // 11 x9y60 CPE[1]
00  // 12 x9y60 CPE[2]
00  // 13 x9y60 CPE[3]
00  // 14 x9y60 CPE[4]
00  // 15 x9y60 CPE[5]
00  // 16 x9y60 CPE[6]
00  // 17 x9y60 CPE[7]
00  // 18 x9y60 CPE[8]
00  // 19 x9y60 CPE[9]
00  // 20 x10y59 CPE[0]  _a294  C_AND/D///    _a65  C_///AND/
00  // 21 x10y59 CPE[1]
00  // 22 x10y59 CPE[2]
00  // 23 x10y59 CPE[3]
00  // 24 x10y59 CPE[4]
00  // 25 x10y59 CPE[5]
00  // 26 x10y59 CPE[6]
00  // 27 x10y59 CPE[7]
00  // 28 x10y59 CPE[8]
00  // 29 x10y59 CPE[9]
00  // 30 x10y60 CPE[0]  _a139  C_AND////    _a62  C_///AND/D
00  // 31 x10y60 CPE[1]
00  // 32 x10y60 CPE[2]
00  // 33 x10y60 CPE[3]
00  // 34 x10y60 CPE[4]
00  // 35 x10y60 CPE[5]
00  // 36 x10y60 CPE[6]
00  // 37 x10y60 CPE[7]
00  // 38 x10y60 CPE[8]
00  // 39 x10y60 CPE[9]
09  // 40 x9y59 INMUX plane 2,1
00  // 41 x9y59 INMUX plane 4,3
08  // 42 x9y59 INMUX plane 6,5
03  // 43 x9y59 INMUX plane 8,7
01  // 44 x9y59 INMUX plane 10,9
01  // 45 x9y59 INMUX plane 12,11
22  // 46 x9y60 INMUX plane 2,1
05  // 47 x9y60 INMUX plane 4,3
03  // 48 x9y60 INMUX plane 6,5
07  // 49 x9y60 INMUX plane 8,7
01  // 50 x9y60 INMUX plane 10,9
04  // 51 x9y60 INMUX plane 12,11
13  // 52 x10y59 INMUX plane 2,1
0C  // 53 x10y59 INMUX plane 4,3
28  // 54 x10y59 INMUX plane 6,5
00  // 55 x10y59 INMUX plane 8,7
28  // 56 x10y59 INMUX plane 10,9
D0  // 57 x10y59 INMUX plane 12,11
2B  // 58 x10y60 INMUX plane 2,1
00  // 59 x10y60 INMUX plane 4,3
10  // 60 x10y60 INMUX plane 6,5
3C  // 61 x10y60 INMUX plane 8,7
20  // 62 x10y60 INMUX plane 10,9
28  // 63 x10y60 INMUX plane 12,11
93  // 64 x10y60 SB_BIG plane 1
32  // 65 x10y60 SB_BIG plane 1
00  // 66 x10y60 SB_DRIVE plane 2,1
48  // 67 x10y60 SB_BIG plane 2
12  // 68 x10y60 SB_BIG plane 2
48  // 69 x10y60 SB_BIG plane 3
22  // 70 x10y60 SB_BIG plane 3
00  // 71 x10y60 SB_DRIVE plane 4,3
48  // 72 x10y60 SB_BIG plane 4
10  // 73 x10y60 SB_BIG plane 4
9A  // 74 x10y60 SB_BIG plane 5
26  // 75 x10y60 SB_BIG plane 5
00  // 76 x10y60 SB_DRIVE plane 6,5
48  // 77 x10y60 SB_BIG plane 6
12  // 78 x10y60 SB_BIG plane 6
48  // 79 x10y60 SB_BIG plane 7
12  // 80 x10y60 SB_BIG plane 7
00  // 81 x10y60 SB_DRIVE plane 8,7
93  // 82 x10y60 SB_BIG plane 8
04  // 83 x10y60 SB_BIG plane 8
61  // 84 x10y60 SB_BIG plane 9
12  // 85 x10y60 SB_BIG plane 9
00  // 86 x10y60 SB_DRIVE plane 10,9
58  // 87 x10y60 SB_BIG plane 10
24  // 88 x10y60 SB_BIG plane 10
8B  // 89 x10y60 SB_BIG plane 11
34  // 90 x10y60 SB_BIG plane 11
00  // 91 x10y60 SB_DRIVE plane 12,11
48  // 92 x10y60 SB_BIG plane 12
14  // 93 x10y60 SB_BIG plane 12
B2  // 94 x9y59 SB_SML plane 1
85  // 95 x9y59 SB_SML plane 2,1
3A  // 96 x9y59 SB_SML plane 2
88  // 97 x9y59 SB_SML plane 3
82  // 98 x9y59 SB_SML plane 4,3
2A  // 99 x9y59 SB_SML plane 4
A8  // 100 x9y59 SB_SML plane 5
82  // 101 x9y59 SB_SML plane 6,5
2A  // 102 x9y59 SB_SML plane 6
5B  // 103 x9y59 SB_SML plane 7
41  // 104 x9y59 SB_SML plane 8,7
4D  // 105 x9y59 SB_SML plane 8
B1  // 106 x9y59 SB_SML plane 9
82  // 107 x9y59 SB_SML plane 10,9
2A  // 108 x9y59 SB_SML plane 10
A8  // 109 x9y59 SB_SML plane 11
82  // 110 x9y59 SB_SML plane 12,11
20  // 111 x9y59 SB_SML plane 12
1A // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x11y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 51ED     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1E // y_sel: 59
F1 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 51F5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x11y59 CPE[0]  net1 = net2: _a211  C_ADDF2///ADDF2/
00  //  1 x11y59 CPE[1]
00  //  2 x11y59 CPE[2]
00  //  3 x11y59 CPE[3]
00  //  4 x11y59 CPE[4]
00  //  5 x11y59 CPE[5]
00  //  6 x11y59 CPE[6]
00  //  7 x11y59 CPE[7]
00  //  8 x11y59 CPE[8]
00  //  9 x11y59 CPE[9]
00  // 10 x11y60 CPE[0]  net1 = net2: _a213  C_ADDF2///ADDF2/
00  // 11 x11y60 CPE[1]
00  // 12 x11y60 CPE[2]
00  // 13 x11y60 CPE[3]
00  // 14 x11y60 CPE[4]
00  // 15 x11y60 CPE[5]
00  // 16 x11y60 CPE[6]
00  // 17 x11y60 CPE[7]
00  // 18 x11y60 CPE[8]
00  // 19 x11y60 CPE[9]
00  // 20 x12y59 CPE[0]  _a14  C_AND////    _a221  C_///AND/D
00  // 21 x12y59 CPE[1]
00  // 22 x12y59 CPE[2]
00  // 23 x12y59 CPE[3]
00  // 24 x12y59 CPE[4]
00  // 25 x12y59 CPE[5]
00  // 26 x12y59 CPE[6]
00  // 27 x12y59 CPE[7]
00  // 28 x12y59 CPE[8]
00  // 29 x12y59 CPE[9]
00  // 30 x12y60 CPE[0]  net1 = net2: _a74  C_AND/D//AND/D
00  // 31 x12y60 CPE[1]
00  // 32 x12y60 CPE[2]
00  // 33 x12y60 CPE[3]
00  // 34 x12y60 CPE[4]
00  // 35 x12y60 CPE[5]
00  // 36 x12y60 CPE[6]
00  // 37 x12y60 CPE[7]
00  // 38 x12y60 CPE[8]
00  // 39 x12y60 CPE[9]
08  // 40 x11y59 INMUX plane 2,1
04  // 41 x11y59 INMUX plane 4,3
10  // 42 x11y59 INMUX plane 6,5
10  // 43 x11y59 INMUX plane 8,7
21  // 44 x11y59 INMUX plane 10,9
00  // 45 x11y59 INMUX plane 12,11
00  // 46 x11y60 INMUX plane 2,1
05  // 47 x11y60 INMUX plane 4,3
28  // 48 x11y60 INMUX plane 6,5
05  // 49 x11y60 INMUX plane 8,7
01  // 50 x11y60 INMUX plane 10,9
01  // 51 x11y60 INMUX plane 12,11
00  // 52 x12y59 INMUX plane 2,1
18  // 53 x12y59 INMUX plane 4,3
3C  // 54 x12y59 INMUX plane 6,5
0F  // 55 x12y59 INMUX plane 8,7
20  // 56 x12y59 INMUX plane 10,9
D9  // 57 x12y59 INMUX plane 12,11
03  // 58 x12y60 INMUX plane 2,1
34  // 59 x12y60 INMUX plane 4,3
03  // 60 x12y60 INMUX plane 6,5
26  // 61 x12y60 INMUX plane 8,7
A0  // 62 x12y60 INMUX plane 10,9
C2  // 63 x12y60 INMUX plane 12,11
48  // 64 x11y59 SB_BIG plane 1
12  // 65 x11y59 SB_BIG plane 1
00  // 66 x11y59 SB_DRIVE plane 2,1
48  // 67 x11y59 SB_BIG plane 2
04  // 68 x11y59 SB_BIG plane 2
48  // 69 x11y59 SB_BIG plane 3
14  // 70 x11y59 SB_BIG plane 3
00  // 71 x11y59 SB_DRIVE plane 4,3
08  // 72 x11y59 SB_BIG plane 4
12  // 73 x11y59 SB_BIG plane 4
48  // 74 x11y59 SB_BIG plane 5
12  // 75 x11y59 SB_BIG plane 5
00  // 76 x11y59 SB_DRIVE plane 6,5
48  // 77 x11y59 SB_BIG plane 6
02  // 78 x11y59 SB_BIG plane 6
48  // 79 x11y59 SB_BIG plane 7
12  // 80 x11y59 SB_BIG plane 7
00  // 81 x11y59 SB_DRIVE plane 8,7
11  // 82 x11y59 SB_BIG plane 8
28  // 83 x11y59 SB_BIG plane 8
69  // 84 x11y59 SB_BIG plane 9
12  // 85 x11y59 SB_BIG plane 9
00  // 86 x11y59 SB_DRIVE plane 10,9
48  // 87 x11y59 SB_BIG plane 10
12  // 88 x11y59 SB_BIG plane 10
48  // 89 x11y59 SB_BIG plane 11
12  // 90 x11y59 SB_BIG plane 11
00  // 91 x11y59 SB_DRIVE plane 12,11
14  // 92 x11y59 SB_BIG plane 12
22  // 93 x11y59 SB_BIG plane 12
A1  // 94 x12y60 SB_SML plane 1
82  // 95 x12y60 SB_SML plane 2,1
2A  // 96 x12y60 SB_SML plane 2
C2  // 97 x12y60 SB_SML plane 3
82  // 98 x12y60 SB_SML plane 4,3
6A  // 99 x12y60 SB_SML plane 4
A1  // 100 x12y60 SB_SML plane 5
42  // 101 x12y60 SB_SML plane 6,5
0D  // 102 x12y60 SB_SML plane 6
C8  // 103 x12y60 SB_SML plane 7
62  // 104 x12y60 SB_SML plane 8,7
49  // 105 x12y60 SB_SML plane 8
A8  // 106 x12y60 SB_SML plane 9
82  // 107 x12y60 SB_SML plane 10,9
2C  // 108 x12y60 SB_SML plane 10
B1  // 109 x12y60 SB_SML plane 11
10  // 110 x12y60 SB_SML plane 12,11
45  // 111 x12y60 SB_SML plane 12
96 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x13y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 526B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1E // y_sel: 59
29 // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5273
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x13y59 CPE[0]  _a73  C_///AND/D
00  //  1 x13y59 CPE[1]
00  //  2 x13y59 CPE[2]
00  //  3 x13y59 CPE[3]
00  //  4 x13y59 CPE[4]
00  //  5 x13y59 CPE[5]
00  //  6 x13y59 CPE[6]
00  //  7 x13y59 CPE[7]
00  //  8 x13y59 CPE[8]
00  //  9 x13y59 CPE[9]
00  // 10 x13y60 CPE[0]  _a10  C_AND////    
00  // 11 x13y60 CPE[1]
00  // 12 x13y60 CPE[2]
00  // 13 x13y60 CPE[3]
00  // 14 x13y60 CPE[4]
00  // 15 x13y60 CPE[5]
00  // 16 x13y60 CPE[6]
00  // 17 x13y60 CPE[7]
00  // 18 x13y60 CPE[8]
00  // 19 x13y60 CPE[9]
00  // 20 x14y59 CPE[0]  _a230  C_AND/D///    _a229  C_///AND/D
00  // 21 x14y59 CPE[1]
00  // 22 x14y59 CPE[2]
00  // 23 x14y59 CPE[3]
00  // 24 x14y59 CPE[4]
00  // 25 x14y59 CPE[5]
00  // 26 x14y59 CPE[6]
00  // 27 x14y59 CPE[7]
00  // 28 x14y59 CPE[8]
00  // 29 x14y59 CPE[9]
00  // 30 x14y60 CPE[0]  _a97  C_///AND/
00  // 31 x14y60 CPE[1]
00  // 32 x14y60 CPE[2]
00  // 33 x14y60 CPE[3]
00  // 34 x14y60 CPE[4]
00  // 35 x14y60 CPE[5]
00  // 36 x14y60 CPE[6]
00  // 37 x14y60 CPE[7]
00  // 38 x14y60 CPE[8]
00  // 39 x14y60 CPE[9]
18  // 40 x13y59 INMUX plane 2,1
24  // 41 x13y59 INMUX plane 4,3
08  // 42 x13y59 INMUX plane 6,5
00  // 43 x13y59 INMUX plane 8,7
20  // 44 x13y59 INMUX plane 10,9
00  // 45 x13y59 INMUX plane 12,11
2E  // 46 x13y60 INMUX plane 2,1
38  // 47 x13y60 INMUX plane 4,3
3D  // 48 x13y60 INMUX plane 6,5
2F  // 49 x13y60 INMUX plane 8,7
18  // 50 x13y60 INMUX plane 10,9
20  // 51 x13y60 INMUX plane 12,11
00  // 52 x14y59 INMUX plane 2,1
05  // 53 x14y59 INMUX plane 4,3
40  // 54 x14y59 INMUX plane 6,5
38  // 55 x14y59 INMUX plane 8,7
78  // 56 x14y59 INMUX plane 10,9
14  // 57 x14y59 INMUX plane 12,11
2D  // 58 x14y60 INMUX plane 2,1
2D  // 59 x14y60 INMUX plane 4,3
41  // 60 x14y60 INMUX plane 6,5
00  // 61 x14y60 INMUX plane 8,7
40  // 62 x14y60 INMUX plane 10,9
01  // 63 x14y60 INMUX plane 12,11
48  // 64 x14y60 SB_BIG plane 1
12  // 65 x14y60 SB_BIG plane 1
00  // 66 x14y60 SB_DRIVE plane 2,1
48  // 67 x14y60 SB_BIG plane 2
12  // 68 x14y60 SB_BIG plane 2
48  // 69 x14y60 SB_BIG plane 3
12  // 70 x14y60 SB_BIG plane 3
00  // 71 x14y60 SB_DRIVE plane 4,3
08  // 72 x14y60 SB_BIG plane 4
12  // 73 x14y60 SB_BIG plane 4
1B  // 74 x14y60 SB_BIG plane 5
20  // 75 x14y60 SB_BIG plane 5
00  // 76 x14y60 SB_DRIVE plane 6,5
48  // 77 x14y60 SB_BIG plane 6
12  // 78 x14y60 SB_BIG plane 6
48  // 79 x14y60 SB_BIG plane 7
12  // 80 x14y60 SB_BIG plane 7
00  // 81 x14y60 SB_DRIVE plane 8,7
48  // 82 x14y60 SB_BIG plane 8
12  // 83 x14y60 SB_BIG plane 8
69  // 84 x14y60 SB_BIG plane 9
12  // 85 x14y60 SB_BIG plane 9
20  // 86 x14y60 SB_DRIVE plane 10,9
A0  // 87 x14y60 SB_BIG plane 10
14  // 88 x14y60 SB_BIG plane 10
48  // 89 x14y60 SB_BIG plane 11
12  // 90 x14y60 SB_BIG plane 11
00  // 91 x14y60 SB_DRIVE plane 12,11
48  // 92 x14y60 SB_BIG plane 12
12  // 93 x14y60 SB_BIG plane 12
28  // 94 x13y59 SB_SML plane 1
82  // 95 x13y59 SB_SML plane 2,1
22  // 96 x13y59 SB_SML plane 2
28  // 97 x13y59 SB_SML plane 3
82  // 98 x13y59 SB_SML plane 4,3
2A  // 99 x13y59 SB_SML plane 4
A8  // 100 x13y59 SB_SML plane 5
82  // 101 x13y59 SB_SML plane 6,5
3A  // 102 x13y59 SB_SML plane 6
A8  // 103 x13y59 SB_SML plane 7
80  // 104 x13y59 SB_SML plane 8,7
32  // 105 x13y59 SB_SML plane 8
B1  // 106 x13y59 SB_SML plane 9
42  // 107 x13y59 SB_SML plane 10,9
35  // 108 x13y59 SB_SML plane 10
A8  // 109 x13y59 SB_SML plane 11
86  // 110 x13y59 SB_SML plane 12,11
2A  // 111 x13y59 SB_SML plane 12
06 // -- CRC low byte
07 // -- CRC high byte


// Config Latches on x15y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 52E9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1E // y_sel: 59
E1 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 52F1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x15y59 CPE[0]  _a196  C_/C_0_1///    _a91  C_///AND/
00  //  1 x15y59 CPE[1]
00  //  2 x15y59 CPE[2]
00  //  3 x15y59 CPE[3]
00  //  4 x15y59 CPE[4]
00  //  5 x15y59 CPE[5]
00  //  6 x15y59 CPE[6]
00  //  7 x15y59 CPE[7]
00  //  8 x15y59 CPE[8]
00  //  9 x15y59 CPE[9]
00  // 10 x15y60 CPE[0]  net1 = net2: _a194  C_ADDF2///ADDF2/
00  // 11 x15y60 CPE[1]
00  // 12 x15y60 CPE[2]
00  // 13 x15y60 CPE[3]
00  // 14 x15y60 CPE[4]
00  // 15 x15y60 CPE[5]
00  // 16 x15y60 CPE[6]
00  // 17 x15y60 CPE[7]
00  // 18 x15y60 CPE[8]
00  // 19 x15y60 CPE[9]
00  // 20 x16y59 CPE[0]
00  // 21 x16y59 CPE[1]
00  // 22 x16y59 CPE[2]
00  // 23 x16y59 CPE[3]
00  // 24 x16y59 CPE[4]
00  // 25 x16y59 CPE[5]
00  // 26 x16y59 CPE[6]
00  // 27 x16y59 CPE[7]
00  // 28 x16y59 CPE[8]
00  // 29 x16y59 CPE[9]
00  // 30 x16y60 CPE[0]  _a285  C_AND/D///    _a15  C_///ORAND/
00  // 31 x16y60 CPE[1]
00  // 32 x16y60 CPE[2]
00  // 33 x16y60 CPE[3]
00  // 34 x16y60 CPE[4]
00  // 35 x16y60 CPE[5]
00  // 36 x16y60 CPE[6]
00  // 37 x16y60 CPE[7]
00  // 38 x16y60 CPE[8]
00  // 39 x16y60 CPE[9]
13  // 40 x15y59 INMUX plane 2,1
10  // 41 x15y59 INMUX plane 4,3
00  // 42 x15y59 INMUX plane 6,5
00  // 43 x15y59 INMUX plane 8,7
01  // 44 x15y59 INMUX plane 10,9
00  // 45 x15y59 INMUX plane 12,11
08  // 46 x15y60 INMUX plane 2,1
13  // 47 x15y60 INMUX plane 4,3
03  // 48 x15y60 INMUX plane 6,5
38  // 49 x15y60 INMUX plane 8,7
11  // 50 x15y60 INMUX plane 10,9
28  // 51 x15y60 INMUX plane 12,11
1D  // 52 x16y59 INMUX plane 2,1
18  // 53 x16y59 INMUX plane 4,3
8D  // 54 x16y59 INMUX plane 6,5
40  // 55 x16y59 INMUX plane 8,7
81  // 56 x16y59 INMUX plane 10,9
80  // 57 x16y59 INMUX plane 12,11
0B  // 58 x16y60 INMUX plane 2,1
0D  // 59 x16y60 INMUX plane 4,3
86  // 60 x16y60 INMUX plane 6,5
80  // 61 x16y60 INMUX plane 8,7
98  // 62 x16y60 INMUX plane 10,9
80  // 63 x16y60 INMUX plane 12,11
48  // 64 x15y59 SB_BIG plane 1
12  // 65 x15y59 SB_BIG plane 1
00  // 66 x15y59 SB_DRIVE plane 2,1
02  // 67 x15y59 SB_BIG plane 2
12  // 68 x15y59 SB_BIG plane 2
00  // 69 x15y59 SB_BIG plane 3
00  // 70 x15y59 SB_BIG plane 3
00  // 71 x15y59 SB_DRIVE plane 4,3
48  // 72 x15y59 SB_BIG plane 4
12  // 73 x15y59 SB_BIG plane 4
48  // 74 x15y59 SB_BIG plane 5
12  // 75 x15y59 SB_BIG plane 5
00  // 76 x15y59 SB_DRIVE plane 6,5
02  // 77 x15y59 SB_BIG plane 6
12  // 78 x15y59 SB_BIG plane 6
00  // 79 x15y59 SB_BIG plane 7
00  // 80 x15y59 SB_BIG plane 7
00  // 81 x15y59 SB_DRIVE plane 8,7
08  // 82 x15y59 SB_BIG plane 8
10  // 83 x15y59 SB_BIG plane 8
31  // 84 x15y59 SB_BIG plane 9
00  // 85 x15y59 SB_BIG plane 9
00  // 86 x15y59 SB_DRIVE plane 10,9
00  // 87 x15y59 SB_BIG plane 10
40  // 88 x15y59 SB_BIG plane 10
00  // 89 x15y59 SB_BIG plane 11
00  // 90 x15y59 SB_BIG plane 11
00  // 91 x15y59 SB_DRIVE plane 12,11
04  // 92 x15y59 SB_BIG plane 12
02  // 93 x15y59 SB_BIG plane 12
5A  // 94 x16y60 SB_SML plane 1
83  // 95 x16y60 SB_SML plane 2,1
2A  // 96 x16y60 SB_SML plane 2
00  // 97 x16y60 SB_SML plane 3
40  // 98 x16y60 SB_SML plane 4,3
0F  // 99 x16y60 SB_SML plane 4
9A  // 100 x16y60 SB_SML plane 5
82  // 101 x16y60 SB_SML plane 6,5
2A  // 102 x16y60 SB_SML plane 6
00  // 103 x16y60 SB_SML plane 7
80  // 104 x16y60 SB_SML plane 8,7
28  // 105 x16y60 SB_SML plane 8
11  // 106 x16y60 SB_SML plane 9
10  // 107 x16y60 SB_SML plane 10,9
04  // 108 x16y60 SB_SML plane 10
00  // 109 x16y60 SB_SML plane 11
30  // 110 x16y60 SB_SML plane 12,11
40  // 111 x16y60 SB_SML plane 12
E7 // -- CRC low byte
C3 // -- CRC high byte


// Config Latches on x17y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5367     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1E // y_sel: 59
39 // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 536F
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x17y59 CPE[0]  _a94  C_MX2a/D///    
00  //  1 x17y59 CPE[1]
00  //  2 x17y59 CPE[2]
00  //  3 x17y59 CPE[3]
00  //  4 x17y59 CPE[4]
00  //  5 x17y59 CPE[5]
00  //  6 x17y59 CPE[6]
00  //  7 x17y59 CPE[7]
00  //  8 x17y59 CPE[8]
00  //  9 x17y59 CPE[9]
00  // 10 x17y60 CPE[0]
00  // 11 x17y60 CPE[1]
00  // 12 x17y60 CPE[2]
00  // 13 x17y60 CPE[3]
00  // 14 x17y60 CPE[4]
00  // 15 x17y60 CPE[5]
00  // 16 x17y60 CPE[6]
00  // 17 x17y60 CPE[7]
00  // 18 x17y60 CPE[8]
00  // 19 x17y60 CPE[9]
00  // 20 x18y59 CPE[0]  _a367  C_////Bridge
00  // 21 x18y59 CPE[1]
00  // 22 x18y59 CPE[2]
00  // 23 x18y59 CPE[3]
00  // 24 x18y59 CPE[4]
00  // 25 x18y59 CPE[5]
00  // 26 x18y59 CPE[6]
00  // 27 x18y59 CPE[7]
00  // 28 x18y59 CPE[8]
00  // 29 x18y59 CPE[9]
00  // 30 x18y60 CPE[0]  _a287  C_///AND/D
00  // 31 x18y60 CPE[1]
00  // 32 x18y60 CPE[2]
00  // 33 x18y60 CPE[3]
00  // 34 x18y60 CPE[4]
00  // 35 x18y60 CPE[5]
00  // 36 x18y60 CPE[6]
00  // 37 x18y60 CPE[7]
00  // 38 x18y60 CPE[8]
00  // 39 x18y60 CPE[9]
2C  // 40 x17y59 INMUX plane 2,1
00  // 41 x17y59 INMUX plane 4,3
05  // 42 x17y59 INMUX plane 6,5
00  // 43 x17y59 INMUX plane 8,7
20  // 44 x17y59 INMUX plane 10,9
00  // 45 x17y59 INMUX plane 12,11
00  // 46 x17y60 INMUX plane 2,1
00  // 47 x17y60 INMUX plane 4,3
00  // 48 x17y60 INMUX plane 6,5
00  // 49 x17y60 INMUX plane 8,7
01  // 50 x17y60 INMUX plane 10,9
00  // 51 x17y60 INMUX plane 12,11
0C  // 52 x18y59 INMUX plane 2,1
00  // 53 x18y59 INMUX plane 4,3
00  // 54 x18y59 INMUX plane 6,5
40  // 55 x18y59 INMUX plane 8,7
00  // 56 x18y59 INMUX plane 10,9
C0  // 57 x18y59 INMUX plane 12,11
19  // 58 x18y60 INMUX plane 2,1
38  // 59 x18y60 INMUX plane 4,3
01  // 60 x18y60 INMUX plane 6,5
40  // 61 x18y60 INMUX plane 8,7
28  // 62 x18y60 INMUX plane 10,9
58  // 63 x18y60 INMUX plane 12,11
48  // 64 x18y60 SB_BIG plane 1
10  // 65 x18y60 SB_BIG plane 1
00  // 66 x18y60 SB_DRIVE plane 2,1
00  // 67 x18y60 SB_BIG plane 2
00  // 68 x18y60 SB_BIG plane 2
48  // 69 x18y60 SB_BIG plane 3
12  // 70 x18y60 SB_BIG plane 3
00  // 71 x18y60 SB_DRIVE plane 4,3
93  // 72 x18y60 SB_BIG plane 4
34  // 73 x18y60 SB_BIG plane 4
48  // 74 x18y60 SB_BIG plane 5
12  // 75 x18y60 SB_BIG plane 5
00  // 76 x18y60 SB_DRIVE plane 6,5
00  // 77 x18y60 SB_BIG plane 6
00  // 78 x18y60 SB_BIG plane 6
48  // 79 x18y60 SB_BIG plane 7
12  // 80 x18y60 SB_BIG plane 7
00  // 81 x18y60 SB_DRIVE plane 8,7
48  // 82 x18y60 SB_BIG plane 8
12  // 83 x18y60 SB_BIG plane 8
00  // 84 x18y60 SB_BIG plane 9
00  // 85 x18y60 SB_BIG plane 9
00  // 86 x18y60 SB_DRIVE plane 10,9
00  // 87 x18y60 SB_BIG plane 10
00  // 88 x18y60 SB_BIG plane 10
00  // 89 x18y60 SB_BIG plane 11
00  // 90 x18y60 SB_BIG plane 11
00  // 91 x18y60 SB_DRIVE plane 12,11
00  // 92 x18y60 SB_BIG plane 12
00  // 93 x18y60 SB_BIG plane 12
A8  // 94 x17y59 SB_SML plane 1
02  // 95 x17y59 SB_SML plane 2,1
09  // 96 x17y59 SB_SML plane 2
88  // 97 x17y59 SB_SML plane 3
42  // 98 x17y59 SB_SML plane 4,3
6D  // 99 x17y59 SB_SML plane 4
88  // 100 x17y59 SB_SML plane 5
12  // 101 x17y59 SB_SML plane 6,5
0C  // 102 x17y59 SB_SML plane 6
A8  // 103 x17y59 SB_SML plane 7
82  // 104 x17y59 SB_SML plane 8,7
2A  // 105 x17y59 SB_SML plane 8
1B // -- CRC low byte
59 // -- CRC high byte


// Config Latches on x19y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 53DF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1E // y_sel: 59
51 // -- CRC low byte
F8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 53E7
4E // Length: 78
E7 // -- CRC low byte
93 // -- CRC high byte
00  //  0 x19y59 CPE[0]
00  //  1 x19y59 CPE[1]
00  //  2 x19y59 CPE[2]
00  //  3 x19y59 CPE[3]
00  //  4 x19y59 CPE[4]
00  //  5 x19y59 CPE[5]
00  //  6 x19y59 CPE[6]
00  //  7 x19y59 CPE[7]
00  //  8 x19y59 CPE[8]
00  //  9 x19y59 CPE[9]
00  // 10 x19y60 CPE[0]
00  // 11 x19y60 CPE[1]
00  // 12 x19y60 CPE[2]
00  // 13 x19y60 CPE[3]
00  // 14 x19y60 CPE[4]
00  // 15 x19y60 CPE[5]
00  // 16 x19y60 CPE[6]
00  // 17 x19y60 CPE[7]
00  // 18 x19y60 CPE[8]
00  // 19 x19y60 CPE[9]
00  // 20 x20y59 CPE[0]
00  // 21 x20y59 CPE[1]
00  // 22 x20y59 CPE[2]
00  // 23 x20y59 CPE[3]
00  // 24 x20y59 CPE[4]
00  // 25 x20y59 CPE[5]
00  // 26 x20y59 CPE[6]
00  // 27 x20y59 CPE[7]
00  // 28 x20y59 CPE[8]
00  // 29 x20y59 CPE[9]
00  // 30 x20y60 CPE[0]
00  // 31 x20y60 CPE[1]
00  // 32 x20y60 CPE[2]
00  // 33 x20y60 CPE[3]
00  // 34 x20y60 CPE[4]
00  // 35 x20y60 CPE[5]
00  // 36 x20y60 CPE[6]
00  // 37 x20y60 CPE[7]
00  // 38 x20y60 CPE[8]
00  // 39 x20y60 CPE[9]
03  // 40 x19y59 INMUX plane 2,1
00  // 41 x19y59 INMUX plane 4,3
00  // 42 x19y59 INMUX plane 6,5
00  // 43 x19y59 INMUX plane 8,7
00  // 44 x19y59 INMUX plane 10,9
00  // 45 x19y59 INMUX plane 12,11
00  // 46 x19y60 INMUX plane 2,1
00  // 47 x19y60 INMUX plane 4,3
00  // 48 x19y60 INMUX plane 6,5
00  // 49 x19y60 INMUX plane 8,7
00  // 50 x19y60 INMUX plane 10,9
00  // 51 x19y60 INMUX plane 12,11
00  // 52 x20y59 INMUX plane 2,1
00  // 53 x20y59 INMUX plane 4,3
00  // 54 x20y59 INMUX plane 6,5
00  // 55 x20y59 INMUX plane 8,7
00  // 56 x20y59 INMUX plane 10,9
00  // 57 x20y59 INMUX plane 12,11
00  // 58 x20y60 INMUX plane 2,1
00  // 59 x20y60 INMUX plane 4,3
00  // 60 x20y60 INMUX plane 6,5
00  // 61 x20y60 INMUX plane 8,7
00  // 62 x20y60 INMUX plane 10,9
00  // 63 x20y60 INMUX plane 12,11
00  // 64 x19y59 SB_BIG plane 1
00  // 65 x19y59 SB_BIG plane 1
00  // 66 x19y59 SB_DRIVE plane 2,1
00  // 67 x19y59 SB_BIG plane 2
00  // 68 x19y59 SB_BIG plane 2
00  // 69 x19y59 SB_BIG plane 3
00  // 70 x19y59 SB_BIG plane 3
00  // 71 x19y59 SB_DRIVE plane 4,3
00  // 72 x19y59 SB_BIG plane 4
00  // 73 x19y59 SB_BIG plane 4
00  // 74 x19y59 SB_BIG plane 5
00  // 75 x19y59 SB_BIG plane 5
00  // 76 x19y59 SB_DRIVE plane 6,5
58  // 77 x19y59 SB_BIG plane 6
C7 // -- CRC low byte
71 // -- CRC high byte


// Config Latches on x21y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 543B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1E // y_sel: 59
89 // -- CRC low byte
E1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5443
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x21y59 CPE[0]
00  //  1 x21y59 CPE[1]
00  //  2 x21y59 CPE[2]
00  //  3 x21y59 CPE[3]
00  //  4 x21y59 CPE[4]
00  //  5 x21y59 CPE[5]
00  //  6 x21y59 CPE[6]
00  //  7 x21y59 CPE[7]
00  //  8 x21y59 CPE[8]
00  //  9 x21y59 CPE[9]
00  // 10 x21y60 CPE[0]
00  // 11 x21y60 CPE[1]
00  // 12 x21y60 CPE[2]
00  // 13 x21y60 CPE[3]
00  // 14 x21y60 CPE[4]
00  // 15 x21y60 CPE[5]
00  // 16 x21y60 CPE[6]
00  // 17 x21y60 CPE[7]
00  // 18 x21y60 CPE[8]
00  // 19 x21y60 CPE[9]
00  // 20 x22y59 CPE[0]
00  // 21 x22y59 CPE[1]
00  // 22 x22y59 CPE[2]
00  // 23 x22y59 CPE[3]
00  // 24 x22y59 CPE[4]
00  // 25 x22y59 CPE[5]
00  // 26 x22y59 CPE[6]
00  // 27 x22y59 CPE[7]
00  // 28 x22y59 CPE[8]
00  // 29 x22y59 CPE[9]
00  // 30 x22y60 CPE[0]
00  // 31 x22y60 CPE[1]
00  // 32 x22y60 CPE[2]
00  // 33 x22y60 CPE[3]
00  // 34 x22y60 CPE[4]
00  // 35 x22y60 CPE[5]
00  // 36 x22y60 CPE[6]
00  // 37 x22y60 CPE[7]
00  // 38 x22y60 CPE[8]
00  // 39 x22y60 CPE[9]
00  // 40 x21y59 INMUX plane 2,1
00  // 41 x21y59 INMUX plane 4,3
08  // 42 x21y59 INMUX plane 6,5
ED // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x161y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5474     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1E // y_sel: 59
0E // -- CRC low byte
CF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 547C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y59
00  // 14 right_edge_EN1 at x163y59
00  // 15 right_edge_EN2 at x163y59
00  // 16 right_edge_EN0 at x163y60
00  // 17 right_edge_EN1 at x163y60
00  // 18 right_edge_EN2 at x163y60
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y60 SB_BIG plane 1
12  // 65 x162y60 SB_BIG plane 1
00  // 66 x162y60 SB_DRIVE plane 2,1
48  // 67 x162y60 SB_BIG plane 2
12  // 68 x162y60 SB_BIG plane 2
48  // 69 x162y60 SB_BIG plane 3
12  // 70 x162y60 SB_BIG plane 3
00  // 71 x162y60 SB_DRIVE plane 4,3
48  // 72 x162y60 SB_BIG plane 4
12  // 73 x162y60 SB_BIG plane 4
48  // 74 x162y60 SB_BIG plane 5
12  // 75 x162y60 SB_BIG plane 5
00  // 76 x162y60 SB_DRIVE plane 6,5
48  // 77 x162y60 SB_BIG plane 6
12  // 78 x162y60 SB_BIG plane 6
48  // 79 x162y60 SB_BIG plane 7
12  // 80 x162y60 SB_BIG plane 7
00  // 81 x162y60 SB_DRIVE plane 8,7
48  // 82 x162y60 SB_BIG plane 8
12  // 83 x162y60 SB_BIG plane 8
48  // 84 x162y60 SB_BIG plane 9
12  // 85 x162y60 SB_BIG plane 9
00  // 86 x162y60 SB_DRIVE plane 10,9
48  // 87 x162y60 SB_BIG plane 10
12  // 88 x162y60 SB_BIG plane 10
48  // 89 x162y60 SB_BIG plane 11
12  // 90 x162y60 SB_BIG plane 11
00  // 91 x162y60 SB_DRIVE plane 12,11
48  // 92 x162y60 SB_BIG plane 12
12  // 93 x162y60 SB_BIG plane 12
A8  // 94 x161y59 SB_SML plane 1
82  // 95 x161y59 SB_SML plane 2,1
2A  // 96 x161y59 SB_SML plane 2
A8  // 97 x161y59 SB_SML plane 3
82  // 98 x161y59 SB_SML plane 4,3
2A  // 99 x161y59 SB_SML plane 4
A8  // 100 x161y59 SB_SML plane 5
82  // 101 x161y59 SB_SML plane 6,5
2A  // 102 x161y59 SB_SML plane 6
A8  // 103 x161y59 SB_SML plane 7
82  // 104 x161y59 SB_SML plane 8,7
2A  // 105 x161y59 SB_SML plane 8
A8  // 106 x161y59 SB_SML plane 9
82  // 107 x161y59 SB_SML plane 10,9
2A  // 108 x161y59 SB_SML plane 10
A8  // 109 x161y59 SB_SML plane 11
82  // 110 x161y59 SB_SML plane 12,11
2A  // 111 x161y59 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 54F2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
1F // y_sel: 61
A8 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 54FA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y61
00  // 14 left_edge_EN1 at x-2y61
00  // 15 left_edge_EN2 at x-2y61
00  // 16 left_edge_EN0 at x-2y62
00  // 17 left_edge_EN1 at x-2y62
00  // 18 left_edge_EN2 at x-2y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y62 SB_BIG plane 1
12  // 65 x0y62 SB_BIG plane 1
00  // 66 x0y62 SB_DRIVE plane 2,1
48  // 67 x0y62 SB_BIG plane 2
12  // 68 x0y62 SB_BIG plane 2
48  // 69 x0y62 SB_BIG plane 3
12  // 70 x0y62 SB_BIG plane 3
00  // 71 x0y62 SB_DRIVE plane 4,3
48  // 72 x0y62 SB_BIG plane 4
12  // 73 x0y62 SB_BIG plane 4
48  // 74 x0y62 SB_BIG plane 5
12  // 75 x0y62 SB_BIG plane 5
00  // 76 x0y62 SB_DRIVE plane 6,5
48  // 77 x0y62 SB_BIG plane 6
12  // 78 x0y62 SB_BIG plane 6
48  // 79 x0y62 SB_BIG plane 7
12  // 80 x0y62 SB_BIG plane 7
00  // 81 x0y62 SB_DRIVE plane 8,7
48  // 82 x0y62 SB_BIG plane 8
12  // 83 x0y62 SB_BIG plane 8
79  // 84 x0y62 SB_BIG plane 9
12  // 85 x0y62 SB_BIG plane 9
01  // 86 x0y62 SB_DRIVE plane 10,9
48  // 87 x0y62 SB_BIG plane 10
12  // 88 x0y62 SB_BIG plane 10
48  // 89 x0y62 SB_BIG plane 11
12  // 90 x0y62 SB_BIG plane 11
00  // 91 x0y62 SB_DRIVE plane 12,11
48  // 92 x0y62 SB_BIG plane 12
12  // 93 x0y62 SB_BIG plane 12
A8  // 94 x-1y61 SB_SML plane 1
82  // 95 x-1y61 SB_SML plane 2,1
2A  // 96 x-1y61 SB_SML plane 2
A8  // 97 x-1y61 SB_SML plane 3
82  // 98 x-1y61 SB_SML plane 4,3
2A  // 99 x-1y61 SB_SML plane 4
A8  // 100 x-1y61 SB_SML plane 5
82  // 101 x-1y61 SB_SML plane 6,5
2A  // 102 x-1y61 SB_SML plane 6
A8  // 103 x-1y61 SB_SML plane 7
82  // 104 x-1y61 SB_SML plane 8,7
2A  // 105 x-1y61 SB_SML plane 8
A8  // 106 x-1y61 SB_SML plane 9
82  // 107 x-1y61 SB_SML plane 10,9
2A  // 108 x-1y61 SB_SML plane 10
A8  // 109 x-1y61 SB_SML plane 11
82  // 110 x-1y61 SB_SML plane 12,11
2A  // 111 x-1y61 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5570     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1F // y_sel: 61
70 // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5578
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y61 CPE[0]
00  //  1 x1y61 CPE[1]
00  //  2 x1y61 CPE[2]
00  //  3 x1y61 CPE[3]
00  //  4 x1y61 CPE[4]
00  //  5 x1y61 CPE[5]
00  //  6 x1y61 CPE[6]
00  //  7 x1y61 CPE[7]
00  //  8 x1y61 CPE[8]
00  //  9 x1y61 CPE[9]
00  // 10 x1y62 CPE[0]
00  // 11 x1y62 CPE[1]
00  // 12 x1y62 CPE[2]
00  // 13 x1y62 CPE[3]
00  // 14 x1y62 CPE[4]
00  // 15 x1y62 CPE[5]
00  // 16 x1y62 CPE[6]
00  // 17 x1y62 CPE[7]
00  // 18 x1y62 CPE[8]
00  // 19 x1y62 CPE[9]
00  // 20 x2y61 CPE[0]
00  // 21 x2y61 CPE[1]
00  // 22 x2y61 CPE[2]
00  // 23 x2y61 CPE[3]
00  // 24 x2y61 CPE[4]
00  // 25 x2y61 CPE[5]
00  // 26 x2y61 CPE[6]
00  // 27 x2y61 CPE[7]
00  // 28 x2y61 CPE[8]
00  // 29 x2y61 CPE[9]
00  // 30 x2y62 CPE[0]
00  // 31 x2y62 CPE[1]
00  // 32 x2y62 CPE[2]
00  // 33 x2y62 CPE[3]
00  // 34 x2y62 CPE[4]
00  // 35 x2y62 CPE[5]
00  // 36 x2y62 CPE[6]
00  // 37 x2y62 CPE[7]
00  // 38 x2y62 CPE[8]
00  // 39 x2y62 CPE[9]
00  // 40 x1y61 INMUX plane 2,1
00  // 41 x1y61 INMUX plane 4,3
00  // 42 x1y61 INMUX plane 6,5
00  // 43 x1y61 INMUX plane 8,7
00  // 44 x1y61 INMUX plane 10,9
00  // 45 x1y61 INMUX plane 12,11
00  // 46 x1y62 INMUX plane 2,1
00  // 47 x1y62 INMUX plane 4,3
00  // 48 x1y62 INMUX plane 6,5
00  // 49 x1y62 INMUX plane 8,7
01  // 50 x1y62 INMUX plane 10,9
00  // 51 x1y62 INMUX plane 12,11
00  // 52 x2y61 INMUX plane 2,1
00  // 53 x2y61 INMUX plane 4,3
00  // 54 x2y61 INMUX plane 6,5
00  // 55 x2y61 INMUX plane 8,7
01  // 56 x2y61 INMUX plane 10,9
00  // 57 x2y61 INMUX plane 12,11
00  // 58 x2y62 INMUX plane 2,1
00  // 59 x2y62 INMUX plane 4,3
00  // 60 x2y62 INMUX plane 6,5
00  // 61 x2y62 INMUX plane 8,7
01  // 62 x2y62 INMUX plane 10,9
00  // 63 x2y62 INMUX plane 12,11
00  // 64 x1y61 SB_BIG plane 1
00  // 65 x1y61 SB_BIG plane 1
00  // 66 x1y61 SB_DRIVE plane 2,1
00  // 67 x1y61 SB_BIG plane 2
00  // 68 x1y61 SB_BIG plane 2
00  // 69 x1y61 SB_BIG plane 3
00  // 70 x1y61 SB_BIG plane 3
00  // 71 x1y61 SB_DRIVE plane 4,3
00  // 72 x1y61 SB_BIG plane 4
00  // 73 x1y61 SB_BIG plane 4
00  // 74 x1y61 SB_BIG plane 5
00  // 75 x1y61 SB_BIG plane 5
00  // 76 x1y61 SB_DRIVE plane 6,5
00  // 77 x1y61 SB_BIG plane 6
00  // 78 x1y61 SB_BIG plane 6
00  // 79 x1y61 SB_BIG plane 7
00  // 80 x1y61 SB_BIG plane 7
00  // 81 x1y61 SB_DRIVE plane 8,7
00  // 82 x1y61 SB_BIG plane 8
00  // 83 x1y61 SB_BIG plane 8
39  // 84 x1y61 SB_BIG plane 9
A2 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x3y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 55D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1F // y_sel: 61
18 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 55DB
67 // Length: 103
24 // -- CRC low byte
2F // -- CRC high byte
00  //  0 x3y61 CPE[0]  _a301  C_///AND/D
00  //  1 x3y61 CPE[1]
00  //  2 x3y61 CPE[2]
00  //  3 x3y61 CPE[3]
00  //  4 x3y61 CPE[4]
00  //  5 x3y61 CPE[5]
00  //  6 x3y61 CPE[6]
00  //  7 x3y61 CPE[7]
00  //  8 x3y61 CPE[8]
00  //  9 x3y61 CPE[9]
00  // 10 x3y62 CPE[0]
00  // 11 x3y62 CPE[1]
00  // 12 x3y62 CPE[2]
00  // 13 x3y62 CPE[3]
00  // 14 x3y62 CPE[4]
00  // 15 x3y62 CPE[5]
00  // 16 x3y62 CPE[6]
00  // 17 x3y62 CPE[7]
00  // 18 x3y62 CPE[8]
00  // 19 x3y62 CPE[9]
00  // 20 x4y61 CPE[0]
00  // 21 x4y61 CPE[1]
00  // 22 x4y61 CPE[2]
00  // 23 x4y61 CPE[3]
00  // 24 x4y61 CPE[4]
00  // 25 x4y61 CPE[5]
00  // 26 x4y61 CPE[6]
00  // 27 x4y61 CPE[7]
00  // 28 x4y61 CPE[8]
00  // 29 x4y61 CPE[9]
00  // 30 x4y62 CPE[0]
00  // 31 x4y62 CPE[1]
00  // 32 x4y62 CPE[2]
00  // 33 x4y62 CPE[3]
00  // 34 x4y62 CPE[4]
00  // 35 x4y62 CPE[5]
00  // 36 x4y62 CPE[6]
00  // 37 x4y62 CPE[7]
00  // 38 x4y62 CPE[8]
00  // 39 x4y62 CPE[9]
00  // 40 x3y61 INMUX plane 2,1
28  // 41 x3y61 INMUX plane 4,3
00  // 42 x3y61 INMUX plane 6,5
00  // 43 x3y61 INMUX plane 8,7
20  // 44 x3y61 INMUX plane 10,9
00  // 45 x3y61 INMUX plane 12,11
00  // 46 x3y62 INMUX plane 2,1
00  // 47 x3y62 INMUX plane 4,3
08  // 48 x3y62 INMUX plane 6,5
00  // 49 x3y62 INMUX plane 8,7
00  // 50 x3y62 INMUX plane 10,9
00  // 51 x3y62 INMUX plane 12,11
20  // 52 x4y61 INMUX plane 2,1
02  // 53 x4y61 INMUX plane 4,3
40  // 54 x4y61 INMUX plane 6,5
00  // 55 x4y61 INMUX plane 8,7
60  // 56 x4y61 INMUX plane 10,9
00  // 57 x4y61 INMUX plane 12,11
00  // 58 x4y62 INMUX plane 2,1
28  // 59 x4y62 INMUX plane 4,3
40  // 60 x4y62 INMUX plane 6,5
00  // 61 x4y62 INMUX plane 8,7
40  // 62 x4y62 INMUX plane 10,9
00  // 63 x4y62 INMUX plane 12,11
48  // 64 x4y62 SB_BIG plane 1
12  // 65 x4y62 SB_BIG plane 1
00  // 66 x4y62 SB_DRIVE plane 2,1
00  // 67 x4y62 SB_BIG plane 2
00  // 68 x4y62 SB_BIG plane 2
00  // 69 x4y62 SB_BIG plane 3
00  // 70 x4y62 SB_BIG plane 3
00  // 71 x4y62 SB_DRIVE plane 4,3
00  // 72 x4y62 SB_BIG plane 4
00  // 73 x4y62 SB_BIG plane 4
48  // 74 x4y62 SB_BIG plane 5
02  // 75 x4y62 SB_BIG plane 5
00  // 76 x4y62 SB_DRIVE plane 6,5
00  // 77 x4y62 SB_BIG plane 6
00  // 78 x4y62 SB_BIG plane 6
00  // 79 x4y62 SB_BIG plane 7
00  // 80 x4y62 SB_BIG plane 7
00  // 81 x4y62 SB_DRIVE plane 8,7
00  // 82 x4y62 SB_BIG plane 8
00  // 83 x4y62 SB_BIG plane 8
19  // 84 x4y62 SB_BIG plane 9
00  // 85 x4y62 SB_BIG plane 9
00  // 86 x4y62 SB_DRIVE plane 10,9
00  // 87 x4y62 SB_BIG plane 10
00  // 88 x4y62 SB_BIG plane 10
00  // 89 x4y62 SB_BIG plane 11
30  // 90 x4y62 SB_BIG plane 11
00  // 91 x4y62 SB_DRIVE plane 12,11
00  // 92 x4y62 SB_BIG plane 12
00  // 93 x4y62 SB_BIG plane 12
A8  // 94 x3y61 SB_SML plane 1
22  // 95 x3y61 SB_SML plane 2,1
30  // 96 x3y61 SB_SML plane 2
00  // 97 x3y61 SB_SML plane 3
00  // 98 x3y61 SB_SML plane 4,3
00  // 99 x3y61 SB_SML plane 4
A8  // 100 x3y61 SB_SML plane 5
22  // 101 x3y61 SB_SML plane 6,5
1A  // 102 x3y61 SB_SML plane 6
E7 // -- CRC low byte
BB // -- CRC high byte


// Config Latches on x5y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5648     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1F // y_sel: 61
C0 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5650
6F // Length: 111
6C // -- CRC low byte
A3 // -- CRC high byte
00  //  0 x5y61 CPE[0]  net1 = net2: _a198  C_ADDF2///ADDF2/
00  //  1 x5y61 CPE[1]
00  //  2 x5y61 CPE[2]
00  //  3 x5y61 CPE[3]
00  //  4 x5y61 CPE[4]
00  //  5 x5y61 CPE[5]
00  //  6 x5y61 CPE[6]
00  //  7 x5y61 CPE[7]
00  //  8 x5y61 CPE[8]
00  //  9 x5y61 CPE[9]
00  // 10 x5y62 CPE[0]  _a300  C_AND/D///    _a57  C_///AND/
00  // 11 x5y62 CPE[1]
00  // 12 x5y62 CPE[2]
00  // 13 x5y62 CPE[3]
00  // 14 x5y62 CPE[4]
00  // 15 x5y62 CPE[5]
00  // 16 x5y62 CPE[6]
00  // 17 x5y62 CPE[7]
00  // 18 x5y62 CPE[8]
00  // 19 x5y62 CPE[9]
00  // 20 x6y61 CPE[0]
00  // 21 x6y61 CPE[1]
00  // 22 x6y61 CPE[2]
00  // 23 x6y61 CPE[3]
00  // 24 x6y61 CPE[4]
00  // 25 x6y61 CPE[5]
00  // 26 x6y61 CPE[6]
00  // 27 x6y61 CPE[7]
00  // 28 x6y61 CPE[8]
00  // 29 x6y61 CPE[9]
00  // 30 x6y62 CPE[0]  _a61  C_MX2b////    
00  // 31 x6y62 CPE[1]
00  // 32 x6y62 CPE[2]
00  // 33 x6y62 CPE[3]
00  // 34 x6y62 CPE[4]
00  // 35 x6y62 CPE[5]
00  // 36 x6y62 CPE[6]
00  // 37 x6y62 CPE[7]
00  // 38 x6y62 CPE[8]
00  // 39 x6y62 CPE[9]
28  // 40 x5y61 INMUX plane 2,1
05  // 41 x5y61 INMUX plane 4,3
30  // 42 x5y61 INMUX plane 6,5
03  // 43 x5y61 INMUX plane 8,7
00  // 44 x5y61 INMUX plane 10,9
19  // 45 x5y61 INMUX plane 12,11
25  // 46 x5y62 INMUX plane 2,1
0C  // 47 x5y62 INMUX plane 4,3
00  // 48 x5y62 INMUX plane 6,5
28  // 49 x5y62 INMUX plane 8,7
20  // 50 x5y62 INMUX plane 10,9
00  // 51 x5y62 INMUX plane 12,11
00  // 52 x6y61 INMUX plane 2,1
03  // 53 x6y61 INMUX plane 4,3
A0  // 54 x6y61 INMUX plane 6,5
80  // 55 x6y61 INMUX plane 8,7
80  // 56 x6y61 INMUX plane 10,9
83  // 57 x6y61 INMUX plane 12,11
11  // 58 x6y62 INMUX plane 2,1
03  // 59 x6y62 INMUX plane 4,3
86  // 60 x6y62 INMUX plane 6,5
87  // 61 x6y62 INMUX plane 8,7
81  // 62 x6y62 INMUX plane 10,9
84  // 63 x6y62 INMUX plane 12,11
48  // 64 x5y61 SB_BIG plane 1
12  // 65 x5y61 SB_BIG plane 1
00  // 66 x5y61 SB_DRIVE plane 2,1
48  // 67 x5y61 SB_BIG plane 2
10  // 68 x5y61 SB_BIG plane 2
00  // 69 x5y61 SB_BIG plane 3
06  // 70 x5y61 SB_BIG plane 3
00  // 71 x5y61 SB_DRIVE plane 4,3
C8  // 72 x5y61 SB_BIG plane 4
12  // 73 x5y61 SB_BIG plane 4
48  // 74 x5y61 SB_BIG plane 5
32  // 75 x5y61 SB_BIG plane 5
00  // 76 x5y61 SB_DRIVE plane 6,5
8B  // 77 x5y61 SB_BIG plane 6
36  // 78 x5y61 SB_BIG plane 6
00  // 79 x5y61 SB_BIG plane 7
00  // 80 x5y61 SB_BIG plane 7
00  // 81 x5y61 SB_DRIVE plane 8,7
48  // 82 x5y61 SB_BIG plane 8
12  // 83 x5y61 SB_BIG plane 8
00  // 84 x5y61 SB_BIG plane 9
00  // 85 x5y61 SB_BIG plane 9
04  // 86 x5y61 SB_DRIVE plane 10,9
00  // 87 x5y61 SB_BIG plane 10
00  // 88 x5y61 SB_BIG plane 10
00  // 89 x5y61 SB_BIG plane 11
00  // 90 x5y61 SB_BIG plane 11
00  // 91 x5y61 SB_DRIVE plane 12,11
00  // 92 x5y61 SB_BIG plane 12
00  // 93 x5y61 SB_BIG plane 12
E2  // 94 x6y62 SB_SML plane 1
22  // 95 x6y62 SB_SML plane 2,1
28  // 96 x6y62 SB_SML plane 2
00  // 97 x6y62 SB_SML plane 3
84  // 98 x6y62 SB_SML plane 4,3
2A  // 99 x6y62 SB_SML plane 4
88  // 100 x6y62 SB_SML plane 5
82  // 101 x6y62 SB_SML plane 6,5
2A  // 102 x6y62 SB_SML plane 6
00  // 103 x6y62 SB_SML plane 7
10  // 104 x6y62 SB_SML plane 8,7
2A  // 105 x6y62 SB_SML plane 8
00  // 106 x6y62 SB_SML plane 9
00  // 107 x6y62 SB_SML plane 10,9
00  // 108 x6y62 SB_SML plane 10
00  // 109 x6y62 SB_SML plane 11
04  // 110 x6y62 SB_SML plane 12,11
26 // -- CRC low byte
73 // -- CRC high byte


// Config Latches on x7y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 56C5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1F // y_sel: 61
C8 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 56CD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x7y61 CPE[0]  _a190  C_/C_0_1///    _a13  C_///AND/
00  //  1 x7y61 CPE[1]
00  //  2 x7y61 CPE[2]
00  //  3 x7y61 CPE[3]
00  //  4 x7y61 CPE[4]
00  //  5 x7y61 CPE[5]
00  //  6 x7y61 CPE[6]
00  //  7 x7y61 CPE[7]
00  //  8 x7y61 CPE[8]
00  //  9 x7y61 CPE[9]
00  // 10 x7y62 CPE[0]  net1 = net2: _a181  C_ADDF2///ADDF2/
00  // 11 x7y62 CPE[1]
00  // 12 x7y62 CPE[2]
00  // 13 x7y62 CPE[3]
00  // 14 x7y62 CPE[4]
00  // 15 x7y62 CPE[5]
00  // 16 x7y62 CPE[6]
00  // 17 x7y62 CPE[7]
00  // 18 x7y62 CPE[8]
00  // 19 x7y62 CPE[9]
00  // 20 x8y61 CPE[0]  net1 = net2: _a165  C_ADDF2///ADDF2/
00  // 21 x8y61 CPE[1]
00  // 22 x8y61 CPE[2]
00  // 23 x8y61 CPE[3]
00  // 24 x8y61 CPE[4]
00  // 25 x8y61 CPE[5]
00  // 26 x8y61 CPE[6]
00  // 27 x8y61 CPE[7]
00  // 28 x8y61 CPE[8]
00  // 29 x8y61 CPE[9]
00  // 30 x8y62 CPE[0]  net1 = net2: _a167  C_ADDF2///ADDF2/
00  // 31 x8y62 CPE[1]
00  // 32 x8y62 CPE[2]
00  // 33 x8y62 CPE[3]
00  // 34 x8y62 CPE[4]
00  // 35 x8y62 CPE[5]
00  // 36 x8y62 CPE[6]
00  // 37 x8y62 CPE[7]
00  // 38 x8y62 CPE[8]
00  // 39 x8y62 CPE[9]
39  // 40 x7y61 INMUX plane 2,1
27  // 41 x7y61 INMUX plane 4,3
08  // 42 x7y61 INMUX plane 6,5
11  // 43 x7y61 INMUX plane 8,7
10  // 44 x7y61 INMUX plane 10,9
0D  // 45 x7y61 INMUX plane 12,11
29  // 46 x7y62 INMUX plane 2,1
00  // 47 x7y62 INMUX plane 4,3
20  // 48 x7y62 INMUX plane 6,5
0A  // 49 x7y62 INMUX plane 8,7
00  // 50 x7y62 INMUX plane 10,9
00  // 51 x7y62 INMUX plane 12,11
28  // 52 x8y61 INMUX plane 2,1
00  // 53 x8y61 INMUX plane 4,3
00  // 54 x8y61 INMUX plane 6,5
05  // 55 x8y61 INMUX plane 8,7
08  // 56 x8y61 INMUX plane 10,9
00  // 57 x8y61 INMUX plane 12,11
16  // 58 x8y62 INMUX plane 2,1
00  // 59 x8y62 INMUX plane 4,3
2D  // 60 x8y62 INMUX plane 6,5
23  // 61 x8y62 INMUX plane 8,7
00  // 62 x8y62 INMUX plane 10,9
01  // 63 x8y62 INMUX plane 12,11
9A  // 64 x8y62 SB_BIG plane 1
26  // 65 x8y62 SB_BIG plane 1
00  // 66 x8y62 SB_DRIVE plane 2,1
99  // 67 x8y62 SB_BIG plane 2
22  // 68 x8y62 SB_BIG plane 2
48  // 69 x8y62 SB_BIG plane 3
12  // 70 x8y62 SB_BIG plane 3
00  // 71 x8y62 SB_DRIVE plane 4,3
48  // 72 x8y62 SB_BIG plane 4
12  // 73 x8y62 SB_BIG plane 4
41  // 74 x8y62 SB_BIG plane 5
12  // 75 x8y62 SB_BIG plane 5
00  // 76 x8y62 SB_DRIVE plane 6,5
48  // 77 x8y62 SB_BIG plane 6
12  // 78 x8y62 SB_BIG plane 6
48  // 79 x8y62 SB_BIG plane 7
14  // 80 x8y62 SB_BIG plane 7
00  // 81 x8y62 SB_DRIVE plane 8,7
90  // 82 x8y62 SB_BIG plane 8
18  // 83 x8y62 SB_BIG plane 8
61  // 84 x8y62 SB_BIG plane 9
12  // 85 x8y62 SB_BIG plane 9
00  // 86 x8y62 SB_DRIVE plane 10,9
48  // 87 x8y62 SB_BIG plane 10
12  // 88 x8y62 SB_BIG plane 10
48  // 89 x8y62 SB_BIG plane 11
12  // 90 x8y62 SB_BIG plane 11
00  // 91 x8y62 SB_DRIVE plane 12,11
48  // 92 x8y62 SB_BIG plane 12
12  // 93 x8y62 SB_BIG plane 12
A8  // 94 x7y61 SB_SML plane 1
82  // 95 x7y61 SB_SML plane 2,1
28  // 96 x7y61 SB_SML plane 2
A8  // 97 x7y61 SB_SML plane 3
82  // 98 x7y61 SB_SML plane 4,3
2A  // 99 x7y61 SB_SML plane 4
A8  // 100 x7y61 SB_SML plane 5
12  // 101 x7y61 SB_SML plane 6,5
23  // 102 x7y61 SB_SML plane 6
A8  // 103 x7y61 SB_SML plane 7
82  // 104 x7y61 SB_SML plane 8,7
2A  // 105 x7y61 SB_SML plane 8
A8  // 106 x7y61 SB_SML plane 9
82  // 107 x7y61 SB_SML plane 10,9
2A  // 108 x7y61 SB_SML plane 10
A8  // 109 x7y61 SB_SML plane 11
82  // 110 x7y61 SB_SML plane 12,11
2A  // 111 x7y61 SB_SML plane 12
38 // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x9y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5743     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1F // y_sel: 61
10 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 574B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x9y61 CPE[0]  net1 = net2: _a157  C_ADDF2///ADDF2/
00  //  1 x9y61 CPE[1]
00  //  2 x9y61 CPE[2]
00  //  3 x9y61 CPE[3]
00  //  4 x9y61 CPE[4]
00  //  5 x9y61 CPE[5]
00  //  6 x9y61 CPE[6]
00  //  7 x9y61 CPE[7]
00  //  8 x9y61 CPE[8]
00  //  9 x9y61 CPE[9]
00  // 10 x9y62 CPE[0]  net1 = net2: _a144  C_ADDF2///ADDF2/
00  // 11 x9y62 CPE[1]
00  // 12 x9y62 CPE[2]
00  // 13 x9y62 CPE[3]
00  // 14 x9y62 CPE[4]
00  // 15 x9y62 CPE[5]
00  // 16 x9y62 CPE[6]
00  // 17 x9y62 CPE[7]
00  // 18 x9y62 CPE[8]
00  // 19 x9y62 CPE[9]
00  // 20 x10y61 CPE[0]  _a9  C_AND////    
00  // 21 x10y61 CPE[1]
00  // 22 x10y61 CPE[2]
00  // 23 x10y61 CPE[3]
00  // 24 x10y61 CPE[4]
00  // 25 x10y61 CPE[5]
00  // 26 x10y61 CPE[6]
00  // 27 x10y61 CPE[7]
00  // 28 x10y61 CPE[8]
00  // 29 x10y61 CPE[9]
00  // 30 x10y62 CPE[0]  _a371  C_////Bridge
00  // 31 x10y62 CPE[1]
00  // 32 x10y62 CPE[2]
00  // 33 x10y62 CPE[3]
00  // 34 x10y62 CPE[4]
00  // 35 x10y62 CPE[5]
00  // 36 x10y62 CPE[6]
00  // 37 x10y62 CPE[7]
00  // 38 x10y62 CPE[8]
00  // 39 x10y62 CPE[9]
00  // 40 x9y61 INMUX plane 2,1
39  // 41 x9y61 INMUX plane 4,3
08  // 42 x9y61 INMUX plane 6,5
20  // 43 x9y61 INMUX plane 8,7
00  // 44 x9y61 INMUX plane 10,9
20  // 45 x9y61 INMUX plane 12,11
29  // 46 x9y62 INMUX plane 2,1
30  // 47 x9y62 INMUX plane 4,3
06  // 48 x9y62 INMUX plane 6,5
15  // 49 x9y62 INMUX plane 8,7
21  // 50 x9y62 INMUX plane 10,9
00  // 51 x9y62 INMUX plane 12,11
24  // 52 x10y61 INMUX plane 2,1
02  // 53 x10y61 INMUX plane 4,3
B6  // 54 x10y61 INMUX plane 6,5
C1  // 55 x10y61 INMUX plane 8,7
81  // 56 x10y61 INMUX plane 10,9
C9  // 57 x10y61 INMUX plane 12,11
2A  // 58 x10y62 INMUX plane 2,1
00  // 59 x10y62 INMUX plane 4,3
81  // 60 x10y62 INMUX plane 6,5
CA  // 61 x10y62 INMUX plane 8,7
81  // 62 x10y62 INMUX plane 10,9
C0  // 63 x10y62 INMUX plane 12,11
88  // 64 x9y61 SB_BIG plane 1
12  // 65 x9y61 SB_BIG plane 1
00  // 66 x9y61 SB_DRIVE plane 2,1
48  // 67 x9y61 SB_BIG plane 2
12  // 68 x9y61 SB_BIG plane 2
D1  // 69 x9y61 SB_BIG plane 3
22  // 70 x9y61 SB_BIG plane 3
00  // 71 x9y61 SB_DRIVE plane 4,3
48  // 72 x9y61 SB_BIG plane 4
12  // 73 x9y61 SB_BIG plane 4
48  // 74 x9y61 SB_BIG plane 5
32  // 75 x9y61 SB_BIG plane 5
00  // 76 x9y61 SB_DRIVE plane 6,5
48  // 77 x9y61 SB_BIG plane 6
12  // 78 x9y61 SB_BIG plane 6
41  // 79 x9y61 SB_BIG plane 7
22  // 80 x9y61 SB_BIG plane 7
00  // 81 x9y61 SB_DRIVE plane 8,7
41  // 82 x9y61 SB_BIG plane 8
14  // 83 x9y61 SB_BIG plane 8
61  // 84 x9y61 SB_BIG plane 9
12  // 85 x9y61 SB_BIG plane 9
00  // 86 x9y61 SB_DRIVE plane 10,9
48  // 87 x9y61 SB_BIG plane 10
18  // 88 x9y61 SB_BIG plane 10
8B  // 89 x9y61 SB_BIG plane 11
34  // 90 x9y61 SB_BIG plane 11
00  // 91 x9y61 SB_DRIVE plane 12,11
89  // 92 x9y61 SB_BIG plane 12
24  // 93 x9y61 SB_BIG plane 12
58  // 94 x10y62 SB_SML plane 1
92  // 95 x10y62 SB_SML plane 2,1
2B  // 96 x10y62 SB_SML plane 2
82  // 97 x10y62 SB_SML plane 3
80  // 98 x10y62 SB_SML plane 4,3
2A  // 99 x10y62 SB_SML plane 4
B1  // 100 x10y62 SB_SML plane 5
82  // 101 x10y62 SB_SML plane 6,5
2A  // 102 x10y62 SB_SML plane 6
D4  // 103 x10y62 SB_SML plane 7
84  // 104 x10y62 SB_SML plane 8,7
32  // 105 x10y62 SB_SML plane 8
B1  // 106 x10y62 SB_SML plane 9
82  // 107 x10y62 SB_SML plane 10,9
2A  // 108 x10y62 SB_SML plane 10
A8  // 109 x10y62 SB_SML plane 11
82  // 110 x10y62 SB_SML plane 12,11
2A  // 111 x10y62 SB_SML plane 12
42 // -- CRC low byte
BE // -- CRC high byte


// Config Latches on x11y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 57C1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1F // y_sel: 61
78 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 57C9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x11y61 CPE[0]  net1 = net2: _a215  C_ADDF2///ADDF2/
00  //  1 x11y61 CPE[1]
00  //  2 x11y61 CPE[2]
00  //  3 x11y61 CPE[3]
00  //  4 x11y61 CPE[4]
00  //  5 x11y61 CPE[5]
00  //  6 x11y61 CPE[6]
00  //  7 x11y61 CPE[7]
00  //  8 x11y61 CPE[8]
00  //  9 x11y61 CPE[9]
00  // 10 x11y62 CPE[0]  net1 = net2: _a202  C_ADDF2///ADDF2/
00  // 11 x11y62 CPE[1]
00  // 12 x11y62 CPE[2]
00  // 13 x11y62 CPE[3]
00  // 14 x11y62 CPE[4]
00  // 15 x11y62 CPE[5]
00  // 16 x11y62 CPE[6]
00  // 17 x11y62 CPE[7]
00  // 18 x11y62 CPE[8]
00  // 19 x11y62 CPE[9]
00  // 20 x12y61 CPE[0]  _a219  C_///AND/D
00  // 21 x12y61 CPE[1]
00  // 22 x12y61 CPE[2]
00  // 23 x12y61 CPE[3]
00  // 24 x12y61 CPE[4]
00  // 25 x12y61 CPE[5]
00  // 26 x12y61 CPE[6]
00  // 27 x12y61 CPE[7]
00  // 28 x12y61 CPE[8]
00  // 29 x12y61 CPE[9]
00  // 30 x12y62 CPE[0]  net1 = net2: _a18  C_AND/D//AND/D
00  // 31 x12y62 CPE[1]
00  // 32 x12y62 CPE[2]
00  // 33 x12y62 CPE[3]
00  // 34 x12y62 CPE[4]
00  // 35 x12y62 CPE[5]
00  // 36 x12y62 CPE[6]
00  // 37 x12y62 CPE[7]
00  // 38 x12y62 CPE[8]
00  // 39 x12y62 CPE[9]
28  // 40 x11y61 INMUX plane 2,1
08  // 41 x11y61 INMUX plane 4,3
00  // 42 x11y61 INMUX plane 6,5
09  // 43 x11y61 INMUX plane 8,7
01  // 44 x11y61 INMUX plane 10,9
01  // 45 x11y61 INMUX plane 12,11
11  // 46 x11y62 INMUX plane 2,1
09  // 47 x11y62 INMUX plane 4,3
01  // 48 x11y62 INMUX plane 6,5
20  // 49 x11y62 INMUX plane 8,7
01  // 50 x11y62 INMUX plane 10,9
00  // 51 x11y62 INMUX plane 12,11
08  // 52 x12y61 INMUX plane 2,1
39  // 53 x12y61 INMUX plane 4,3
10  // 54 x12y61 INMUX plane 6,5
91  // 55 x12y61 INMUX plane 8,7
08  // 56 x12y61 INMUX plane 10,9
A9  // 57 x12y61 INMUX plane 12,11
03  // 58 x12y62 INMUX plane 2,1
30  // 59 x12y62 INMUX plane 4,3
29  // 60 x12y62 INMUX plane 6,5
AE  // 61 x12y62 INMUX plane 8,7
08  // 62 x12y62 INMUX plane 10,9
C0  // 63 x12y62 INMUX plane 12,11
48  // 64 x12y62 SB_BIG plane 1
04  // 65 x12y62 SB_BIG plane 1
00  // 66 x12y62 SB_DRIVE plane 2,1
48  // 67 x12y62 SB_BIG plane 2
12  // 68 x12y62 SB_BIG plane 2
C9  // 69 x12y62 SB_BIG plane 3
24  // 70 x12y62 SB_BIG plane 3
00  // 71 x12y62 SB_DRIVE plane 4,3
48  // 72 x12y62 SB_BIG plane 4
12  // 73 x12y62 SB_BIG plane 4
48  // 74 x12y62 SB_BIG plane 5
02  // 75 x12y62 SB_BIG plane 5
00  // 76 x12y62 SB_DRIVE plane 6,5
8B  // 77 x12y62 SB_BIG plane 6
24  // 78 x12y62 SB_BIG plane 6
48  // 79 x12y62 SB_BIG plane 7
14  // 80 x12y62 SB_BIG plane 7
00  // 81 x12y62 SB_DRIVE plane 8,7
48  // 82 x12y62 SB_BIG plane 8
10  // 83 x12y62 SB_BIG plane 8
69  // 84 x12y62 SB_BIG plane 9
12  // 85 x12y62 SB_BIG plane 9
00  // 86 x12y62 SB_DRIVE plane 10,9
48  // 87 x12y62 SB_BIG plane 10
12  // 88 x12y62 SB_BIG plane 10
48  // 89 x12y62 SB_BIG plane 11
12  // 90 x12y62 SB_BIG plane 11
00  // 91 x12y62 SB_DRIVE plane 12,11
48  // 92 x12y62 SB_BIG plane 12
02  // 93 x12y62 SB_BIG plane 12
A8  // 94 x11y61 SB_SML plane 1
22  // 95 x11y61 SB_SML plane 2,1
52  // 96 x11y61 SB_SML plane 2
C4  // 97 x11y61 SB_SML plane 3
84  // 98 x11y61 SB_SML plane 4,3
28  // 99 x11y61 SB_SML plane 4
36  // 100 x11y61 SB_SML plane 5
85  // 101 x11y61 SB_SML plane 6,5
28  // 102 x11y61 SB_SML plane 6
A8  // 103 x11y61 SB_SML plane 7
32  // 104 x11y61 SB_SML plane 8,7
20  // 105 x11y61 SB_SML plane 8
B1  // 106 x11y61 SB_SML plane 9
82  // 107 x11y61 SB_SML plane 10,9
2A  // 108 x11y61 SB_SML plane 10
B1  // 109 x11y61 SB_SML plane 11
82  // 110 x11y61 SB_SML plane 12,11
2A  // 111 x11y61 SB_SML plane 12
CA // -- CRC low byte
8B // -- CRC high byte


// Config Latches on x13y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 583F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1F // y_sel: 61
A0 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5847
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x13y61 CPE[0]  _a52  C_OR/D///    _a93  C_///AND/
00  //  1 x13y61 CPE[1]
00  //  2 x13y61 CPE[2]
00  //  3 x13y61 CPE[3]
00  //  4 x13y61 CPE[4]
00  //  5 x13y61 CPE[5]
00  //  6 x13y61 CPE[6]
00  //  7 x13y61 CPE[7]
00  //  8 x13y61 CPE[8]
00  //  9 x13y61 CPE[9]
00  // 10 x13y62 CPE[0]  _a8  C_AND/D///    _a363  C_////Bridge
00  // 11 x13y62 CPE[1]
00  // 12 x13y62 CPE[2]
00  // 13 x13y62 CPE[3]
00  // 14 x13y62 CPE[4]
00  // 15 x13y62 CPE[5]
00  // 16 x13y62 CPE[6]
00  // 17 x13y62 CPE[7]
00  // 18 x13y62 CPE[8]
00  // 19 x13y62 CPE[9]
00  // 20 x14y61 CPE[0]  _a358  C_////Bridge
00  // 21 x14y61 CPE[1]
00  // 22 x14y61 CPE[2]
00  // 23 x14y61 CPE[3]
00  // 24 x14y61 CPE[4]
00  // 25 x14y61 CPE[5]
00  // 26 x14y61 CPE[6]
00  // 27 x14y61 CPE[7]
00  // 28 x14y61 CPE[8]
00  // 29 x14y61 CPE[9]
00  // 30 x14y62 CPE[0]  _a218  C_AND/D///    _a87  C_///AND/D
00  // 31 x14y62 CPE[1]
00  // 32 x14y62 CPE[2]
00  // 33 x14y62 CPE[3]
00  // 34 x14y62 CPE[4]
00  // 35 x14y62 CPE[5]
00  // 36 x14y62 CPE[6]
00  // 37 x14y62 CPE[7]
00  // 38 x14y62 CPE[8]
00  // 39 x14y62 CPE[9]
3E  // 40 x13y61 INMUX plane 2,1
11  // 41 x13y61 INMUX plane 4,3
2A  // 42 x13y61 INMUX plane 6,5
2F  // 43 x13y61 INMUX plane 8,7
10  // 44 x13y61 INMUX plane 10,9
00  // 45 x13y61 INMUX plane 12,11
00  // 46 x13y62 INMUX plane 2,1
08  // 47 x13y62 INMUX plane 4,3
00  // 48 x13y62 INMUX plane 6,5
29  // 49 x13y62 INMUX plane 8,7
20  // 50 x13y62 INMUX plane 10,9
18  // 51 x13y62 INMUX plane 12,11
2F  // 52 x14y61 INMUX plane 2,1
00  // 53 x14y61 INMUX plane 4,3
05  // 54 x14y61 INMUX plane 6,5
41  // 55 x14y61 INMUX plane 8,7
03  // 56 x14y61 INMUX plane 10,9
C0  // 57 x14y61 INMUX plane 12,11
03  // 58 x14y62 INMUX plane 2,1
29  // 59 x14y62 INMUX plane 4,3
18  // 60 x14y62 INMUX plane 6,5
9B  // 61 x14y62 INMUX plane 8,7
00  // 62 x14y62 INMUX plane 10,9
98  // 63 x14y62 INMUX plane 12,11
54  // 64 x13y61 SB_BIG plane 1
38  // 65 x13y61 SB_BIG plane 1
00  // 66 x13y61 SB_DRIVE plane 2,1
90  // 67 x13y61 SB_BIG plane 2
10  // 68 x13y61 SB_BIG plane 2
48  // 69 x13y61 SB_BIG plane 3
12  // 70 x13y61 SB_BIG plane 3
00  // 71 x13y61 SB_DRIVE plane 4,3
C8  // 72 x13y61 SB_BIG plane 4
12  // 73 x13y61 SB_BIG plane 4
48  // 74 x13y61 SB_BIG plane 5
12  // 75 x13y61 SB_BIG plane 5
00  // 76 x13y61 SB_DRIVE plane 6,5
93  // 77 x13y61 SB_BIG plane 6
06  // 78 x13y61 SB_BIG plane 6
58  // 79 x13y61 SB_BIG plane 7
24  // 80 x13y61 SB_BIG plane 7
00  // 81 x13y61 SB_DRIVE plane 8,7
51  // 82 x13y61 SB_BIG plane 8
12  // 83 x13y61 SB_BIG plane 8
69  // 84 x13y61 SB_BIG plane 9
12  // 85 x13y61 SB_BIG plane 9
00  // 86 x13y61 SB_DRIVE plane 10,9
08  // 87 x13y61 SB_BIG plane 10
02  // 88 x13y61 SB_BIG plane 10
48  // 89 x13y61 SB_BIG plane 11
12  // 90 x13y61 SB_BIG plane 11
00  // 91 x13y61 SB_DRIVE plane 12,11
08  // 92 x13y61 SB_BIG plane 12
12  // 93 x13y61 SB_BIG plane 12
52  // 94 x14y62 SB_SML plane 1
80  // 95 x14y62 SB_SML plane 2,1
2A  // 96 x14y62 SB_SML plane 2
A8  // 97 x14y62 SB_SML plane 3
82  // 98 x14y62 SB_SML plane 4,3
2A  // 99 x14y62 SB_SML plane 4
BC  // 100 x14y62 SB_SML plane 5
81  // 101 x14y62 SB_SML plane 6,5
2A  // 102 x14y62 SB_SML plane 6
28  // 103 x14y62 SB_SML plane 7
12  // 104 x14y62 SB_SML plane 8,7
2A  // 105 x14y62 SB_SML plane 8
B1  // 106 x14y62 SB_SML plane 9
86  // 107 x14y62 SB_SML plane 10,9
2A  // 108 x14y62 SB_SML plane 10
A8  // 109 x14y62 SB_SML plane 11
82  // 110 x14y62 SB_SML plane 12,11
2A  // 111 x14y62 SB_SML plane 12
F9 // -- CRC low byte
48 // -- CRC high byte


// Config Latches on x15y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 58BD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1F // y_sel: 61
68 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 58C5
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x15y61 CPE[0]  _a321  C_Route1////    
00  //  1 x15y61 CPE[1]
00  //  2 x15y61 CPE[2]
00  //  3 x15y61 CPE[3]
00  //  4 x15y61 CPE[4]
00  //  5 x15y61 CPE[5]
00  //  6 x15y61 CPE[6]
00  //  7 x15y61 CPE[7]
00  //  8 x15y61 CPE[8]
00  //  9 x15y61 CPE[9]
00  // 10 x15y62 CPE[0]
00  // 11 x15y62 CPE[1]
00  // 12 x15y62 CPE[2]
00  // 13 x15y62 CPE[3]
00  // 14 x15y62 CPE[4]
00  // 15 x15y62 CPE[5]
00  // 16 x15y62 CPE[6]
00  // 17 x15y62 CPE[7]
00  // 18 x15y62 CPE[8]
00  // 19 x15y62 CPE[9]
00  // 20 x16y61 CPE[0]  _a89  C_///AND/
00  // 21 x16y61 CPE[1]
00  // 22 x16y61 CPE[2]
00  // 23 x16y61 CPE[3]
00  // 24 x16y61 CPE[4]
00  // 25 x16y61 CPE[5]
00  // 26 x16y61 CPE[6]
00  // 27 x16y61 CPE[7]
00  // 28 x16y61 CPE[8]
00  // 29 x16y61 CPE[9]
00  // 30 x16y62 CPE[0]  _a220  C_AND/D///    
00  // 31 x16y62 CPE[1]
00  // 32 x16y62 CPE[2]
00  // 33 x16y62 CPE[3]
00  // 34 x16y62 CPE[4]
00  // 35 x16y62 CPE[5]
00  // 36 x16y62 CPE[6]
00  // 37 x16y62 CPE[7]
00  // 38 x16y62 CPE[8]
00  // 39 x16y62 CPE[9]
0A  // 40 x15y61 INMUX plane 2,1
2A  // 41 x15y61 INMUX plane 4,3
03  // 42 x15y61 INMUX plane 6,5
11  // 43 x15y61 INMUX plane 8,7
01  // 44 x15y61 INMUX plane 10,9
00  // 45 x15y61 INMUX plane 12,11
18  // 46 x15y62 INMUX plane 2,1
00  // 47 x15y62 INMUX plane 4,3
00  // 48 x15y62 INMUX plane 6,5
08  // 49 x15y62 INMUX plane 8,7
01  // 50 x15y62 INMUX plane 10,9
00  // 51 x15y62 INMUX plane 12,11
25  // 52 x16y61 INMUX plane 2,1
2D  // 53 x16y61 INMUX plane 4,3
0A  // 54 x16y61 INMUX plane 6,5
40  // 55 x16y61 INMUX plane 8,7
01  // 56 x16y61 INMUX plane 10,9
68  // 57 x16y61 INMUX plane 12,11
00  // 58 x16y62 INMUX plane 2,1
13  // 59 x16y62 INMUX plane 4,3
04  // 60 x16y62 INMUX plane 6,5
48  // 61 x16y62 INMUX plane 8,7
00  // 62 x16y62 INMUX plane 10,9
C0  // 63 x16y62 INMUX plane 12,11
82  // 64 x16y62 SB_BIG plane 1
14  // 65 x16y62 SB_BIG plane 1
00  // 66 x16y62 SB_DRIVE plane 2,1
00  // 67 x16y62 SB_BIG plane 2
00  // 68 x16y62 SB_BIG plane 2
48  // 69 x16y62 SB_BIG plane 3
12  // 70 x16y62 SB_BIG plane 3
00  // 71 x16y62 SB_DRIVE plane 4,3
48  // 72 x16y62 SB_BIG plane 4
12  // 73 x16y62 SB_BIG plane 4
89  // 74 x16y62 SB_BIG plane 5
24  // 75 x16y62 SB_BIG plane 5
00  // 76 x16y62 SB_DRIVE plane 6,5
00  // 77 x16y62 SB_BIG plane 6
00  // 78 x16y62 SB_BIG plane 6
41  // 79 x16y62 SB_BIG plane 7
12  // 80 x16y62 SB_BIG plane 7
80  // 81 x16y62 SB_DRIVE plane 8,7
51  // 82 x16y62 SB_BIG plane 8
12  // 83 x16y62 SB_BIG plane 8
31  // 84 x16y62 SB_BIG plane 9
00  // 85 x16y62 SB_BIG plane 9
00  // 86 x16y62 SB_DRIVE plane 10,9
00  // 87 x16y62 SB_BIG plane 10
20  // 88 x16y62 SB_BIG plane 10
00  // 89 x16y62 SB_BIG plane 11
00  // 90 x16y62 SB_BIG plane 11
00  // 91 x16y62 SB_DRIVE plane 12,11
00  // 92 x16y62 SB_BIG plane 12
00  // 93 x16y62 SB_BIG plane 12
D2  // 94 x15y61 SB_SML plane 1
03  // 95 x15y61 SB_SML plane 2,1
00  // 96 x15y61 SB_SML plane 2
D8  // 97 x15y61 SB_SML plane 3
83  // 98 x15y61 SB_SML plane 4,3
3A  // 99 x15y61 SB_SML plane 4
2E  // 100 x15y61 SB_SML plane 5
94  // 101 x15y61 SB_SML plane 6,5
04  // 102 x15y61 SB_SML plane 6
A8  // 103 x15y61 SB_SML plane 7
82  // 104 x15y61 SB_SML plane 8,7
2A  // 105 x15y61 SB_SML plane 8
11  // 106 x15y61 SB_SML plane 9
10  // 107 x15y61 SB_SML plane 10,9
0C  // 108 x15y61 SB_SML plane 10
5E // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x17y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5938     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1F // y_sel: 61
B0 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5940
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x17y61 CPE[0]  _a92  C_MX2a/D///    
00  //  1 x17y61 CPE[1]
00  //  2 x17y61 CPE[2]
00  //  3 x17y61 CPE[3]
00  //  4 x17y61 CPE[4]
00  //  5 x17y61 CPE[5]
00  //  6 x17y61 CPE[6]
00  //  7 x17y61 CPE[7]
00  //  8 x17y61 CPE[8]
00  //  9 x17y61 CPE[9]
00  // 10 x17y62 CPE[0]  _a228  C_AND/D///    
00  // 11 x17y62 CPE[1]
00  // 12 x17y62 CPE[2]
00  // 13 x17y62 CPE[3]
00  // 14 x17y62 CPE[4]
00  // 15 x17y62 CPE[5]
00  // 16 x17y62 CPE[6]
00  // 17 x17y62 CPE[7]
00  // 18 x17y62 CPE[8]
00  // 19 x17y62 CPE[9]
00  // 20 x18y61 CPE[0]
00  // 21 x18y61 CPE[1]
00  // 22 x18y61 CPE[2]
00  // 23 x18y61 CPE[3]
00  // 24 x18y61 CPE[4]
00  // 25 x18y61 CPE[5]
00  // 26 x18y61 CPE[6]
00  // 27 x18y61 CPE[7]
00  // 28 x18y61 CPE[8]
00  // 29 x18y61 CPE[9]
00  // 30 x18y62 CPE[0]
00  // 31 x18y62 CPE[1]
00  // 32 x18y62 CPE[2]
00  // 33 x18y62 CPE[3]
00  // 34 x18y62 CPE[4]
00  // 35 x18y62 CPE[5]
00  // 36 x18y62 CPE[6]
00  // 37 x18y62 CPE[7]
00  // 38 x18y62 CPE[8]
00  // 39 x18y62 CPE[9]
2C  // 40 x17y61 INMUX plane 2,1
01  // 41 x17y61 INMUX plane 4,3
00  // 42 x17y61 INMUX plane 6,5
00  // 43 x17y61 INMUX plane 8,7
18  // 44 x17y61 INMUX plane 10,9
00  // 45 x17y61 INMUX plane 12,11
00  // 46 x17y62 INMUX plane 2,1
29  // 47 x17y62 INMUX plane 4,3
01  // 48 x17y62 INMUX plane 6,5
01  // 49 x17y62 INMUX plane 8,7
38  // 50 x17y62 INMUX plane 10,9
1B  // 51 x17y62 INMUX plane 12,11
00  // 52 x18y61 INMUX plane 2,1
00  // 53 x18y61 INMUX plane 4,3
00  // 54 x18y61 INMUX plane 6,5
80  // 55 x18y61 INMUX plane 8,7
00  // 56 x18y61 INMUX plane 10,9
80  // 57 x18y61 INMUX plane 12,11
19  // 58 x18y62 INMUX plane 2,1
00  // 59 x18y62 INMUX plane 4,3
20  // 60 x18y62 INMUX plane 6,5
89  // 61 x18y62 INMUX plane 8,7
21  // 62 x18y62 INMUX plane 10,9
80  // 63 x18y62 INMUX plane 12,11
48  // 64 x17y61 SB_BIG plane 1
14  // 65 x17y61 SB_BIG plane 1
00  // 66 x17y61 SB_DRIVE plane 2,1
48  // 67 x17y61 SB_BIG plane 2
12  // 68 x17y61 SB_BIG plane 2
C1  // 69 x17y61 SB_BIG plane 3
02  // 70 x17y61 SB_BIG plane 3
00  // 71 x17y61 SB_DRIVE plane 4,3
03  // 72 x17y61 SB_BIG plane 4
30  // 73 x17y61 SB_BIG plane 4
48  // 74 x17y61 SB_BIG plane 5
12  // 75 x17y61 SB_BIG plane 5
00  // 76 x17y61 SB_DRIVE plane 6,5
1C  // 77 x17y61 SB_BIG plane 6
33  // 78 x17y61 SB_BIG plane 6
00  // 79 x17y61 SB_BIG plane 7
00  // 80 x17y61 SB_BIG plane 7
00  // 81 x17y61 SB_DRIVE plane 8,7
00  // 82 x17y61 SB_BIG plane 8
00  // 83 x17y61 SB_BIG plane 8
00  // 84 x17y61 SB_BIG plane 9
00  // 85 x17y61 SB_BIG plane 9
40  // 86 x17y61 SB_DRIVE plane 10,9
06  // 87 x17y61 SB_BIG plane 10
02  // 88 x17y61 SB_BIG plane 10
00  // 89 x17y61 SB_BIG plane 11
00  // 90 x17y61 SB_BIG plane 11
00  // 91 x17y61 SB_DRIVE plane 12,11
00  // 92 x17y61 SB_BIG plane 12
00  // 93 x17y61 SB_BIG plane 12
28  // 94 x18y62 SB_SML plane 1
82  // 95 x18y62 SB_SML plane 2,1
6A  // 96 x18y62 SB_SML plane 2
00  // 97 x18y62 SB_SML plane 3
30  // 98 x18y62 SB_SML plane 4,3
68  // 99 x18y62 SB_SML plane 4
E8  // 100 x18y62 SB_SML plane 5
32  // 101 x18y62 SB_SML plane 6,5
15  // 102 x18y62 SB_SML plane 6
30  // 103 x18y62 SB_SML plane 7
00  // 104 x18y62 SB_SML plane 8,7
00  // 105 x18y62 SB_SML plane 8
00  // 106 x18y62 SB_SML plane 9
00  // 107 x18y62 SB_SML plane 10,9
00  // 108 x18y62 SB_SML plane 10
00  // 109 x18y62 SB_SML plane 11
00  // 110 x18y62 SB_SML plane 12,11
60  // 111 x18y62 SB_SML plane 12
F8 // -- CRC low byte
E5 // -- CRC high byte


// Config Latches on x19y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 59B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
1F // y_sel: 61
D8 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 59BE
64 // Length: 100
BF // -- CRC low byte
1D // -- CRC high byte
00  //  0 x19y61 CPE[0]
00  //  1 x19y61 CPE[1]
00  //  2 x19y61 CPE[2]
00  //  3 x19y61 CPE[3]
00  //  4 x19y61 CPE[4]
00  //  5 x19y61 CPE[5]
00  //  6 x19y61 CPE[6]
00  //  7 x19y61 CPE[7]
00  //  8 x19y61 CPE[8]
00  //  9 x19y61 CPE[9]
00  // 10 x19y62 CPE[0]
00  // 11 x19y62 CPE[1]
00  // 12 x19y62 CPE[2]
00  // 13 x19y62 CPE[3]
00  // 14 x19y62 CPE[4]
00  // 15 x19y62 CPE[5]
00  // 16 x19y62 CPE[6]
00  // 17 x19y62 CPE[7]
00  // 18 x19y62 CPE[8]
00  // 19 x19y62 CPE[9]
00  // 20 x20y61 CPE[0]
00  // 21 x20y61 CPE[1]
00  // 22 x20y61 CPE[2]
00  // 23 x20y61 CPE[3]
00  // 24 x20y61 CPE[4]
00  // 25 x20y61 CPE[5]
00  // 26 x20y61 CPE[6]
00  // 27 x20y61 CPE[7]
00  // 28 x20y61 CPE[8]
00  // 29 x20y61 CPE[9]
00  // 30 x20y62 CPE[0]
00  // 31 x20y62 CPE[1]
00  // 32 x20y62 CPE[2]
00  // 33 x20y62 CPE[3]
00  // 34 x20y62 CPE[4]
00  // 35 x20y62 CPE[5]
00  // 36 x20y62 CPE[6]
00  // 37 x20y62 CPE[7]
00  // 38 x20y62 CPE[8]
00  // 39 x20y62 CPE[9]
00  // 40 x19y61 INMUX plane 2,1
00  // 41 x19y61 INMUX plane 4,3
00  // 42 x19y61 INMUX plane 6,5
00  // 43 x19y61 INMUX plane 8,7
28  // 44 x19y61 INMUX plane 10,9
00  // 45 x19y61 INMUX plane 12,11
00  // 46 x19y62 INMUX plane 2,1
00  // 47 x19y62 INMUX plane 4,3
00  // 48 x19y62 INMUX plane 6,5
01  // 49 x19y62 INMUX plane 8,7
00  // 50 x19y62 INMUX plane 10,9
00  // 51 x19y62 INMUX plane 12,11
00  // 52 x20y61 INMUX plane 2,1
00  // 53 x20y61 INMUX plane 4,3
00  // 54 x20y61 INMUX plane 6,5
00  // 55 x20y61 INMUX plane 8,7
00  // 56 x20y61 INMUX plane 10,9
00  // 57 x20y61 INMUX plane 12,11
00  // 58 x20y62 INMUX plane 2,1
00  // 59 x20y62 INMUX plane 4,3
00  // 60 x20y62 INMUX plane 6,5
01  // 61 x20y62 INMUX plane 8,7
18  // 62 x20y62 INMUX plane 10,9
00  // 63 x20y62 INMUX plane 12,11
18  // 64 x20y62 SB_BIG plane 1
00  // 65 x20y62 SB_BIG plane 1
00  // 66 x20y62 SB_DRIVE plane 2,1
00  // 67 x20y62 SB_BIG plane 2
00  // 68 x20y62 SB_BIG plane 2
00  // 69 x20y62 SB_BIG plane 3
00  // 70 x20y62 SB_BIG plane 3
00  // 71 x20y62 SB_DRIVE plane 4,3
00  // 72 x20y62 SB_BIG plane 4
00  // 73 x20y62 SB_BIG plane 4
00  // 74 x20y62 SB_BIG plane 5
00  // 75 x20y62 SB_BIG plane 5
00  // 76 x20y62 SB_DRIVE plane 6,5
00  // 77 x20y62 SB_BIG plane 6
00  // 78 x20y62 SB_BIG plane 6
00  // 79 x20y62 SB_BIG plane 7
00  // 80 x20y62 SB_BIG plane 7
00  // 81 x20y62 SB_DRIVE plane 8,7
00  // 82 x20y62 SB_BIG plane 8
00  // 83 x20y62 SB_BIG plane 8
00  // 84 x20y62 SB_BIG plane 9
00  // 85 x20y62 SB_BIG plane 9
00  // 86 x20y62 SB_DRIVE plane 10,9
00  // 87 x20y62 SB_BIG plane 10
00  // 88 x20y62 SB_BIG plane 10
00  // 89 x20y62 SB_BIG plane 11
00  // 90 x20y62 SB_BIG plane 11
00  // 91 x20y62 SB_DRIVE plane 12,11
00  // 92 x20y62 SB_BIG plane 12
00  // 93 x20y62 SB_BIG plane 12
84  // 94 x19y61 SB_SML plane 1
02  // 95 x19y61 SB_SML plane 2,1
00  // 96 x19y61 SB_SML plane 2
00  // 97 x19y61 SB_SML plane 3
60  // 98 x19y61 SB_SML plane 4,3
08  // 99 x19y61 SB_SML plane 4
27 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x21y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A28     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
1F // y_sel: 61
00 // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A30
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x21y61 CPE[0]
00  //  1 x21y61 CPE[1]
00  //  2 x21y61 CPE[2]
00  //  3 x21y61 CPE[3]
00  //  4 x21y61 CPE[4]
00  //  5 x21y61 CPE[5]
00  //  6 x21y61 CPE[6]
00  //  7 x21y61 CPE[7]
00  //  8 x21y61 CPE[8]
00  //  9 x21y61 CPE[9]
00  // 10 x21y62 CPE[0]
00  // 11 x21y62 CPE[1]
00  // 12 x21y62 CPE[2]
00  // 13 x21y62 CPE[3]
00  // 14 x21y62 CPE[4]
00  // 15 x21y62 CPE[5]
00  // 16 x21y62 CPE[6]
00  // 17 x21y62 CPE[7]
00  // 18 x21y62 CPE[8]
00  // 19 x21y62 CPE[9]
00  // 20 x22y61 CPE[0]
00  // 21 x22y61 CPE[1]
00  // 22 x22y61 CPE[2]
00  // 23 x22y61 CPE[3]
00  // 24 x22y61 CPE[4]
00  // 25 x22y61 CPE[5]
00  // 26 x22y61 CPE[6]
00  // 27 x22y61 CPE[7]
00  // 28 x22y61 CPE[8]
00  // 29 x22y61 CPE[9]
00  // 30 x22y62 CPE[0]
00  // 31 x22y62 CPE[1]
00  // 32 x22y62 CPE[2]
00  // 33 x22y62 CPE[3]
00  // 34 x22y62 CPE[4]
00  // 35 x22y62 CPE[5]
00  // 36 x22y62 CPE[6]
00  // 37 x22y62 CPE[7]
00  // 38 x22y62 CPE[8]
00  // 39 x22y62 CPE[9]
00  // 40 x21y61 INMUX plane 2,1
00  // 41 x21y61 INMUX plane 4,3
00  // 42 x21y61 INMUX plane 6,5
00  // 43 x21y61 INMUX plane 8,7
00  // 44 x21y61 INMUX plane 10,9
00  // 45 x21y61 INMUX plane 12,11
01  // 46 x21y62 INMUX plane 2,1
00  // 47 x21y62 INMUX plane 4,3
00  // 48 x21y62 INMUX plane 6,5
00  // 49 x21y62 INMUX plane 8,7
00  // 50 x21y62 INMUX plane 10,9
00  // 51 x21y62 INMUX plane 12,11
00  // 52 x22y61 INMUX plane 2,1
00  // 53 x22y61 INMUX plane 4,3
00  // 54 x22y61 INMUX plane 6,5
00  // 55 x22y61 INMUX plane 8,7
00  // 56 x22y61 INMUX plane 10,9
00  // 57 x22y61 INMUX plane 12,11
01  // 58 x22y62 INMUX plane 2,1
D6 // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x161y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5A71     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
1F // y_sel: 61
87 // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5A79
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y61
00  // 14 right_edge_EN1 at x163y61
00  // 15 right_edge_EN2 at x163y61
00  // 16 right_edge_EN0 at x163y62
00  // 17 right_edge_EN1 at x163y62
00  // 18 right_edge_EN2 at x163y62
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y61 SB_BIG plane 1
12  // 65 x161y61 SB_BIG plane 1
00  // 66 x161y61 SB_DRIVE plane 2,1
48  // 67 x161y61 SB_BIG plane 2
12  // 68 x161y61 SB_BIG plane 2
48  // 69 x161y61 SB_BIG plane 3
12  // 70 x161y61 SB_BIG plane 3
00  // 71 x161y61 SB_DRIVE plane 4,3
48  // 72 x161y61 SB_BIG plane 4
12  // 73 x161y61 SB_BIG plane 4
48  // 74 x161y61 SB_BIG plane 5
12  // 75 x161y61 SB_BIG plane 5
00  // 76 x161y61 SB_DRIVE plane 6,5
48  // 77 x161y61 SB_BIG plane 6
12  // 78 x161y61 SB_BIG plane 6
48  // 79 x161y61 SB_BIG plane 7
12  // 80 x161y61 SB_BIG plane 7
00  // 81 x161y61 SB_DRIVE plane 8,7
48  // 82 x161y61 SB_BIG plane 8
12  // 83 x161y61 SB_BIG plane 8
48  // 84 x161y61 SB_BIG plane 9
12  // 85 x161y61 SB_BIG plane 9
00  // 86 x161y61 SB_DRIVE plane 10,9
48  // 87 x161y61 SB_BIG plane 10
12  // 88 x161y61 SB_BIG plane 10
48  // 89 x161y61 SB_BIG plane 11
12  // 90 x161y61 SB_BIG plane 11
00  // 91 x161y61 SB_DRIVE plane 12,11
48  // 92 x161y61 SB_BIG plane 12
12  // 93 x161y61 SB_BIG plane 12
A8  // 94 x162y62 SB_SML plane 1
82  // 95 x162y62 SB_SML plane 2,1
2A  // 96 x162y62 SB_SML plane 2
A8  // 97 x162y62 SB_SML plane 3
82  // 98 x162y62 SB_SML plane 4,3
2A  // 99 x162y62 SB_SML plane 4
A8  // 100 x162y62 SB_SML plane 5
82  // 101 x162y62 SB_SML plane 6,5
2A  // 102 x162y62 SB_SML plane 6
A8  // 103 x162y62 SB_SML plane 7
82  // 104 x162y62 SB_SML plane 8,7
2A  // 105 x162y62 SB_SML plane 8
A8  // 106 x162y62 SB_SML plane 9
82  // 107 x162y62 SB_SML plane 10,9
2A  // 108 x162y62 SB_SML plane 10
A8  // 109 x162y62 SB_SML plane 11
82  // 110 x162y62 SB_SML plane 12,11
2A  // 111 x162y62 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5AEF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
20 // y_sel: 63
DC // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5AF7
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y63
00  // 14 left_edge_EN1 at x-2y63
00  // 15 left_edge_EN2 at x-2y63
00  // 16 left_edge_EN0 at x-2y64
00  // 17 left_edge_EN1 at x-2y64
00  // 18 left_edge_EN2 at x-2y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y63 SB_BIG plane 1
12  // 65 x-1y63 SB_BIG plane 1
00  // 66 x-1y63 SB_DRIVE plane 2,1
48  // 67 x-1y63 SB_BIG plane 2
12  // 68 x-1y63 SB_BIG plane 2
48  // 69 x-1y63 SB_BIG plane 3
12  // 70 x-1y63 SB_BIG plane 3
00  // 71 x-1y63 SB_DRIVE plane 4,3
48  // 72 x-1y63 SB_BIG plane 4
12  // 73 x-1y63 SB_BIG plane 4
48  // 74 x-1y63 SB_BIG plane 5
12  // 75 x-1y63 SB_BIG plane 5
00  // 76 x-1y63 SB_DRIVE plane 6,5
48  // 77 x-1y63 SB_BIG plane 6
12  // 78 x-1y63 SB_BIG plane 6
48  // 79 x-1y63 SB_BIG plane 7
12  // 80 x-1y63 SB_BIG plane 7
10  // 81 x-1y63 SB_DRIVE plane 8,7
49  // 82 x-1y63 SB_BIG plane 8
25  // 83 x-1y63 SB_BIG plane 8
79  // 84 x-1y63 SB_BIG plane 9
12  // 85 x-1y63 SB_BIG plane 9
01  // 86 x-1y63 SB_DRIVE plane 10,9
48  // 87 x-1y63 SB_BIG plane 10
12  // 88 x-1y63 SB_BIG plane 10
48  // 89 x-1y63 SB_BIG plane 11
12  // 90 x-1y63 SB_BIG plane 11
00  // 91 x-1y63 SB_DRIVE plane 12,11
48  // 92 x-1y63 SB_BIG plane 12
12  // 93 x-1y63 SB_BIG plane 12
A8  // 94 x0y64 SB_SML plane 1
82  // 95 x0y64 SB_SML plane 2,1
2A  // 96 x0y64 SB_SML plane 2
A8  // 97 x0y64 SB_SML plane 3
82  // 98 x0y64 SB_SML plane 4,3
2A  // 99 x0y64 SB_SML plane 4
A8  // 100 x0y64 SB_SML plane 5
82  // 101 x0y64 SB_SML plane 6,5
2A  // 102 x0y64 SB_SML plane 6
A8  // 103 x0y64 SB_SML plane 7
82  // 104 x0y64 SB_SML plane 8,7
2A  // 105 x0y64 SB_SML plane 8
A8  // 106 x0y64 SB_SML plane 9
82  // 107 x0y64 SB_SML plane 10,9
2A  // 108 x0y64 SB_SML plane 10
A8  // 109 x0y64 SB_SML plane 11
82  // 110 x0y64 SB_SML plane 12,11
2A  // 111 x0y64 SB_SML plane 12
DB // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x1y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5B6D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
20 // y_sel: 63
04 // -- CRC low byte
C4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5B75
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x1y63 CPE[0]
00  //  1 x1y63 CPE[1]
00  //  2 x1y63 CPE[2]
00  //  3 x1y63 CPE[3]
00  //  4 x1y63 CPE[4]
00  //  5 x1y63 CPE[5]
00  //  6 x1y63 CPE[6]
00  //  7 x1y63 CPE[7]
00  //  8 x1y63 CPE[8]
00  //  9 x1y63 CPE[9]
00  // 10 x1y64 CPE[0]
00  // 11 x1y64 CPE[1]
00  // 12 x1y64 CPE[2]
00  // 13 x1y64 CPE[3]
00  // 14 x1y64 CPE[4]
00  // 15 x1y64 CPE[5]
00  // 16 x1y64 CPE[6]
00  // 17 x1y64 CPE[7]
00  // 18 x1y64 CPE[8]
00  // 19 x1y64 CPE[9]
00  // 20 x2y63 CPE[0]
00  // 21 x2y63 CPE[1]
00  // 22 x2y63 CPE[2]
00  // 23 x2y63 CPE[3]
00  // 24 x2y63 CPE[4]
00  // 25 x2y63 CPE[5]
00  // 26 x2y63 CPE[6]
00  // 27 x2y63 CPE[7]
00  // 28 x2y63 CPE[8]
00  // 29 x2y63 CPE[9]
00  // 30 x2y64 CPE[0]
00  // 31 x2y64 CPE[1]
00  // 32 x2y64 CPE[2]
00  // 33 x2y64 CPE[3]
00  // 34 x2y64 CPE[4]
00  // 35 x2y64 CPE[5]
00  // 36 x2y64 CPE[6]
00  // 37 x2y64 CPE[7]
00  // 38 x2y64 CPE[8]
00  // 39 x2y64 CPE[9]
00  // 40 x1y63 INMUX plane 2,1
00  // 41 x1y63 INMUX plane 4,3
00  // 42 x1y63 INMUX plane 6,5
08  // 43 x1y63 INMUX plane 8,7
01  // 44 x1y63 INMUX plane 10,9
00  // 45 x1y63 INMUX plane 12,11
00  // 46 x1y64 INMUX plane 2,1
00  // 47 x1y64 INMUX plane 4,3
00  // 48 x1y64 INMUX plane 6,5
00  // 49 x1y64 INMUX plane 8,7
00  // 50 x1y64 INMUX plane 10,9
00  // 51 x1y64 INMUX plane 12,11
00  // 52 x2y63 INMUX plane 2,1
00  // 53 x2y63 INMUX plane 4,3
00  // 54 x2y63 INMUX plane 6,5
00  // 55 x2y63 INMUX plane 8,7
01  // 56 x2y63 INMUX plane 10,9
00  // 57 x2y63 INMUX plane 12,11
00  // 58 x2y64 INMUX plane 2,1
00  // 59 x2y64 INMUX plane 4,3
00  // 60 x2y64 INMUX plane 6,5
00  // 61 x2y64 INMUX plane 8,7
00  // 62 x2y64 INMUX plane 10,9
00  // 63 x2y64 INMUX plane 12,11
00  // 64 x2y64 SB_BIG plane 1
00  // 65 x2y64 SB_BIG plane 1
00  // 66 x2y64 SB_DRIVE plane 2,1
00  // 67 x2y64 SB_BIG plane 2
00  // 68 x2y64 SB_BIG plane 2
00  // 69 x2y64 SB_BIG plane 3
00  // 70 x2y64 SB_BIG plane 3
00  // 71 x2y64 SB_DRIVE plane 4,3
00  // 72 x2y64 SB_BIG plane 4
00  // 73 x2y64 SB_BIG plane 4
00  // 74 x2y64 SB_BIG plane 5
00  // 75 x2y64 SB_BIG plane 5
00  // 76 x2y64 SB_DRIVE plane 6,5
00  // 77 x2y64 SB_BIG plane 6
00  // 78 x2y64 SB_BIG plane 6
00  // 79 x2y64 SB_BIG plane 7
00  // 80 x2y64 SB_BIG plane 7
00  // 81 x2y64 SB_DRIVE plane 8,7
00  // 82 x2y64 SB_BIG plane 8
00  // 83 x2y64 SB_BIG plane 8
39  // 84 x2y64 SB_BIG plane 9
00  // 85 x2y64 SB_BIG plane 9
00  // 86 x2y64 SB_DRIVE plane 10,9
00  // 87 x2y64 SB_BIG plane 10
00  // 88 x2y64 SB_BIG plane 10
00  // 89 x2y64 SB_BIG plane 11
00  // 90 x2y64 SB_BIG plane 11
00  // 91 x2y64 SB_DRIVE plane 12,11
00  // 92 x2y64 SB_BIG plane 12
00  // 93 x2y64 SB_BIG plane 12
00  // 94 x1y63 SB_SML plane 1
00  // 95 x1y63 SB_SML plane 2,1
00  // 96 x1y63 SB_SML plane 2
00  // 97 x1y63 SB_SML plane 3
00  // 98 x1y63 SB_SML plane 4,3
00  // 99 x1y63 SB_SML plane 4
00  // 100 x1y63 SB_SML plane 5
00  // 101 x1y63 SB_SML plane 6,5
00  // 102 x1y63 SB_SML plane 6
00  // 103 x1y63 SB_SML plane 7
00  // 104 x1y63 SB_SML plane 8,7
00  // 105 x1y63 SB_SML plane 8
11  // 106 x1y63 SB_SML plane 9
5F // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x3y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5BE6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
20 // y_sel: 63
6C // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5BEE
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x3y63 CPE[0]
00  //  1 x3y63 CPE[1]
00  //  2 x3y63 CPE[2]
00  //  3 x3y63 CPE[3]
00  //  4 x3y63 CPE[4]
00  //  5 x3y63 CPE[5]
00  //  6 x3y63 CPE[6]
00  //  7 x3y63 CPE[7]
00  //  8 x3y63 CPE[8]
00  //  9 x3y63 CPE[9]
00  // 10 x3y64 CPE[0]
00  // 11 x3y64 CPE[1]
00  // 12 x3y64 CPE[2]
00  // 13 x3y64 CPE[3]
00  // 14 x3y64 CPE[4]
00  // 15 x3y64 CPE[5]
00  // 16 x3y64 CPE[6]
00  // 17 x3y64 CPE[7]
00  // 18 x3y64 CPE[8]
00  // 19 x3y64 CPE[9]
00  // 20 x4y63 CPE[0]
00  // 21 x4y63 CPE[1]
00  // 22 x4y63 CPE[2]
00  // 23 x4y63 CPE[3]
00  // 24 x4y63 CPE[4]
00  // 25 x4y63 CPE[5]
00  // 26 x4y63 CPE[6]
00  // 27 x4y63 CPE[7]
00  // 28 x4y63 CPE[8]
00  // 29 x4y63 CPE[9]
00  // 30 x4y64 CPE[0]
00  // 31 x4y64 CPE[1]
00  // 32 x4y64 CPE[2]
00  // 33 x4y64 CPE[3]
00  // 34 x4y64 CPE[4]
00  // 35 x4y64 CPE[5]
00  // 36 x4y64 CPE[6]
00  // 37 x4y64 CPE[7]
00  // 38 x4y64 CPE[8]
00  // 39 x4y64 CPE[9]
00  // 40 x3y63 INMUX plane 2,1
00  // 41 x3y63 INMUX plane 4,3
00  // 42 x3y63 INMUX plane 6,5
00  // 43 x3y63 INMUX plane 8,7
01  // 44 x3y63 INMUX plane 10,9
00  // 45 x3y63 INMUX plane 12,11
00  // 46 x3y64 INMUX plane 2,1
00  // 47 x3y64 INMUX plane 4,3
00  // 48 x3y64 INMUX plane 6,5
00  // 49 x3y64 INMUX plane 8,7
01  // 50 x3y64 INMUX plane 10,9
00  // 51 x3y64 INMUX plane 12,11
00  // 52 x4y63 INMUX plane 2,1
00  // 53 x4y63 INMUX plane 4,3
20  // 54 x4y63 INMUX plane 6,5
00  // 55 x4y63 INMUX plane 8,7
00  // 56 x4y63 INMUX plane 10,9
00  // 57 x4y63 INMUX plane 12,11
00  // 58 x4y64 INMUX plane 2,1
00  // 59 x4y64 INMUX plane 4,3
00  // 60 x4y64 INMUX plane 6,5
00  // 61 x4y64 INMUX plane 8,7
01  // 62 x4y64 INMUX plane 10,9
00  // 63 x4y64 INMUX plane 12,11
00  // 64 x3y63 SB_BIG plane 1
00  // 65 x3y63 SB_BIG plane 1
00  // 66 x3y63 SB_DRIVE plane 2,1
00  // 67 x3y63 SB_BIG plane 2
00  // 68 x3y63 SB_BIG plane 2
00  // 69 x3y63 SB_BIG plane 3
00  // 70 x3y63 SB_BIG plane 3
00  // 71 x3y63 SB_DRIVE plane 4,3
00  // 72 x3y63 SB_BIG plane 4
00  // 73 x3y63 SB_BIG plane 4
00  // 74 x3y63 SB_BIG plane 5
00  // 75 x3y63 SB_BIG plane 5
00  // 76 x3y63 SB_DRIVE plane 6,5
00  // 77 x3y63 SB_BIG plane 6
00  // 78 x3y63 SB_BIG plane 6
00  // 79 x3y63 SB_BIG plane 7
00  // 80 x3y63 SB_BIG plane 7
00  // 81 x3y63 SB_DRIVE plane 8,7
00  // 82 x3y63 SB_BIG plane 8
00  // 83 x3y63 SB_BIG plane 8
00  // 84 x3y63 SB_BIG plane 9
00  // 85 x3y63 SB_BIG plane 9
00  // 86 x3y63 SB_DRIVE plane 10,9
00  // 87 x3y63 SB_BIG plane 10
00  // 88 x3y63 SB_BIG plane 10
00  // 89 x3y63 SB_BIG plane 11
00  // 90 x3y63 SB_BIG plane 11
00  // 91 x3y63 SB_DRIVE plane 12,11
00  // 92 x3y63 SB_BIG plane 12
00  // 93 x3y63 SB_BIG plane 12
00  // 94 x4y64 SB_SML plane 1
00  // 95 x4y64 SB_SML plane 2,1
00  // 96 x4y64 SB_SML plane 2
00  // 97 x4y64 SB_SML plane 3
00  // 98 x4y64 SB_SML plane 4,3
00  // 99 x4y64 SB_SML plane 4
00  // 100 x4y64 SB_SML plane 5
00  // 101 x4y64 SB_SML plane 6,5
00  // 102 x4y64 SB_SML plane 6
00  // 103 x4y64 SB_SML plane 7
00  // 104 x4y64 SB_SML plane 8,7
00  // 105 x4y64 SB_SML plane 8
11  // 106 x4y64 SB_SML plane 9
22 // -- CRC low byte
C3 // -- CRC high byte


// Config Latches on x5y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5C5F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
20 // y_sel: 63
B4 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5C67
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x5y63 CPE[0]  _a80  C_///AND/
00  //  1 x5y63 CPE[1]
00  //  2 x5y63 CPE[2]
00  //  3 x5y63 CPE[3]
00  //  4 x5y63 CPE[4]
00  //  5 x5y63 CPE[5]
00  //  6 x5y63 CPE[6]
00  //  7 x5y63 CPE[7]
00  //  8 x5y63 CPE[8]
00  //  9 x5y63 CPE[9]
00  // 10 x5y64 CPE[0]  net1 = net2: _a31  C_AND/D//AND/D
00  // 11 x5y64 CPE[1]
00  // 12 x5y64 CPE[2]
00  // 13 x5y64 CPE[3]
00  // 14 x5y64 CPE[4]
00  // 15 x5y64 CPE[5]
00  // 16 x5y64 CPE[6]
00  // 17 x5y64 CPE[7]
00  // 18 x5y64 CPE[8]
00  // 19 x5y64 CPE[9]
00  // 20 x6y63 CPE[0]  net1 = net2: _a63  C_AND/D//AND/D
00  // 21 x6y63 CPE[1]
00  // 22 x6y63 CPE[2]
00  // 23 x6y63 CPE[3]
00  // 24 x6y63 CPE[4]
00  // 25 x6y63 CPE[5]
00  // 26 x6y63 CPE[6]
00  // 27 x6y63 CPE[7]
00  // 28 x6y63 CPE[8]
00  // 29 x6y63 CPE[9]
00  // 30 x6y64 CPE[0]  _a35  C_AND/D///    
00  // 31 x6y64 CPE[1]
00  // 32 x6y64 CPE[2]
00  // 33 x6y64 CPE[3]
00  // 34 x6y64 CPE[4]
00  // 35 x6y64 CPE[5]
00  // 36 x6y64 CPE[6]
00  // 37 x6y64 CPE[7]
00  // 38 x6y64 CPE[8]
00  // 39 x6y64 CPE[9]
28  // 40 x5y63 INMUX plane 2,1
1D  // 41 x5y63 INMUX plane 4,3
00  // 42 x5y63 INMUX plane 6,5
00  // 43 x5y63 INMUX plane 8,7
00  // 44 x5y63 INMUX plane 10,9
00  // 45 x5y63 INMUX plane 12,11
02  // 46 x5y64 INMUX plane 2,1
28  // 47 x5y64 INMUX plane 4,3
20  // 48 x5y64 INMUX plane 6,5
30  // 49 x5y64 INMUX plane 8,7
10  // 50 x5y64 INMUX plane 10,9
00  // 51 x5y64 INMUX plane 12,11
09  // 52 x6y63 INMUX plane 2,1
00  // 53 x6y63 INMUX plane 4,3
F1  // 54 x6y63 INMUX plane 6,5
29  // 55 x6y63 INMUX plane 8,7
28  // 56 x6y63 INMUX plane 10,9
01  // 57 x6y63 INMUX plane 12,11
18  // 58 x6y64 INMUX plane 2,1
2B  // 59 x6y64 INMUX plane 4,3
E8  // 60 x6y64 INMUX plane 6,5
30  // 61 x6y64 INMUX plane 8,7
B8  // 62 x6y64 INMUX plane 10,9
C5  // 63 x6y64 INMUX plane 12,11
48  // 64 x6y64 SB_BIG plane 1
14  // 65 x6y64 SB_BIG plane 1
00  // 66 x6y64 SB_DRIVE plane 2,1
41  // 67 x6y64 SB_BIG plane 2
12  // 68 x6y64 SB_BIG plane 2
48  // 69 x6y64 SB_BIG plane 3
02  // 70 x6y64 SB_BIG plane 3
00  // 71 x6y64 SB_DRIVE plane 4,3
48  // 72 x6y64 SB_BIG plane 4
12  // 73 x6y64 SB_BIG plane 4
48  // 74 x6y64 SB_BIG plane 5
12  // 75 x6y64 SB_BIG plane 5
00  // 76 x6y64 SB_DRIVE plane 6,5
41  // 77 x6y64 SB_BIG plane 6
12  // 78 x6y64 SB_BIG plane 6
92  // 79 x6y64 SB_BIG plane 7
20  // 80 x6y64 SB_BIG plane 7
00  // 81 x6y64 SB_DRIVE plane 8,7
48  // 82 x6y64 SB_BIG plane 8
12  // 83 x6y64 SB_BIG plane 8
8B  // 84 x6y64 SB_BIG plane 9
24  // 85 x6y64 SB_BIG plane 9
04  // 86 x6y64 SB_DRIVE plane 10,9
03  // 87 x6y64 SB_BIG plane 10
10  // 88 x6y64 SB_BIG plane 10
48  // 89 x6y64 SB_BIG plane 11
02  // 90 x6y64 SB_BIG plane 11
10  // 91 x6y64 SB_DRIVE plane 12,11
41  // 92 x6y64 SB_BIG plane 12
12  // 93 x6y64 SB_BIG plane 12
A8  // 94 x5y63 SB_SML plane 1
22  // 95 x5y63 SB_SML plane 2,1
28  // 96 x5y63 SB_SML plane 2
A1  // 97 x5y63 SB_SML plane 3
10  // 98 x5y63 SB_SML plane 4,3
2A  // 99 x5y63 SB_SML plane 4
A8  // 100 x5y63 SB_SML plane 5
12  // 101 x5y63 SB_SML plane 6,5
2A  // 102 x5y63 SB_SML plane 6
44  // 103 x5y63 SB_SML plane 7
83  // 104 x5y63 SB_SML plane 8,7
2A  // 105 x5y63 SB_SML plane 8
B9  // 106 x5y63 SB_SML plane 9
82  // 107 x5y63 SB_SML plane 10,9
2A  // 108 x5y63 SB_SML plane 10
A1  // 109 x5y63 SB_SML plane 11
82  // 110 x5y63 SB_SML plane 12,11
4A  // 111 x5y63 SB_SML plane 12
75 // -- CRC low byte
12 // -- CRC high byte


// Config Latches on x7y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5CDD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
20 // y_sel: 63
BC // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5CE5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x7y63 CPE[0]  net1 = net2: _a183  C_ADDF2///ADDF2/
00  //  1 x7y63 CPE[1]
00  //  2 x7y63 CPE[2]
00  //  3 x7y63 CPE[3]
00  //  4 x7y63 CPE[4]
00  //  5 x7y63 CPE[5]
00  //  6 x7y63 CPE[6]
00  //  7 x7y63 CPE[7]
00  //  8 x7y63 CPE[8]
00  //  9 x7y63 CPE[9]
00  // 10 x7y64 CPE[0]  net1 = net2: _a185  C_ADDF2///ADDF2/
00  // 11 x7y64 CPE[1]
00  // 12 x7y64 CPE[2]
00  // 13 x7y64 CPE[3]
00  // 14 x7y64 CPE[4]
00  // 15 x7y64 CPE[5]
00  // 16 x7y64 CPE[6]
00  // 17 x7y64 CPE[7]
00  // 18 x7y64 CPE[8]
00  // 19 x7y64 CPE[9]
00  // 20 x8y63 CPE[0]  net1 = net2: _a169  C_ADDF2///ADDF2/
00  // 21 x8y63 CPE[1]
00  // 22 x8y63 CPE[2]
00  // 23 x8y63 CPE[3]
00  // 24 x8y63 CPE[4]
00  // 25 x8y63 CPE[5]
00  // 26 x8y63 CPE[6]
00  // 27 x8y63 CPE[7]
00  // 28 x8y63 CPE[8]
00  // 29 x8y63 CPE[9]
00  // 30 x8y64 CPE[0]  net1 = net2: _a171  C_ADDF2///ADDF2/
00  // 31 x8y64 CPE[1]
00  // 32 x8y64 CPE[2]
00  // 33 x8y64 CPE[3]
00  // 34 x8y64 CPE[4]
00  // 35 x8y64 CPE[5]
00  // 36 x8y64 CPE[6]
00  // 37 x8y64 CPE[7]
00  // 38 x8y64 CPE[8]
00  // 39 x8y64 CPE[9]
15  // 40 x7y63 INMUX plane 2,1
09  // 41 x7y63 INMUX plane 4,3
00  // 42 x7y63 INMUX plane 6,5
01  // 43 x7y63 INMUX plane 8,7
01  // 44 x7y63 INMUX plane 10,9
03  // 45 x7y63 INMUX plane 12,11
10  // 46 x7y64 INMUX plane 2,1
20  // 47 x7y64 INMUX plane 4,3
10  // 48 x7y64 INMUX plane 6,5
17  // 49 x7y64 INMUX plane 8,7
08  // 50 x7y64 INMUX plane 10,9
0D  // 51 x7y64 INMUX plane 12,11
01  // 52 x8y63 INMUX plane 2,1
00  // 53 x8y63 INMUX plane 4,3
08  // 54 x8y63 INMUX plane 6,5
07  // 55 x8y63 INMUX plane 8,7
11  // 56 x8y63 INMUX plane 10,9
05  // 57 x8y63 INMUX plane 12,11
12  // 58 x8y64 INMUX plane 2,1
06  // 59 x8y64 INMUX plane 4,3
0F  // 60 x8y64 INMUX plane 6,5
05  // 61 x8y64 INMUX plane 8,7
0B  // 62 x8y64 INMUX plane 10,9
0C  // 63 x8y64 INMUX plane 12,11
41  // 64 x7y63 SB_BIG plane 1
12  // 65 x7y63 SB_BIG plane 1
00  // 66 x7y63 SB_DRIVE plane 2,1
92  // 67 x7y63 SB_BIG plane 2
12  // 68 x7y63 SB_BIG plane 2
48  // 69 x7y63 SB_BIG plane 3
12  // 70 x7y63 SB_BIG plane 3
00  // 71 x7y63 SB_DRIVE plane 4,3
51  // 72 x7y63 SB_BIG plane 4
12  // 73 x7y63 SB_BIG plane 4
48  // 74 x7y63 SB_BIG plane 5
12  // 75 x7y63 SB_BIG plane 5
10  // 76 x7y63 SB_DRIVE plane 6,5
12  // 77 x7y63 SB_BIG plane 6
12  // 78 x7y63 SB_BIG plane 6
48  // 79 x7y63 SB_BIG plane 7
12  // 80 x7y63 SB_BIG plane 7
00  // 81 x7y63 SB_DRIVE plane 8,7
48  // 82 x7y63 SB_BIG plane 8
12  // 83 x7y63 SB_BIG plane 8
61  // 84 x7y63 SB_BIG plane 9
12  // 85 x7y63 SB_BIG plane 9
00  // 86 x7y63 SB_DRIVE plane 10,9
C8  // 87 x7y63 SB_BIG plane 10
12  // 88 x7y63 SB_BIG plane 10
50  // 89 x7y63 SB_BIG plane 11
38  // 90 x7y63 SB_BIG plane 11
00  // 91 x7y63 SB_DRIVE plane 12,11
48  // 92 x7y63 SB_BIG plane 12
12  // 93 x7y63 SB_BIG plane 12
28  // 94 x8y64 SB_SML plane 1
82  // 95 x8y64 SB_SML plane 2,1
2A  // 96 x8y64 SB_SML plane 2
A8  // 97 x8y64 SB_SML plane 3
82  // 98 x8y64 SB_SML plane 4,3
2A  // 99 x8y64 SB_SML plane 4
A8  // 100 x8y64 SB_SML plane 5
12  // 101 x8y64 SB_SML plane 6,5
2A  // 102 x8y64 SB_SML plane 6
52  // 103 x8y64 SB_SML plane 7
83  // 104 x8y64 SB_SML plane 8,7
32  // 105 x8y64 SB_SML plane 8
B9  // 106 x8y64 SB_SML plane 9
82  // 107 x8y64 SB_SML plane 10,9
2A  // 108 x8y64 SB_SML plane 10
A8  // 109 x8y64 SB_SML plane 11
12  // 110 x8y64 SB_SML plane 12,11
2B  // 111 x8y64 SB_SML plane 12
52 // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x9y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5D5B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
20 // y_sel: 63
64 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5D63
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x9y63 CPE[0]  net1 = net2: _a146  C_ADDF2///ADDF2/
00  //  1 x9y63 CPE[1]
00  //  2 x9y63 CPE[2]
00  //  3 x9y63 CPE[3]
00  //  4 x9y63 CPE[4]
00  //  5 x9y63 CPE[5]
00  //  6 x9y63 CPE[6]
00  //  7 x9y63 CPE[7]
00  //  8 x9y63 CPE[8]
00  //  9 x9y63 CPE[9]
00  // 10 x9y64 CPE[0]  _a148  C_ADDF////    
00  // 11 x9y64 CPE[1]
00  // 12 x9y64 CPE[2]
00  // 13 x9y64 CPE[3]
00  // 14 x9y64 CPE[4]
00  // 15 x9y64 CPE[5]
00  // 16 x9y64 CPE[6]
00  // 17 x9y64 CPE[7]
00  // 18 x9y64 CPE[8]
00  // 19 x9y64 CPE[9]
00  // 20 x10y63 CPE[0]  _a85  C_OR////    _a16  C_///AND/D
00  // 21 x10y63 CPE[1]
00  // 22 x10y63 CPE[2]
00  // 23 x10y63 CPE[3]
00  // 24 x10y63 CPE[4]
00  // 25 x10y63 CPE[5]
00  // 26 x10y63 CPE[6]
00  // 27 x10y63 CPE[7]
00  // 28 x10y63 CPE[8]
00  // 29 x10y63 CPE[9]
00  // 30 x10y64 CPE[0]  _a234  C_AND/D///    _a360  C_////Bridge
00  // 31 x10y64 CPE[1]
00  // 32 x10y64 CPE[2]
00  // 33 x10y64 CPE[3]
00  // 34 x10y64 CPE[4]
00  // 35 x10y64 CPE[5]
00  // 36 x10y64 CPE[6]
00  // 37 x10y64 CPE[7]
00  // 38 x10y64 CPE[8]
00  // 39 x10y64 CPE[9]
08  // 40 x9y63 INMUX plane 2,1
0E  // 41 x9y63 INMUX plane 4,3
05  // 42 x9y63 INMUX plane 6,5
24  // 43 x9y63 INMUX plane 8,7
01  // 44 x9y63 INMUX plane 10,9
02  // 45 x9y63 INMUX plane 12,11
38  // 46 x9y64 INMUX plane 2,1
00  // 47 x9y64 INMUX plane 4,3
08  // 48 x9y64 INMUX plane 6,5
00  // 49 x9y64 INMUX plane 8,7
21  // 50 x9y64 INMUX plane 10,9
05  // 51 x9y64 INMUX plane 12,11
02  // 52 x10y63 INMUX plane 2,1
31  // 53 x10y63 INMUX plane 4,3
5A  // 54 x10y63 INMUX plane 6,5
12  // 55 x10y63 INMUX plane 8,7
A0  // 56 x10y63 INMUX plane 10,9
C1  // 57 x10y63 INMUX plane 12,11
2C  // 58 x10y64 INMUX plane 2,1
00  // 59 x10y64 INMUX plane 4,3
4A  // 60 x10y64 INMUX plane 6,5
07  // 61 x10y64 INMUX plane 8,7
98  // 62 x10y64 INMUX plane 10,9
0C  // 63 x10y64 INMUX plane 12,11
94  // 64 x10y64 SB_BIG plane 1
22  // 65 x10y64 SB_BIG plane 1
00  // 66 x10y64 SB_DRIVE plane 2,1
58  // 67 x10y64 SB_BIG plane 2
44  // 68 x10y64 SB_BIG plane 2
48  // 69 x10y64 SB_BIG plane 3
12  // 70 x10y64 SB_BIG plane 3
00  // 71 x10y64 SB_DRIVE plane 4,3
48  // 72 x10y64 SB_BIG plane 4
12  // 73 x10y64 SB_BIG plane 4
48  // 74 x10y64 SB_BIG plane 5
12  // 75 x10y64 SB_BIG plane 5
00  // 76 x10y64 SB_DRIVE plane 6,5
98  // 77 x10y64 SB_BIG plane 6
2A  // 78 x10y64 SB_BIG plane 6
48  // 79 x10y64 SB_BIG plane 7
10  // 80 x10y64 SB_BIG plane 7
00  // 81 x10y64 SB_DRIVE plane 8,7
48  // 82 x10y64 SB_BIG plane 8
10  // 83 x10y64 SB_BIG plane 8
61  // 84 x10y64 SB_BIG plane 9
12  // 85 x10y64 SB_BIG plane 9
00  // 86 x10y64 SB_DRIVE plane 10,9
D8  // 87 x10y64 SB_BIG plane 10
36  // 88 x10y64 SB_BIG plane 10
8E  // 89 x10y64 SB_BIG plane 11
04  // 90 x10y64 SB_BIG plane 11
00  // 91 x10y64 SB_DRIVE plane 12,11
48  // 92 x10y64 SB_BIG plane 12
12  // 93 x10y64 SB_BIG plane 12
3E  // 94 x9y63 SB_SML plane 1
94  // 95 x9y63 SB_SML plane 2,1
2B  // 96 x9y63 SB_SML plane 2
A1  // 97 x9y63 SB_SML plane 3
82  // 98 x9y63 SB_SML plane 4,3
2A  // 99 x9y63 SB_SML plane 4
A8  // 100 x9y63 SB_SML plane 5
82  // 101 x9y63 SB_SML plane 6,5
2A  // 102 x9y63 SB_SML plane 6
D8  // 103 x9y63 SB_SML plane 7
83  // 104 x9y63 SB_SML plane 8,7
2A  // 105 x9y63 SB_SML plane 8
B1  // 106 x9y63 SB_SML plane 9
82  // 107 x9y63 SB_SML plane 10,9
3A  // 108 x9y63 SB_SML plane 10
01  // 109 x9y63 SB_SML plane 11
86  // 110 x9y63 SB_SML plane 12,11
28  // 111 x9y63 SB_SML plane 12
34 // -- CRC low byte
90 // -- CRC high byte


// Config Latches on x11y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5DD9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
20 // y_sel: 63
0C // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5DE1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x11y63 CPE[0]  net1 = net2: _a204  C_ADDF2///ADDF2/
00  //  1 x11y63 CPE[1]
00  //  2 x11y63 CPE[2]
00  //  3 x11y63 CPE[3]
00  //  4 x11y63 CPE[4]
00  //  5 x11y63 CPE[5]
00  //  6 x11y63 CPE[6]
00  //  7 x11y63 CPE[7]
00  //  8 x11y63 CPE[8]
00  //  9 x11y63 CPE[9]
00  // 10 x11y64 CPE[0]  _a206  C_ADDF////    
00  // 11 x11y64 CPE[1]
00  // 12 x11y64 CPE[2]
00  // 13 x11y64 CPE[3]
00  // 14 x11y64 CPE[4]
00  // 15 x11y64 CPE[5]
00  // 16 x11y64 CPE[6]
00  // 17 x11y64 CPE[7]
00  // 18 x11y64 CPE[8]
00  // 19 x11y64 CPE[9]
00  // 20 x12y63 CPE[0]  _a50  C_AND////    
00  // 21 x12y63 CPE[1]
00  // 22 x12y63 CPE[2]
00  // 23 x12y63 CPE[3]
00  // 24 x12y63 CPE[4]
00  // 25 x12y63 CPE[5]
00  // 26 x12y63 CPE[6]
00  // 27 x12y63 CPE[7]
00  // 28 x12y63 CPE[8]
00  // 29 x12y63 CPE[9]
00  // 30 x12y64 CPE[0]  _a26  C_AND////    
00  // 31 x12y64 CPE[1]
00  // 32 x12y64 CPE[2]
00  // 33 x12y64 CPE[3]
00  // 34 x12y64 CPE[4]
00  // 35 x12y64 CPE[5]
00  // 36 x12y64 CPE[6]
00  // 37 x12y64 CPE[7]
00  // 38 x12y64 CPE[8]
00  // 39 x12y64 CPE[9]
2C  // 40 x11y63 INMUX plane 2,1
00  // 41 x11y63 INMUX plane 4,3
10  // 42 x11y63 INMUX plane 6,5
0C  // 43 x11y63 INMUX plane 8,7
01  // 44 x11y63 INMUX plane 10,9
01  // 45 x11y63 INMUX plane 12,11
08  // 46 x11y64 INMUX plane 2,1
00  // 47 x11y64 INMUX plane 4,3
18  // 48 x11y64 INMUX plane 6,5
00  // 49 x11y64 INMUX plane 8,7
09  // 50 x11y64 INMUX plane 10,9
01  // 51 x11y64 INMUX plane 12,11
00  // 52 x12y63 INMUX plane 2,1
10  // 53 x12y63 INMUX plane 4,3
52  // 54 x12y63 INMUX plane 6,5
20  // 55 x12y63 INMUX plane 8,7
81  // 56 x12y63 INMUX plane 10,9
09  // 57 x12y63 INMUX plane 12,11
14  // 58 x12y64 INMUX plane 2,1
00  // 59 x12y64 INMUX plane 4,3
66  // 60 x12y64 INMUX plane 6,5
04  // 61 x12y64 INMUX plane 8,7
49  // 62 x12y64 INMUX plane 10,9
C1  // 63 x12y64 INMUX plane 12,11
48  // 64 x11y63 SB_BIG plane 1
10  // 65 x11y63 SB_BIG plane 1
00  // 66 x11y63 SB_DRIVE plane 2,1
88  // 67 x11y63 SB_BIG plane 2
12  // 68 x11y63 SB_BIG plane 2
48  // 69 x11y63 SB_BIG plane 3
12  // 70 x11y63 SB_BIG plane 3
00  // 71 x11y63 SB_DRIVE plane 4,3
12  // 72 x11y63 SB_BIG plane 4
28  // 73 x11y63 SB_BIG plane 4
48  // 74 x11y63 SB_BIG plane 5
14  // 75 x11y63 SB_BIG plane 5
00  // 76 x11y63 SB_DRIVE plane 6,5
89  // 77 x11y63 SB_BIG plane 6
38  // 78 x11y63 SB_BIG plane 6
9B  // 79 x11y63 SB_BIG plane 7
32  // 80 x11y63 SB_BIG plane 7
00  // 81 x11y63 SB_DRIVE plane 8,7
48  // 82 x11y63 SB_BIG plane 8
16  // 83 x11y63 SB_BIG plane 8
69  // 84 x11y63 SB_BIG plane 9
12  // 85 x11y63 SB_BIG plane 9
00  // 86 x11y63 SB_DRIVE plane 10,9
48  // 87 x11y63 SB_BIG plane 10
12  // 88 x11y63 SB_BIG plane 10
41  // 89 x11y63 SB_BIG plane 11
14  // 90 x11y63 SB_BIG plane 11
00  // 91 x11y63 SB_DRIVE plane 12,11
C9  // 92 x11y63 SB_BIG plane 12
24  // 93 x11y63 SB_BIG plane 12
A8  // 94 x12y64 SB_SML plane 1
80  // 95 x12y64 SB_SML plane 2,1
2A  // 96 x12y64 SB_SML plane 2
A8  // 97 x12y64 SB_SML plane 3
62  // 98 x12y64 SB_SML plane 4,3
35  // 99 x12y64 SB_SML plane 4
D3  // 100 x12y64 SB_SML plane 5
84  // 101 x12y64 SB_SML plane 6,5
03  // 102 x12y64 SB_SML plane 6
A8  // 103 x12y64 SB_SML plane 7
92  // 104 x12y64 SB_SML plane 8,7
56  // 105 x12y64 SB_SML plane 8
B1  // 106 x12y64 SB_SML plane 9
02  // 107 x12y64 SB_SML plane 10,9
53  // 108 x12y64 SB_SML plane 10
B1  // 109 x12y64 SB_SML plane 11
82  // 110 x12y64 SB_SML plane 12,11
28  // 111 x12y64 SB_SML plane 12
80 // -- CRC low byte
EE // -- CRC high byte


// Config Latches on x13y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5E57     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
20 // y_sel: 63
D4 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5E5F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x13y63 CPE[0]  net1 = net2: _a51  C_AND////D
00  //  1 x13y63 CPE[1]
00  //  2 x13y63 CPE[2]
00  //  3 x13y63 CPE[3]
00  //  4 x13y63 CPE[4]
00  //  5 x13y63 CPE[5]
00  //  6 x13y63 CPE[6]
00  //  7 x13y63 CPE[7]
00  //  8 x13y63 CPE[8]
00  //  9 x13y63 CPE[9]
00  // 10 x13y64 CPE[0]  _a289  C_AND/D///    _a2  C_///AND/
00  // 11 x13y64 CPE[1]
00  // 12 x13y64 CPE[2]
00  // 13 x13y64 CPE[3]
00  // 14 x13y64 CPE[4]
00  // 15 x13y64 CPE[5]
00  // 16 x13y64 CPE[6]
00  // 17 x13y64 CPE[7]
00  // 18 x13y64 CPE[8]
00  // 19 x13y64 CPE[9]
00  // 20 x14y63 CPE[0]  _a224  C_AND/D///    _a359  C_////Bridge
00  // 21 x14y63 CPE[1]
00  // 22 x14y63 CPE[2]
00  // 23 x14y63 CPE[3]
00  // 24 x14y63 CPE[4]
00  // 25 x14y63 CPE[5]
00  // 26 x14y63 CPE[6]
00  // 27 x14y63 CPE[7]
00  // 28 x14y63 CPE[8]
00  // 29 x14y63 CPE[9]
00  // 30 x14y64 CPE[0]  _a288  C_AND/D///    _a284  C_///AND/D
00  // 31 x14y64 CPE[1]
00  // 32 x14y64 CPE[2]
00  // 33 x14y64 CPE[3]
00  // 34 x14y64 CPE[4]
00  // 35 x14y64 CPE[5]
00  // 36 x14y64 CPE[6]
00  // 37 x14y64 CPE[7]
00  // 38 x14y64 CPE[8]
00  // 39 x14y64 CPE[9]
01  // 40 x13y63 INMUX plane 2,1
00  // 41 x13y63 INMUX plane 4,3
03  // 42 x13y63 INMUX plane 6,5
10  // 43 x13y63 INMUX plane 8,7
38  // 44 x13y63 INMUX plane 10,9
15  // 45 x13y63 INMUX plane 12,11
32  // 46 x13y64 INMUX plane 2,1
20  // 47 x13y64 INMUX plane 4,3
2D  // 48 x13y64 INMUX plane 6,5
0A  // 49 x13y64 INMUX plane 8,7
18  // 50 x13y64 INMUX plane 10,9
02  // 51 x13y64 INMUX plane 12,11
01  // 52 x14y63 INMUX plane 2,1
04  // 53 x14y63 INMUX plane 4,3
30  // 54 x14y63 INMUX plane 6,5
10  // 55 x14y63 INMUX plane 8,7
80  // 56 x14y63 INMUX plane 10,9
C1  // 57 x14y63 INMUX plane 12,11
03  // 58 x14y64 INMUX plane 2,1
00  // 59 x14y64 INMUX plane 4,3
09  // 60 x14y64 INMUX plane 6,5
08  // 61 x14y64 INMUX plane 8,7
28  // 62 x14y64 INMUX plane 10,9
C0  // 63 x14y64 INMUX plane 12,11
56  // 64 x14y64 SB_BIG plane 1
16  // 65 x14y64 SB_BIG plane 1
00  // 66 x14y64 SB_DRIVE plane 2,1
08  // 67 x14y64 SB_BIG plane 2
16  // 68 x14y64 SB_BIG plane 2
48  // 69 x14y64 SB_BIG plane 3
12  // 70 x14y64 SB_BIG plane 3
00  // 71 x14y64 SB_DRIVE plane 4,3
C8  // 72 x14y64 SB_BIG plane 4
12  // 73 x14y64 SB_BIG plane 4
C9  // 74 x14y64 SB_BIG plane 5
24  // 75 x14y64 SB_BIG plane 5
00  // 76 x14y64 SB_DRIVE plane 6,5
6C  // 77 x14y64 SB_BIG plane 6
18  // 78 x14y64 SB_BIG plane 6
48  // 79 x14y64 SB_BIG plane 7
26  // 80 x14y64 SB_BIG plane 7
00  // 81 x14y64 SB_DRIVE plane 8,7
51  // 82 x14y64 SB_BIG plane 8
32  // 83 x14y64 SB_BIG plane 8
69  // 84 x14y64 SB_BIG plane 9
12  // 85 x14y64 SB_BIG plane 9
00  // 86 x14y64 SB_DRIVE plane 10,9
48  // 87 x14y64 SB_BIG plane 10
22  // 88 x14y64 SB_BIG plane 10
48  // 89 x14y64 SB_BIG plane 11
12  // 90 x14y64 SB_BIG plane 11
00  // 91 x14y64 SB_DRIVE plane 12,11
60  // 92 x14y64 SB_BIG plane 12
04  // 93 x14y64 SB_BIG plane 12
60  // 94 x13y63 SB_SML plane 1
15  // 95 x13y63 SB_SML plane 2,1
2A  // 96 x13y63 SB_SML plane 2
88  // 97 x13y63 SB_SML plane 3
82  // 98 x13y63 SB_SML plane 4,3
3A  // 99 x13y63 SB_SML plane 4
21  // 100 x13y63 SB_SML plane 5
B2  // 101 x13y63 SB_SML plane 6,5
4D  // 102 x13y63 SB_SML plane 6
A8  // 103 x13y63 SB_SML plane 7
82  // 104 x13y63 SB_SML plane 8,7
2A  // 105 x13y63 SB_SML plane 8
B1  // 106 x13y63 SB_SML plane 9
12  // 107 x13y63 SB_SML plane 10,9
0D  // 108 x13y63 SB_SML plane 10
30  // 109 x13y63 SB_SML plane 11
84  // 110 x13y63 SB_SML plane 12,11
0C  // 111 x13y63 SB_SML plane 12
92 // -- CRC low byte
CB // -- CRC high byte


// Config Latches on x15y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5ED5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
20 // y_sel: 63
1C // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5EDD
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x15y63 CPE[0]  _a99  C_MX2a/D///    
00  //  1 x15y63 CPE[1]
00  //  2 x15y63 CPE[2]
00  //  3 x15y63 CPE[3]
00  //  4 x15y63 CPE[4]
00  //  5 x15y63 CPE[5]
00  //  6 x15y63 CPE[6]
00  //  7 x15y63 CPE[7]
00  //  8 x15y63 CPE[8]
00  //  9 x15y63 CPE[9]
00  // 10 x15y64 CPE[0]  _a12  C_AND////    
00  // 11 x15y64 CPE[1]
00  // 12 x15y64 CPE[2]
00  // 13 x15y64 CPE[3]
00  // 14 x15y64 CPE[4]
00  // 15 x15y64 CPE[5]
00  // 16 x15y64 CPE[6]
00  // 17 x15y64 CPE[7]
00  // 18 x15y64 CPE[8]
00  // 19 x15y64 CPE[9]
00  // 20 x16y63 CPE[0]
00  // 21 x16y63 CPE[1]
00  // 22 x16y63 CPE[2]
00  // 23 x16y63 CPE[3]
00  // 24 x16y63 CPE[4]
00  // 25 x16y63 CPE[5]
00  // 26 x16y63 CPE[6]
00  // 27 x16y63 CPE[7]
00  // 28 x16y63 CPE[8]
00  // 29 x16y63 CPE[9]
00  // 30 x16y64 CPE[0]  _a223  C_///AND/D
00  // 31 x16y64 CPE[1]
00  // 32 x16y64 CPE[2]
00  // 33 x16y64 CPE[3]
00  // 34 x16y64 CPE[4]
00  // 35 x16y64 CPE[5]
00  // 36 x16y64 CPE[6]
00  // 37 x16y64 CPE[7]
00  // 38 x16y64 CPE[8]
00  // 39 x16y64 CPE[9]
2A  // 40 x15y63 INMUX plane 2,1
18  // 41 x15y63 INMUX plane 4,3
09  // 42 x15y63 INMUX plane 6,5
00  // 43 x15y63 INMUX plane 8,7
28  // 44 x15y63 INMUX plane 10,9
21  // 45 x15y63 INMUX plane 12,11
00  // 46 x15y64 INMUX plane 2,1
04  // 47 x15y64 INMUX plane 4,3
10  // 48 x15y64 INMUX plane 6,5
06  // 49 x15y64 INMUX plane 8,7
01  // 50 x15y64 INMUX plane 10,9
10  // 51 x15y64 INMUX plane 12,11
00  // 52 x16y63 INMUX plane 2,1
00  // 53 x16y63 INMUX plane 4,3
08  // 54 x16y63 INMUX plane 6,5
80  // 55 x16y63 INMUX plane 8,7
01  // 56 x16y63 INMUX plane 10,9
C0  // 57 x16y63 INMUX plane 12,11
13  // 58 x16y64 INMUX plane 2,1
38  // 59 x16y64 INMUX plane 4,3
21  // 60 x16y64 INMUX plane 6,5
88  // 61 x16y64 INMUX plane 8,7
28  // 62 x16y64 INMUX plane 10,9
A0  // 63 x16y64 INMUX plane 12,11
48  // 64 x15y63 SB_BIG plane 1
12  // 65 x15y63 SB_BIG plane 1
00  // 66 x15y63 SB_DRIVE plane 2,1
48  // 67 x15y63 SB_BIG plane 2
02  // 68 x15y63 SB_BIG plane 2
02  // 69 x15y63 SB_BIG plane 3
04  // 70 x15y63 SB_BIG plane 3
00  // 71 x15y63 SB_DRIVE plane 4,3
48  // 72 x15y63 SB_BIG plane 4
12  // 73 x15y63 SB_BIG plane 4
1A  // 74 x15y63 SB_BIG plane 5
36  // 75 x15y63 SB_BIG plane 5
00  // 76 x15y63 SB_DRIVE plane 6,5
60  // 77 x15y63 SB_BIG plane 6
36  // 78 x15y63 SB_BIG plane 6
00  // 79 x15y63 SB_BIG plane 7
00  // 80 x15y63 SB_BIG plane 7
00  // 81 x15y63 SB_DRIVE plane 8,7
F1  // 82 x15y63 SB_BIG plane 8
32  // 83 x15y63 SB_BIG plane 8
31  // 84 x15y63 SB_BIG plane 9
00  // 85 x15y63 SB_BIG plane 9
00  // 86 x15y63 SB_DRIVE plane 10,9
00  // 87 x15y63 SB_BIG plane 10
00  // 88 x15y63 SB_BIG plane 10
00  // 89 x15y63 SB_BIG plane 11
00  // 90 x15y63 SB_BIG plane 11
00  // 91 x15y63 SB_DRIVE plane 12,11
1A  // 92 x15y63 SB_BIG plane 12
00  // 93 x15y63 SB_BIG plane 12
A1  // 94 x16y64 SB_SML plane 1
82  // 95 x16y64 SB_SML plane 2,1
2A  // 96 x16y64 SB_SML plane 2
06  // 97 x16y64 SB_SML plane 3
82  // 98 x16y64 SB_SML plane 4,3
2A  // 99 x16y64 SB_SML plane 4
A8  // 100 x16y64 SB_SML plane 5
82  // 101 x16y64 SB_SML plane 6,5
32  // 102 x16y64 SB_SML plane 6
00  // 103 x16y64 SB_SML plane 7
80  // 104 x16y64 SB_SML plane 8,7
2A  // 105 x16y64 SB_SML plane 8
11  // 106 x16y64 SB_SML plane 9
40  // 107 x16y64 SB_SML plane 10,9
20  // 108 x16y64 SB_SML plane 10
F3 // -- CRC low byte
89 // -- CRC high byte


// Config Latches on x17y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5F50     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
20 // y_sel: 63
C4 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5F58
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x17y63 CPE[0]  _a5  C_AND////    _a290  C_///AND/D
00  //  1 x17y63 CPE[1]
00  //  2 x17y63 CPE[2]
00  //  3 x17y63 CPE[3]
00  //  4 x17y63 CPE[4]
00  //  5 x17y63 CPE[5]
00  //  6 x17y63 CPE[6]
00  //  7 x17y63 CPE[7]
00  //  8 x17y63 CPE[8]
00  //  9 x17y63 CPE[9]
00  // 10 x17y64 CPE[0]  _a242  C_AND/D///    _a366  C_////Bridge
00  // 11 x17y64 CPE[1]
00  // 12 x17y64 CPE[2]
00  // 13 x17y64 CPE[3]
00  // 14 x17y64 CPE[4]
00  // 15 x17y64 CPE[5]
00  // 16 x17y64 CPE[6]
00  // 17 x17y64 CPE[7]
00  // 18 x17y64 CPE[8]
00  // 19 x17y64 CPE[9]
00  // 20 x18y63 CPE[0]  _a353  C_////Bridge
00  // 21 x18y63 CPE[1]
00  // 22 x18y63 CPE[2]
00  // 23 x18y63 CPE[3]
00  // 24 x18y63 CPE[4]
00  // 25 x18y63 CPE[5]
00  // 26 x18y63 CPE[6]
00  // 27 x18y63 CPE[7]
00  // 28 x18y63 CPE[8]
00  // 29 x18y63 CPE[9]
00  // 30 x18y64 CPE[0]  _a88  C_MX2b/D///    
00  // 31 x18y64 CPE[1]
00  // 32 x18y64 CPE[2]
00  // 33 x18y64 CPE[3]
00  // 34 x18y64 CPE[4]
00  // 35 x18y64 CPE[5]
00  // 36 x18y64 CPE[6]
00  // 37 x18y64 CPE[7]
00  // 38 x18y64 CPE[8]
00  // 39 x18y64 CPE[9]
05  // 40 x17y63 INMUX plane 2,1
1C  // 41 x17y63 INMUX plane 4,3
0C  // 42 x17y63 INMUX plane 6,5
36  // 43 x17y63 INMUX plane 8,7
18  // 44 x17y63 INMUX plane 10,9
08  // 45 x17y63 INMUX plane 12,11
03  // 46 x17y64 INMUX plane 2,1
38  // 47 x17y64 INMUX plane 4,3
00  // 48 x17y64 INMUX plane 6,5
20  // 49 x17y64 INMUX plane 8,7
00  // 50 x17y64 INMUX plane 10,9
20  // 51 x17y64 INMUX plane 12,11
00  // 52 x18y63 INMUX plane 2,1
18  // 53 x18y63 INMUX plane 4,3
C0  // 54 x18y63 INMUX plane 6,5
40  // 55 x18y63 INMUX plane 8,7
C1  // 56 x18y63 INMUX plane 10,9
80  // 57 x18y63 INMUX plane 12,11
1A  // 58 x18y64 INMUX plane 2,1
06  // 59 x18y64 INMUX plane 4,3
F1  // 60 x18y64 INMUX plane 6,5
A9  // 61 x18y64 INMUX plane 8,7
E8  // 62 x18y64 INMUX plane 10,9
80  // 63 x18y64 INMUX plane 12,11
90  // 64 x18y64 SB_BIG plane 1
20  // 65 x18y64 SB_BIG plane 1
00  // 66 x18y64 SB_DRIVE plane 2,1
93  // 67 x18y64 SB_BIG plane 2
22  // 68 x18y64 SB_BIG plane 2
48  // 69 x18y64 SB_BIG plane 3
12  // 70 x18y64 SB_BIG plane 3
00  // 71 x18y64 SB_DRIVE plane 4,3
48  // 72 x18y64 SB_BIG plane 4
22  // 73 x18y64 SB_BIG plane 4
CE  // 74 x18y64 SB_BIG plane 5
34  // 75 x18y64 SB_BIG plane 5
00  // 76 x18y64 SB_DRIVE plane 6,5
96  // 77 x18y64 SB_BIG plane 6
22  // 78 x18y64 SB_BIG plane 6
48  // 79 x18y64 SB_BIG plane 7
10  // 80 x18y64 SB_BIG plane 7
00  // 81 x18y64 SB_DRIVE plane 8,7
41  // 82 x18y64 SB_BIG plane 8
12  // 83 x18y64 SB_BIG plane 8
71  // 84 x18y64 SB_BIG plane 9
12  // 85 x18y64 SB_BIG plane 9
00  // 86 x18y64 SB_DRIVE plane 10,9
48  // 87 x18y64 SB_BIG plane 10
12  // 88 x18y64 SB_BIG plane 10
48  // 89 x18y64 SB_BIG plane 11
12  // 90 x18y64 SB_BIG plane 11
00  // 91 x18y64 SB_DRIVE plane 12,11
48  // 92 x18y64 SB_BIG plane 12
12  // 93 x18y64 SB_BIG plane 12
94  // 94 x17y63 SB_SML plane 1
84  // 95 x17y63 SB_SML plane 2,1
2A  // 96 x17y63 SB_SML plane 2
28  // 97 x17y63 SB_SML plane 3
82  // 98 x17y63 SB_SML plane 4,3
22  // 99 x17y63 SB_SML plane 4
F1  // 100 x17y63 SB_SML plane 5
95  // 101 x17y63 SB_SML plane 6,5
51  // 102 x17y63 SB_SML plane 6
A8  // 103 x17y63 SB_SML plane 7
82  // 104 x17y63 SB_SML plane 8,7
2A  // 105 x17y63 SB_SML plane 8
B1  // 106 x17y63 SB_SML plane 9
82  // 107 x17y63 SB_SML plane 10,9
68  // 108 x17y63 SB_SML plane 10
A8  // 109 x17y63 SB_SML plane 11
B4  // 110 x17y63 SB_SML plane 12,11
53  // 111 x17y63 SB_SML plane 12
47 // -- CRC low byte
97 // -- CRC high byte


// Config Latches on x19y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 5FCE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
20 // y_sel: 63
AC // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 5FD6
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x19y63 CPE[0]  _a98  C_MX2a/D///    
00  //  1 x19y63 CPE[1]
00  //  2 x19y63 CPE[2]
00  //  3 x19y63 CPE[3]
00  //  4 x19y63 CPE[4]
00  //  5 x19y63 CPE[5]
00  //  6 x19y63 CPE[6]
00  //  7 x19y63 CPE[7]
00  //  8 x19y63 CPE[8]
00  //  9 x19y63 CPE[9]
00  // 10 x19y64 CPE[0]
00  // 11 x19y64 CPE[1]
00  // 12 x19y64 CPE[2]
00  // 13 x19y64 CPE[3]
00  // 14 x19y64 CPE[4]
00  // 15 x19y64 CPE[5]
00  // 16 x19y64 CPE[6]
00  // 17 x19y64 CPE[7]
00  // 18 x19y64 CPE[8]
00  // 19 x19y64 CPE[9]
00  // 20 x20y63 CPE[0]
00  // 21 x20y63 CPE[1]
00  // 22 x20y63 CPE[2]
00  // 23 x20y63 CPE[3]
00  // 24 x20y63 CPE[4]
00  // 25 x20y63 CPE[5]
00  // 26 x20y63 CPE[6]
00  // 27 x20y63 CPE[7]
00  // 28 x20y63 CPE[8]
00  // 29 x20y63 CPE[9]
00  // 30 x20y64 CPE[0]  _a286  C_AND/D///    
00  // 31 x20y64 CPE[1]
00  // 32 x20y64 CPE[2]
00  // 33 x20y64 CPE[3]
00  // 34 x20y64 CPE[4]
00  // 35 x20y64 CPE[5]
00  // 36 x20y64 CPE[6]
00  // 37 x20y64 CPE[7]
00  // 38 x20y64 CPE[8]
00  // 39 x20y64 CPE[9]
25  // 40 x19y63 INMUX plane 2,1
00  // 41 x19y63 INMUX plane 4,3
24  // 42 x19y63 INMUX plane 6,5
00  // 43 x19y63 INMUX plane 8,7
20  // 44 x19y63 INMUX plane 10,9
00  // 45 x19y63 INMUX plane 12,11
01  // 46 x19y64 INMUX plane 2,1
00  // 47 x19y64 INMUX plane 4,3
01  // 48 x19y64 INMUX plane 6,5
08  // 49 x19y64 INMUX plane 8,7
01  // 50 x19y64 INMUX plane 10,9
00  // 51 x19y64 INMUX plane 12,11
00  // 52 x20y63 INMUX plane 2,1
00  // 53 x20y63 INMUX plane 4,3
00  // 54 x20y63 INMUX plane 6,5
40  // 55 x20y63 INMUX plane 8,7
00  // 56 x20y63 INMUX plane 10,9
40  // 57 x20y63 INMUX plane 12,11
05  // 58 x20y64 INMUX plane 2,1
00  // 59 x20y64 INMUX plane 4,3
00  // 60 x20y64 INMUX plane 6,5
48  // 61 x20y64 INMUX plane 8,7
28  // 62 x20y64 INMUX plane 10,9
40  // 63 x20y64 INMUX plane 12,11
48  // 64 x19y63 SB_BIG plane 1
12  // 65 x19y63 SB_BIG plane 1
00  // 66 x19y63 SB_DRIVE plane 2,1
00  // 67 x19y63 SB_BIG plane 2
00  // 68 x19y63 SB_BIG plane 2
00  // 69 x19y63 SB_BIG plane 3
00  // 70 x19y63 SB_BIG plane 3
40  // 71 x19y63 SB_DRIVE plane 4,3
48  // 72 x19y63 SB_BIG plane 4
10  // 73 x19y63 SB_BIG plane 4
48  // 74 x19y63 SB_BIG plane 5
10  // 75 x19y63 SB_BIG plane 5
00  // 76 x19y63 SB_DRIVE plane 6,5
C0  // 77 x19y63 SB_BIG plane 6
00  // 78 x19y63 SB_BIG plane 6
00  // 79 x19y63 SB_BIG plane 7
00  // 80 x19y63 SB_BIG plane 7
00  // 81 x19y63 SB_DRIVE plane 8,7
48  // 82 x19y63 SB_BIG plane 8
12  // 83 x19y63 SB_BIG plane 8
00  // 84 x19y63 SB_BIG plane 9
00  // 85 x19y63 SB_BIG plane 9
00  // 86 x19y63 SB_DRIVE plane 10,9
00  // 87 x19y63 SB_BIG plane 10
00  // 88 x19y63 SB_BIG plane 10
00  // 89 x19y63 SB_BIG plane 11
00  // 90 x19y63 SB_BIG plane 11
00  // 91 x19y63 SB_DRIVE plane 12,11
00  // 92 x19y63 SB_BIG plane 12
00  // 93 x19y63 SB_BIG plane 12
C3  // 94 x20y64 SB_SML plane 1
04  // 95 x20y64 SB_SML plane 2,1
00  // 96 x20y64 SB_SML plane 2
00  // 97 x20y64 SB_SML plane 3
80  // 98 x20y64 SB_SML plane 4,3
2A  // 99 x20y64 SB_SML plane 4
A8  // 100 x20y64 SB_SML plane 5
02  // 101 x20y64 SB_SML plane 6,5
00  // 102 x20y64 SB_SML plane 6
00  // 103 x20y64 SB_SML plane 7
00  // 104 x20y64 SB_SML plane 8,7
53  // 105 x20y64 SB_SML plane 8
00  // 106 x20y64 SB_SML plane 9
40  // 107 x20y64 SB_SML plane 10,9
20  // 108 x20y64 SB_SML plane 10
E4 // -- CRC low byte
E3 // -- CRC high byte


// Config Latches on x21y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6049     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
20 // y_sel: 63
74 // -- CRC low byte
39 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6051
5F // Length: 95
EF // -- CRC low byte
92 // -- CRC high byte
00  //  0 x21y63 CPE[0]
00  //  1 x21y63 CPE[1]
00  //  2 x21y63 CPE[2]
00  //  3 x21y63 CPE[3]
00  //  4 x21y63 CPE[4]
00  //  5 x21y63 CPE[5]
00  //  6 x21y63 CPE[6]
00  //  7 x21y63 CPE[7]
00  //  8 x21y63 CPE[8]
00  //  9 x21y63 CPE[9]
00  // 10 x21y64 CPE[0]
00  // 11 x21y64 CPE[1]
00  // 12 x21y64 CPE[2]
00  // 13 x21y64 CPE[3]
00  // 14 x21y64 CPE[4]
00  // 15 x21y64 CPE[5]
00  // 16 x21y64 CPE[6]
00  // 17 x21y64 CPE[7]
00  // 18 x21y64 CPE[8]
00  // 19 x21y64 CPE[9]
00  // 20 x22y63 CPE[0]
00  // 21 x22y63 CPE[1]
00  // 22 x22y63 CPE[2]
00  // 23 x22y63 CPE[3]
00  // 24 x22y63 CPE[4]
00  // 25 x22y63 CPE[5]
00  // 26 x22y63 CPE[6]
00  // 27 x22y63 CPE[7]
00  // 28 x22y63 CPE[8]
00  // 29 x22y63 CPE[9]
00  // 30 x22y64 CPE[0]
00  // 31 x22y64 CPE[1]
00  // 32 x22y64 CPE[2]
00  // 33 x22y64 CPE[3]
00  // 34 x22y64 CPE[4]
00  // 35 x22y64 CPE[5]
00  // 36 x22y64 CPE[6]
00  // 37 x22y64 CPE[7]
00  // 38 x22y64 CPE[8]
00  // 39 x22y64 CPE[9]
00  // 40 x21y63 INMUX plane 2,1
00  // 41 x21y63 INMUX plane 4,3
00  // 42 x21y63 INMUX plane 6,5
00  // 43 x21y63 INMUX plane 8,7
00  // 44 x21y63 INMUX plane 10,9
00  // 45 x21y63 INMUX plane 12,11
02  // 46 x21y64 INMUX plane 2,1
00  // 47 x21y64 INMUX plane 4,3
00  // 48 x21y64 INMUX plane 6,5
08  // 49 x21y64 INMUX plane 8,7
00  // 50 x21y64 INMUX plane 10,9
00  // 51 x21y64 INMUX plane 12,11
00  // 52 x22y63 INMUX plane 2,1
00  // 53 x22y63 INMUX plane 4,3
00  // 54 x22y63 INMUX plane 6,5
00  // 55 x22y63 INMUX plane 8,7
00  // 56 x22y63 INMUX plane 10,9
00  // 57 x22y63 INMUX plane 12,11
01  // 58 x22y64 INMUX plane 2,1
00  // 59 x22y64 INMUX plane 4,3
00  // 60 x22y64 INMUX plane 6,5
08  // 61 x22y64 INMUX plane 8,7
00  // 62 x22y64 INMUX plane 10,9
00  // 63 x22y64 INMUX plane 12,11
10  // 64 x22y64 SB_BIG plane 1
00  // 65 x22y64 SB_BIG plane 1
00  // 66 x22y64 SB_DRIVE plane 2,1
00  // 67 x22y64 SB_BIG plane 2
00  // 68 x22y64 SB_BIG plane 2
00  // 69 x22y64 SB_BIG plane 3
00  // 70 x22y64 SB_BIG plane 3
00  // 71 x22y64 SB_DRIVE plane 4,3
00  // 72 x22y64 SB_BIG plane 4
00  // 73 x22y64 SB_BIG plane 4
00  // 74 x22y64 SB_BIG plane 5
00  // 75 x22y64 SB_BIG plane 5
00  // 76 x22y64 SB_DRIVE plane 6,5
00  // 77 x22y64 SB_BIG plane 6
00  // 78 x22y64 SB_BIG plane 6
00  // 79 x22y64 SB_BIG plane 7
00  // 80 x22y64 SB_BIG plane 7
00  // 81 x22y64 SB_DRIVE plane 8,7
00  // 82 x22y64 SB_BIG plane 8
00  // 83 x22y64 SB_BIG plane 8
00  // 84 x22y64 SB_BIG plane 9
00  // 85 x22y64 SB_BIG plane 9
00  // 86 x22y64 SB_DRIVE plane 10,9
00  // 87 x22y64 SB_BIG plane 10
00  // 88 x22y64 SB_BIG plane 10
00  // 89 x22y64 SB_BIG plane 11
00  // 90 x22y64 SB_BIG plane 11
00  // 91 x22y64 SB_DRIVE plane 12,11
00  // 92 x22y64 SB_BIG plane 12
00  // 93 x22y64 SB_BIG plane 12
24  // 94 x21y63 SB_SML plane 1
BD // -- CRC low byte
26 // -- CRC high byte


// Config Latches on x23y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 60B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
20 // y_sel: 63
7C // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 60BE
3B // Length: 59
CD // -- CRC low byte
B7 // -- CRC high byte
00  //  0 x23y63 CPE[0]
00  //  1 x23y63 CPE[1]
00  //  2 x23y63 CPE[2]
00  //  3 x23y63 CPE[3]
00  //  4 x23y63 CPE[4]
00  //  5 x23y63 CPE[5]
00  //  6 x23y63 CPE[6]
00  //  7 x23y63 CPE[7]
00  //  8 x23y63 CPE[8]
00  //  9 x23y63 CPE[9]
00  // 10 x23y64 CPE[0]
00  // 11 x23y64 CPE[1]
00  // 12 x23y64 CPE[2]
00  // 13 x23y64 CPE[3]
00  // 14 x23y64 CPE[4]
00  // 15 x23y64 CPE[5]
00  // 16 x23y64 CPE[6]
00  // 17 x23y64 CPE[7]
00  // 18 x23y64 CPE[8]
00  // 19 x23y64 CPE[9]
00  // 20 x24y63 CPE[0]
00  // 21 x24y63 CPE[1]
00  // 22 x24y63 CPE[2]
00  // 23 x24y63 CPE[3]
00  // 24 x24y63 CPE[4]
00  // 25 x24y63 CPE[5]
00  // 26 x24y63 CPE[6]
00  // 27 x24y63 CPE[7]
00  // 28 x24y63 CPE[8]
00  // 29 x24y63 CPE[9]
00  // 30 x24y64 CPE[0]
00  // 31 x24y64 CPE[1]
00  // 32 x24y64 CPE[2]
00  // 33 x24y64 CPE[3]
00  // 34 x24y64 CPE[4]
00  // 35 x24y64 CPE[5]
00  // 36 x24y64 CPE[6]
00  // 37 x24y64 CPE[7]
00  // 38 x24y64 CPE[8]
00  // 39 x24y64 CPE[9]
00  // 40 x23y63 INMUX plane 2,1
00  // 41 x23y63 INMUX plane 4,3
00  // 42 x23y63 INMUX plane 6,5
00  // 43 x23y63 INMUX plane 8,7
00  // 44 x23y63 INMUX plane 10,9
00  // 45 x23y63 INMUX plane 12,11
01  // 46 x23y64 INMUX plane 2,1
00  // 47 x23y64 INMUX plane 4,3
00  // 48 x23y64 INMUX plane 6,5
00  // 49 x23y64 INMUX plane 8,7
00  // 50 x23y64 INMUX plane 10,9
00  // 51 x23y64 INMUX plane 12,11
00  // 52 x24y63 INMUX plane 2,1
00  // 53 x24y63 INMUX plane 4,3
00  // 54 x24y63 INMUX plane 6,5
00  // 55 x24y63 INMUX plane 8,7
00  // 56 x24y63 INMUX plane 10,9
00  // 57 x24y63 INMUX plane 12,11
01  // 58 x24y64 INMUX plane 2,1
D6 // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x161y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 60FF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
20 // y_sel: 63
F3 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6107
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y63
00  // 14 right_edge_EN1 at x163y63
00  // 15 right_edge_EN2 at x163y63
00  // 16 right_edge_EN0 at x163y64
00  // 17 right_edge_EN1 at x163y64
00  // 18 right_edge_EN2 at x163y64
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y64 SB_BIG plane 1
12  // 65 x162y64 SB_BIG plane 1
00  // 66 x162y64 SB_DRIVE plane 2,1
48  // 67 x162y64 SB_BIG plane 2
12  // 68 x162y64 SB_BIG plane 2
48  // 69 x162y64 SB_BIG plane 3
12  // 70 x162y64 SB_BIG plane 3
00  // 71 x162y64 SB_DRIVE plane 4,3
48  // 72 x162y64 SB_BIG plane 4
12  // 73 x162y64 SB_BIG plane 4
48  // 74 x162y64 SB_BIG plane 5
12  // 75 x162y64 SB_BIG plane 5
00  // 76 x162y64 SB_DRIVE plane 6,5
48  // 77 x162y64 SB_BIG plane 6
12  // 78 x162y64 SB_BIG plane 6
48  // 79 x162y64 SB_BIG plane 7
12  // 80 x162y64 SB_BIG plane 7
00  // 81 x162y64 SB_DRIVE plane 8,7
48  // 82 x162y64 SB_BIG plane 8
12  // 83 x162y64 SB_BIG plane 8
48  // 84 x162y64 SB_BIG plane 9
12  // 85 x162y64 SB_BIG plane 9
00  // 86 x162y64 SB_DRIVE plane 10,9
48  // 87 x162y64 SB_BIG plane 10
12  // 88 x162y64 SB_BIG plane 10
48  // 89 x162y64 SB_BIG plane 11
12  // 90 x162y64 SB_BIG plane 11
00  // 91 x162y64 SB_DRIVE plane 12,11
48  // 92 x162y64 SB_BIG plane 12
12  // 93 x162y64 SB_BIG plane 12
A8  // 94 x161y63 SB_SML plane 1
82  // 95 x161y63 SB_SML plane 2,1
2A  // 96 x161y63 SB_SML plane 2
A8  // 97 x161y63 SB_SML plane 3
82  // 98 x161y63 SB_SML plane 4,3
2A  // 99 x161y63 SB_SML plane 4
A8  // 100 x161y63 SB_SML plane 5
82  // 101 x161y63 SB_SML plane 6,5
2A  // 102 x161y63 SB_SML plane 6
A8  // 103 x161y63 SB_SML plane 7
82  // 104 x161y63 SB_SML plane 8,7
2A  // 105 x161y63 SB_SML plane 8
A8  // 106 x161y63 SB_SML plane 9
82  // 107 x161y63 SB_SML plane 10,9
2A  // 108 x161y63 SB_SML plane 10
A8  // 109 x161y63 SB_SML plane 11
82  // 110 x161y63 SB_SML plane 12,11
2A  // 111 x161y63 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 617D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
21 // y_sel: 65
55 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6185
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y65
00  // 14 left_edge_EN1 at x-2y65
00  // 15 left_edge_EN2 at x-2y65
00  // 16 left_edge_EN0 at x-2y66
00  // 17 left_edge_EN1 at x-2y66
00  // 18 left_edge_EN2 at x-2y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y66 SB_BIG plane 1
12  // 65 x0y66 SB_BIG plane 1
00  // 66 x0y66 SB_DRIVE plane 2,1
48  // 67 x0y66 SB_BIG plane 2
12  // 68 x0y66 SB_BIG plane 2
48  // 69 x0y66 SB_BIG plane 3
12  // 70 x0y66 SB_BIG plane 3
00  // 71 x0y66 SB_DRIVE plane 4,3
48  // 72 x0y66 SB_BIG plane 4
12  // 73 x0y66 SB_BIG plane 4
48  // 74 x0y66 SB_BIG plane 5
12  // 75 x0y66 SB_BIG plane 5
00  // 76 x0y66 SB_DRIVE plane 6,5
48  // 77 x0y66 SB_BIG plane 6
12  // 78 x0y66 SB_BIG plane 6
48  // 79 x0y66 SB_BIG plane 7
12  // 80 x0y66 SB_BIG plane 7
00  // 81 x0y66 SB_DRIVE plane 8,7
48  // 82 x0y66 SB_BIG plane 8
12  // 83 x0y66 SB_BIG plane 8
79  // 84 x0y66 SB_BIG plane 9
12  // 85 x0y66 SB_BIG plane 9
01  // 86 x0y66 SB_DRIVE plane 10,9
48  // 87 x0y66 SB_BIG plane 10
12  // 88 x0y66 SB_BIG plane 10
48  // 89 x0y66 SB_BIG plane 11
12  // 90 x0y66 SB_BIG plane 11
00  // 91 x0y66 SB_DRIVE plane 12,11
48  // 92 x0y66 SB_BIG plane 12
12  // 93 x0y66 SB_BIG plane 12
A8  // 94 x-1y65 SB_SML plane 1
82  // 95 x-1y65 SB_SML plane 2,1
2A  // 96 x-1y65 SB_SML plane 2
A8  // 97 x-1y65 SB_SML plane 3
82  // 98 x-1y65 SB_SML plane 4,3
2A  // 99 x-1y65 SB_SML plane 4
A8  // 100 x-1y65 SB_SML plane 5
82  // 101 x-1y65 SB_SML plane 6,5
2A  // 102 x-1y65 SB_SML plane 6
A8  // 103 x-1y65 SB_SML plane 7
82  // 104 x-1y65 SB_SML plane 8,7
2A  // 105 x-1y65 SB_SML plane 8
A8  // 106 x-1y65 SB_SML plane 9
82  // 107 x-1y65 SB_SML plane 10,9
2A  // 108 x-1y65 SB_SML plane 10
A8  // 109 x-1y65 SB_SML plane 11
82  // 110 x-1y65 SB_SML plane 12,11
2A  // 111 x-1y65 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 61FB     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
21 // y_sel: 65
8D // -- CRC low byte
D5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6203
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y65 CPE[0]
00  //  1 x1y65 CPE[1]
00  //  2 x1y65 CPE[2]
00  //  3 x1y65 CPE[3]
00  //  4 x1y65 CPE[4]
00  //  5 x1y65 CPE[5]
00  //  6 x1y65 CPE[6]
00  //  7 x1y65 CPE[7]
00  //  8 x1y65 CPE[8]
00  //  9 x1y65 CPE[9]
00  // 10 x1y66 CPE[0]
00  // 11 x1y66 CPE[1]
00  // 12 x1y66 CPE[2]
00  // 13 x1y66 CPE[3]
00  // 14 x1y66 CPE[4]
00  // 15 x1y66 CPE[5]
00  // 16 x1y66 CPE[6]
00  // 17 x1y66 CPE[7]
00  // 18 x1y66 CPE[8]
00  // 19 x1y66 CPE[9]
00  // 20 x2y65 CPE[0]
00  // 21 x2y65 CPE[1]
00  // 22 x2y65 CPE[2]
00  // 23 x2y65 CPE[3]
00  // 24 x2y65 CPE[4]
00  // 25 x2y65 CPE[5]
00  // 26 x2y65 CPE[6]
00  // 27 x2y65 CPE[7]
00  // 28 x2y65 CPE[8]
00  // 29 x2y65 CPE[9]
00  // 30 x2y66 CPE[0]
00  // 31 x2y66 CPE[1]
00  // 32 x2y66 CPE[2]
00  // 33 x2y66 CPE[3]
00  // 34 x2y66 CPE[4]
00  // 35 x2y66 CPE[5]
00  // 36 x2y66 CPE[6]
00  // 37 x2y66 CPE[7]
00  // 38 x2y66 CPE[8]
00  // 39 x2y66 CPE[9]
00  // 40 x1y65 INMUX plane 2,1
00  // 41 x1y65 INMUX plane 4,3
00  // 42 x1y65 INMUX plane 6,5
00  // 43 x1y65 INMUX plane 8,7
00  // 44 x1y65 INMUX plane 10,9
00  // 45 x1y65 INMUX plane 12,11
00  // 46 x1y66 INMUX plane 2,1
00  // 47 x1y66 INMUX plane 4,3
00  // 48 x1y66 INMUX plane 6,5
00  // 49 x1y66 INMUX plane 8,7
01  // 50 x1y66 INMUX plane 10,9
00  // 51 x1y66 INMUX plane 12,11
00  // 52 x2y65 INMUX plane 2,1
00  // 53 x2y65 INMUX plane 4,3
00  // 54 x2y65 INMUX plane 6,5
00  // 55 x2y65 INMUX plane 8,7
01  // 56 x2y65 INMUX plane 10,9
00  // 57 x2y65 INMUX plane 12,11
00  // 58 x2y66 INMUX plane 2,1
00  // 59 x2y66 INMUX plane 4,3
00  // 60 x2y66 INMUX plane 6,5
00  // 61 x2y66 INMUX plane 8,7
01  // 62 x2y66 INMUX plane 10,9
00  // 63 x2y66 INMUX plane 12,11
00  // 64 x1y65 SB_BIG plane 1
00  // 65 x1y65 SB_BIG plane 1
00  // 66 x1y65 SB_DRIVE plane 2,1
00  // 67 x1y65 SB_BIG plane 2
00  // 68 x1y65 SB_BIG plane 2
00  // 69 x1y65 SB_BIG plane 3
00  // 70 x1y65 SB_BIG plane 3
00  // 71 x1y65 SB_DRIVE plane 4,3
00  // 72 x1y65 SB_BIG plane 4
00  // 73 x1y65 SB_BIG plane 4
00  // 74 x1y65 SB_BIG plane 5
00  // 75 x1y65 SB_BIG plane 5
00  // 76 x1y65 SB_DRIVE plane 6,5
00  // 77 x1y65 SB_BIG plane 6
00  // 78 x1y65 SB_BIG plane 6
00  // 79 x1y65 SB_BIG plane 7
00  // 80 x1y65 SB_BIG plane 7
00  // 81 x1y65 SB_DRIVE plane 8,7
00  // 82 x1y65 SB_BIG plane 8
00  // 83 x1y65 SB_BIG plane 8
39  // 84 x1y65 SB_BIG plane 9
A2 // -- CRC low byte
53 // -- CRC high byte


// Config Latches on x3y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 625E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
21 // y_sel: 65
E5 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6266
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x3y65 CPE[0]
00  //  1 x3y65 CPE[1]
00  //  2 x3y65 CPE[2]
00  //  3 x3y65 CPE[3]
00  //  4 x3y65 CPE[4]
00  //  5 x3y65 CPE[5]
00  //  6 x3y65 CPE[6]
00  //  7 x3y65 CPE[7]
00  //  8 x3y65 CPE[8]
00  //  9 x3y65 CPE[9]
00  // 10 x3y66 CPE[0]
00  // 11 x3y66 CPE[1]
00  // 12 x3y66 CPE[2]
00  // 13 x3y66 CPE[3]
00  // 14 x3y66 CPE[4]
00  // 15 x3y66 CPE[5]
00  // 16 x3y66 CPE[6]
00  // 17 x3y66 CPE[7]
00  // 18 x3y66 CPE[8]
00  // 19 x3y66 CPE[9]
00  // 20 x4y65 CPE[0]
00  // 21 x4y65 CPE[1]
00  // 22 x4y65 CPE[2]
00  // 23 x4y65 CPE[3]
00  // 24 x4y65 CPE[4]
00  // 25 x4y65 CPE[5]
00  // 26 x4y65 CPE[6]
00  // 27 x4y65 CPE[7]
00  // 28 x4y65 CPE[8]
00  // 29 x4y65 CPE[9]
00  // 30 x4y66 CPE[0]
00  // 31 x4y66 CPE[1]
00  // 32 x4y66 CPE[2]
00  // 33 x4y66 CPE[3]
00  // 34 x4y66 CPE[4]
00  // 35 x4y66 CPE[5]
00  // 36 x4y66 CPE[6]
00  // 37 x4y66 CPE[7]
00  // 38 x4y66 CPE[8]
00  // 39 x4y66 CPE[9]
00  // 40 x3y65 INMUX plane 2,1
00  // 41 x3y65 INMUX plane 4,3
00  // 42 x3y65 INMUX plane 6,5
00  // 43 x3y65 INMUX plane 8,7
01  // 44 x3y65 INMUX plane 10,9
00  // 45 x3y65 INMUX plane 12,11
00  // 46 x3y66 INMUX plane 2,1
00  // 47 x3y66 INMUX plane 4,3
00  // 48 x3y66 INMUX plane 6,5
00  // 49 x3y66 INMUX plane 8,7
00  // 50 x3y66 INMUX plane 10,9
00  // 51 x3y66 INMUX plane 12,11
00  // 52 x4y65 INMUX plane 2,1
00  // 53 x4y65 INMUX plane 4,3
00  // 54 x4y65 INMUX plane 6,5
00  // 55 x4y65 INMUX plane 8,7
01  // 56 x4y65 INMUX plane 10,9
00  // 57 x4y65 INMUX plane 12,11
00  // 58 x4y66 INMUX plane 2,1
10  // 59 x4y66 INMUX plane 4,3
00  // 60 x4y66 INMUX plane 6,5
00  // 61 x4y66 INMUX plane 8,7
00  // 62 x4y66 INMUX plane 10,9
00  // 63 x4y66 INMUX plane 12,11
00  // 64 x4y66 SB_BIG plane 1
00  // 65 x4y66 SB_BIG plane 1
00  // 66 x4y66 SB_DRIVE plane 2,1
00  // 67 x4y66 SB_BIG plane 2
00  // 68 x4y66 SB_BIG plane 2
00  // 69 x4y66 SB_BIG plane 3
00  // 70 x4y66 SB_BIG plane 3
00  // 71 x4y66 SB_DRIVE plane 4,3
00  // 72 x4y66 SB_BIG plane 4
00  // 73 x4y66 SB_BIG plane 4
00  // 74 x4y66 SB_BIG plane 5
00  // 75 x4y66 SB_BIG plane 5
00  // 76 x4y66 SB_DRIVE plane 6,5
00  // 77 x4y66 SB_BIG plane 6
00  // 78 x4y66 SB_BIG plane 6
00  // 79 x4y66 SB_BIG plane 7
00  // 80 x4y66 SB_BIG plane 7
00  // 81 x4y66 SB_DRIVE plane 8,7
00  // 82 x4y66 SB_BIG plane 8
00  // 83 x4y66 SB_BIG plane 8
19  // 84 x4y66 SB_BIG plane 9
00  // 85 x4y66 SB_BIG plane 9
00  // 86 x4y66 SB_DRIVE plane 10,9
00  // 87 x4y66 SB_BIG plane 10
00  // 88 x4y66 SB_BIG plane 10
02  // 89 x4y66 SB_BIG plane 11
16  // 90 x4y66 SB_BIG plane 11
00  // 91 x4y66 SB_DRIVE plane 12,11
00  // 92 x4y66 SB_BIG plane 12
00  // 93 x4y66 SB_BIG plane 12
00  // 94 x3y65 SB_SML plane 1
00  // 95 x3y65 SB_SML plane 2,1
00  // 96 x3y65 SB_SML plane 2
00  // 97 x3y65 SB_SML plane 3
00  // 98 x3y65 SB_SML plane 4,3
00  // 99 x3y65 SB_SML plane 4
00  // 100 x3y65 SB_SML plane 5
00  // 101 x3y65 SB_SML plane 6,5
00  // 102 x3y65 SB_SML plane 6
00  // 103 x3y65 SB_SML plane 7
00  // 104 x3y65 SB_SML plane 8,7
00  // 105 x3y65 SB_SML plane 8
11  // 106 x3y65 SB_SML plane 9
AA // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x5y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 62D7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
21 // y_sel: 65
3D // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 62DF
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x5y65 CPE[0]  net1 = net2: _a39  C_AND/D//AND/D
00  //  1 x5y65 CPE[1]
00  //  2 x5y65 CPE[2]
00  //  3 x5y65 CPE[3]
00  //  4 x5y65 CPE[4]
00  //  5 x5y65 CPE[5]
00  //  6 x5y65 CPE[6]
00  //  7 x5y65 CPE[7]
00  //  8 x5y65 CPE[8]
00  //  9 x5y65 CPE[9]
00  // 10 x5y66 CPE[0]  net1 = net2: _a42  C_AND/D//AND/D
00  // 11 x5y66 CPE[1]
00  // 12 x5y66 CPE[2]
00  // 13 x5y66 CPE[3]
00  // 14 x5y66 CPE[4]
00  // 15 x5y66 CPE[5]
00  // 16 x5y66 CPE[6]
00  // 17 x5y66 CPE[7]
00  // 18 x5y66 CPE[8]
00  // 19 x5y66 CPE[9]
00  // 20 x6y65 CPE[0]
00  // 21 x6y65 CPE[1]
00  // 22 x6y65 CPE[2]
00  // 23 x6y65 CPE[3]
00  // 24 x6y65 CPE[4]
00  // 25 x6y65 CPE[5]
00  // 26 x6y65 CPE[6]
00  // 27 x6y65 CPE[7]
00  // 28 x6y65 CPE[8]
00  // 29 x6y65 CPE[9]
00  // 30 x6y66 CPE[0]
00  // 31 x6y66 CPE[1]
00  // 32 x6y66 CPE[2]
00  // 33 x6y66 CPE[3]
00  // 34 x6y66 CPE[4]
00  // 35 x6y66 CPE[5]
00  // 36 x6y66 CPE[6]
00  // 37 x6y66 CPE[7]
00  // 38 x6y66 CPE[8]
00  // 39 x6y66 CPE[9]
10  // 40 x5y65 INMUX plane 2,1
28  // 41 x5y65 INMUX plane 4,3
10  // 42 x5y65 INMUX plane 6,5
30  // 43 x5y65 INMUX plane 8,7
28  // 44 x5y65 INMUX plane 10,9
00  // 45 x5y65 INMUX plane 12,11
28  // 46 x5y66 INMUX plane 2,1
10  // 47 x5y66 INMUX plane 4,3
28  // 48 x5y66 INMUX plane 6,5
30  // 49 x5y66 INMUX plane 8,7
28  // 50 x5y66 INMUX plane 10,9
00  // 51 x5y66 INMUX plane 12,11
08  // 52 x6y65 INMUX plane 2,1
28  // 53 x6y65 INMUX plane 4,3
01  // 54 x6y65 INMUX plane 6,5
80  // 55 x6y65 INMUX plane 8,7
80  // 56 x6y65 INMUX plane 10,9
80  // 57 x6y65 INMUX plane 12,11
00  // 58 x6y66 INMUX plane 2,1
10  // 59 x6y66 INMUX plane 4,3
00  // 60 x6y66 INMUX plane 6,5
80  // 61 x6y66 INMUX plane 8,7
89  // 62 x6y66 INMUX plane 10,9
80  // 63 x6y66 INMUX plane 12,11
48  // 64 x5y65 SB_BIG plane 1
12  // 65 x5y65 SB_BIG plane 1
00  // 66 x5y65 SB_DRIVE plane 2,1
41  // 67 x5y65 SB_BIG plane 2
12  // 68 x5y65 SB_BIG plane 2
00  // 69 x5y65 SB_BIG plane 3
00  // 70 x5y65 SB_BIG plane 3
00  // 71 x5y65 SB_DRIVE plane 4,3
00  // 72 x5y65 SB_BIG plane 4
20  // 73 x5y65 SB_BIG plane 4
82  // 74 x5y65 SB_BIG plane 5
16  // 75 x5y65 SB_BIG plane 5
00  // 76 x5y65 SB_DRIVE plane 6,5
08  // 77 x5y65 SB_BIG plane 6
02  // 78 x5y65 SB_BIG plane 6
00  // 79 x5y65 SB_BIG plane 7
00  // 80 x5y65 SB_BIG plane 7
00  // 81 x5y65 SB_DRIVE plane 8,7
00  // 82 x5y65 SB_BIG plane 8
00  // 83 x5y65 SB_BIG plane 8
01  // 84 x5y65 SB_BIG plane 9
00  // 85 x5y65 SB_BIG plane 9
04  // 86 x5y65 SB_DRIVE plane 10,9
00  // 87 x5y65 SB_BIG plane 10
00  // 88 x5y65 SB_BIG plane 10
00  // 89 x5y65 SB_BIG plane 11
00  // 90 x5y65 SB_BIG plane 11
00  // 91 x5y65 SB_DRIVE plane 12,11
04  // 92 x5y65 SB_BIG plane 12
10  // 93 x5y65 SB_BIG plane 12
A1  // 94 x6y66 SB_SML plane 1
22  // 95 x6y66 SB_SML plane 2,1
3D  // 96 x6y66 SB_SML plane 2
04  // 97 x6y66 SB_SML plane 3
02  // 98 x6y66 SB_SML plane 4,3
10  // 99 x6y66 SB_SML plane 4
A1  // 100 x6y66 SB_SML plane 5
22  // 101 x6y66 SB_SML plane 6,5
28  // 102 x6y66 SB_SML plane 6
00  // 103 x6y66 SB_SML plane 7
00  // 104 x6y66 SB_SML plane 8,7
00  // 105 x6y66 SB_SML plane 8
0E  // 106 x6y66 SB_SML plane 9
00  // 107 x6y66 SB_SML plane 10,9
04  // 108 x6y66 SB_SML plane 10
00  // 109 x6y66 SB_SML plane 11
20  // 110 x6y66 SB_SML plane 12,11
18  // 111 x6y66 SB_SML plane 12
69 // -- CRC low byte
02 // -- CRC high byte


// Config Latches on x7y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6355     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
21 // y_sel: 65
35 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 635D
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x7y65 CPE[0]  net1 = net2: _a187  C_ADDF2///ADDF2/
00  //  1 x7y65 CPE[1]
00  //  2 x7y65 CPE[2]
00  //  3 x7y65 CPE[3]
00  //  4 x7y65 CPE[4]
00  //  5 x7y65 CPE[5]
00  //  6 x7y65 CPE[6]
00  //  7 x7y65 CPE[7]
00  //  8 x7y65 CPE[8]
00  //  9 x7y65 CPE[9]
00  // 10 x7y66 CPE[0]  net1 = net2: _a189  C_ADDF2///ADDF2/
00  // 11 x7y66 CPE[1]
00  // 12 x7y66 CPE[2]
00  // 13 x7y66 CPE[3]
00  // 14 x7y66 CPE[4]
00  // 15 x7y66 CPE[5]
00  // 16 x7y66 CPE[6]
00  // 17 x7y66 CPE[7]
00  // 18 x7y66 CPE[8]
00  // 19 x7y66 CPE[9]
00  // 20 x8y65 CPE[0]  net1 = net2: _a173  C_ADDF2///ADDF2/
00  // 21 x8y65 CPE[1]
00  // 22 x8y65 CPE[2]
00  // 23 x8y65 CPE[3]
00  // 24 x8y65 CPE[4]
00  // 25 x8y65 CPE[5]
00  // 26 x8y65 CPE[6]
00  // 27 x8y65 CPE[7]
00  // 28 x8y65 CPE[8]
00  // 29 x8y65 CPE[9]
00  // 30 x8y66 CPE[0]  net1 = net2: _a160  C_ADDF2///ADDF2/
00  // 31 x8y66 CPE[1]
00  // 32 x8y66 CPE[2]
00  // 33 x8y66 CPE[3]
00  // 34 x8y66 CPE[4]
00  // 35 x8y66 CPE[5]
00  // 36 x8y66 CPE[6]
00  // 37 x8y66 CPE[7]
00  // 38 x8y66 CPE[8]
00  // 39 x8y66 CPE[9]
1D  // 40 x7y65 INMUX plane 2,1
15  // 41 x7y65 INMUX plane 4,3
0E  // 42 x7y65 INMUX plane 6,5
00  // 43 x7y65 INMUX plane 8,7
00  // 44 x7y65 INMUX plane 10,9
01  // 45 x7y65 INMUX plane 12,11
00  // 46 x7y66 INMUX plane 2,1
10  // 47 x7y66 INMUX plane 4,3
00  // 48 x7y66 INMUX plane 6,5
00  // 49 x7y66 INMUX plane 8,7
01  // 50 x7y66 INMUX plane 10,9
00  // 51 x7y66 INMUX plane 12,11
07  // 52 x8y65 INMUX plane 2,1
00  // 53 x8y65 INMUX plane 4,3
05  // 54 x8y65 INMUX plane 6,5
01  // 55 x8y65 INMUX plane 8,7
04  // 56 x8y65 INMUX plane 10,9
02  // 57 x8y65 INMUX plane 12,11
25  // 58 x8y66 INMUX plane 2,1
05  // 59 x8y66 INMUX plane 4,3
39  // 60 x8y66 INMUX plane 6,5
00  // 61 x8y66 INMUX plane 8,7
29  // 62 x8y66 INMUX plane 10,9
00  // 63 x8y66 INMUX plane 12,11
48  // 64 x8y66 SB_BIG plane 1
12  // 65 x8y66 SB_BIG plane 1
00  // 66 x8y66 SB_DRIVE plane 2,1
48  // 67 x8y66 SB_BIG plane 2
12  // 68 x8y66 SB_BIG plane 2
48  // 69 x8y66 SB_BIG plane 3
12  // 70 x8y66 SB_BIG plane 3
00  // 71 x8y66 SB_DRIVE plane 4,3
94  // 72 x8y66 SB_BIG plane 4
22  // 73 x8y66 SB_BIG plane 4
12  // 74 x8y66 SB_BIG plane 5
12  // 75 x8y66 SB_BIG plane 5
00  // 76 x8y66 SB_DRIVE plane 6,5
48  // 77 x8y66 SB_BIG plane 6
12  // 78 x8y66 SB_BIG plane 6
48  // 79 x8y66 SB_BIG plane 7
12  // 80 x8y66 SB_BIG plane 7
00  // 81 x8y66 SB_DRIVE plane 8,7
48  // 82 x8y66 SB_BIG plane 8
12  // 83 x8y66 SB_BIG plane 8
61  // 84 x8y66 SB_BIG plane 9
22  // 85 x8y66 SB_BIG plane 9
00  // 86 x8y66 SB_DRIVE plane 10,9
48  // 87 x8y66 SB_BIG plane 10
12  // 88 x8y66 SB_BIG plane 10
48  // 89 x8y66 SB_BIG plane 11
14  // 90 x8y66 SB_BIG plane 11
00  // 91 x8y66 SB_DRIVE plane 12,11
48  // 92 x8y66 SB_BIG plane 12
12  // 93 x8y66 SB_BIG plane 12
A8  // 94 x7y65 SB_SML plane 1
82  // 95 x7y65 SB_SML plane 2,1
22  // 96 x7y65 SB_SML plane 2
A8  // 97 x7y65 SB_SML plane 3
82  // 98 x7y65 SB_SML plane 4,3
2A  // 99 x7y65 SB_SML plane 4
92  // 100 x7y65 SB_SML plane 5
82  // 101 x7y65 SB_SML plane 6,5
22  // 102 x7y65 SB_SML plane 6
4B  // 103 x7y65 SB_SML plane 7
87  // 104 x7y65 SB_SML plane 8,7
2A  // 105 x7y65 SB_SML plane 8
A8  // 106 x7y65 SB_SML plane 9
82  // 107 x7y65 SB_SML plane 10,9
2A  // 108 x7y65 SB_SML plane 10
A8  // 109 x7y65 SB_SML plane 11
86  // 110 x7y65 SB_SML plane 12,11
2A  // 111 x7y65 SB_SML plane 12
3A // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x9y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 63D3     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
21 // y_sel: 65
ED // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 63DB
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x9y65 CPE[0]  _a197  C_Route1////    _a47  C_///AND/
00  //  1 x9y65 CPE[1]
00  //  2 x9y65 CPE[2]
00  //  3 x9y65 CPE[3]
00  //  4 x9y65 CPE[4]
00  //  5 x9y65 CPE[5]
00  //  6 x9y65 CPE[6]
00  //  7 x9y65 CPE[7]
00  //  8 x9y65 CPE[8]
00  //  9 x9y65 CPE[9]
00  // 10 x9y66 CPE[0]  _a4  C_///AND/
00  // 11 x9y66 CPE[1]
00  // 12 x9y66 CPE[2]
00  // 13 x9y66 CPE[3]
00  // 14 x9y66 CPE[4]
00  // 15 x9y66 CPE[5]
00  // 16 x9y66 CPE[6]
00  // 17 x9y66 CPE[7]
00  // 18 x9y66 CPE[8]
00  // 19 x9y66 CPE[9]
00  // 20 x10y65 CPE[0]  _a27  C_AND////    _a299  C_///AND/D
00  // 21 x10y65 CPE[1]
00  // 22 x10y65 CPE[2]
00  // 23 x10y65 CPE[3]
00  // 24 x10y65 CPE[4]
00  // 25 x10y65 CPE[5]
00  // 26 x10y65 CPE[6]
00  // 27 x10y65 CPE[7]
00  // 28 x10y65 CPE[8]
00  // 29 x10y65 CPE[9]
00  // 30 x10y66 CPE[0]  _a298  C_AND/D///    _a20  C_///ORAND/
00  // 31 x10y66 CPE[1]
00  // 32 x10y66 CPE[2]
00  // 33 x10y66 CPE[3]
00  // 34 x10y66 CPE[4]
00  // 35 x10y66 CPE[5]
00  // 36 x10y66 CPE[6]
00  // 37 x10y66 CPE[7]
00  // 38 x10y66 CPE[8]
00  // 39 x10y66 CPE[9]
16  // 40 x9y65 INMUX plane 2,1
17  // 41 x9y65 INMUX plane 4,3
02  // 42 x9y65 INMUX plane 6,5
03  // 43 x9y65 INMUX plane 8,7
00  // 44 x9y65 INMUX plane 10,9
04  // 45 x9y65 INMUX plane 12,11
11  // 46 x9y66 INMUX plane 2,1
00  // 47 x9y66 INMUX plane 4,3
00  // 48 x9y66 INMUX plane 6,5
00  // 49 x9y66 INMUX plane 8,7
01  // 50 x9y66 INMUX plane 10,9
00  // 51 x9y66 INMUX plane 12,11
18  // 52 x10y65 INMUX plane 2,1
10  // 53 x10y65 INMUX plane 4,3
00  // 54 x10y65 INMUX plane 6,5
70  // 55 x10y65 INMUX plane 8,7
88  // 56 x10y65 INMUX plane 10,9
62  // 57 x10y65 INMUX plane 12,11
2B  // 58 x10y66 INMUX plane 2,1
28  // 59 x10y66 INMUX plane 4,3
01  // 60 x10y66 INMUX plane 6,5
45  // 61 x10y66 INMUX plane 8,7
88  // 62 x10y66 INMUX plane 10,9
C0  // 63 x10y66 INMUX plane 12,11
88  // 64 x9y65 SB_BIG plane 1
12  // 65 x9y65 SB_BIG plane 1
00  // 66 x9y65 SB_DRIVE plane 2,1
58  // 67 x9y65 SB_BIG plane 2
28  // 68 x9y65 SB_BIG plane 2
48  // 69 x9y65 SB_BIG plane 3
12  // 70 x9y65 SB_BIG plane 3
00  // 71 x9y65 SB_DRIVE plane 4,3
93  // 72 x9y65 SB_BIG plane 4
22  // 73 x9y65 SB_BIG plane 4
A4  // 74 x9y65 SB_BIG plane 5
10  // 75 x9y65 SB_BIG plane 5
00  // 76 x9y65 SB_DRIVE plane 6,5
41  // 77 x9y65 SB_BIG plane 6
12  // 78 x9y65 SB_BIG plane 6
12  // 79 x9y65 SB_BIG plane 7
12  // 80 x9y65 SB_BIG plane 7
00  // 81 x9y65 SB_DRIVE plane 8,7
02  // 82 x9y65 SB_BIG plane 8
12  // 83 x9y65 SB_BIG plane 8
61  // 84 x9y65 SB_BIG plane 9
12  // 85 x9y65 SB_BIG plane 9
00  // 86 x9y65 SB_DRIVE plane 10,9
48  // 87 x9y65 SB_BIG plane 10
12  // 88 x9y65 SB_BIG plane 10
48  // 89 x9y65 SB_BIG plane 11
04  // 90 x9y65 SB_BIG plane 11
00  // 91 x9y65 SB_DRIVE plane 12,11
89  // 92 x9y65 SB_BIG plane 12
24  // 93 x9y65 SB_BIG plane 12
A8  // 94 x10y66 SB_SML plane 1
10  // 95 x10y66 SB_SML plane 2,1
5C  // 96 x10y66 SB_SML plane 2
A8  // 97 x10y66 SB_SML plane 3
82  // 98 x10y66 SB_SML plane 4,3
2A  // 99 x10y66 SB_SML plane 4
C2  // 100 x10y66 SB_SML plane 5
25  // 101 x10y66 SB_SML plane 6,5
3D  // 102 x10y66 SB_SML plane 6
A8  // 103 x10y66 SB_SML plane 7
82  // 104 x10y66 SB_SML plane 8,7
2A  // 105 x10y66 SB_SML plane 8
B9  // 106 x10y66 SB_SML plane 9
22  // 107 x10y66 SB_SML plane 10,9
3F  // 108 x10y66 SB_SML plane 10
28  // 109 x10y66 SB_SML plane 11
82  // 110 x10y66 SB_SML plane 12,11
22  // 111 x10y66 SB_SML plane 12
57 // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x11y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6451     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
21 // y_sel: 65
85 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6459
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x11y65 CPE[0]  _a84  C_ORAND////    _a33  C_///AND/D
00  //  1 x11y65 CPE[1]
00  //  2 x11y65 CPE[2]
00  //  3 x11y65 CPE[3]
00  //  4 x11y65 CPE[4]
00  //  5 x11y65 CPE[5]
00  //  6 x11y65 CPE[6]
00  //  7 x11y65 CPE[7]
00  //  8 x11y65 CPE[8]
00  //  9 x11y65 CPE[9]
00  // 10 x11y66 CPE[0]  _a21  C_AND////    
00  // 11 x11y66 CPE[1]
00  // 12 x11y66 CPE[2]
00  // 13 x11y66 CPE[3]
00  // 14 x11y66 CPE[4]
00  // 15 x11y66 CPE[5]
00  // 16 x11y66 CPE[6]
00  // 17 x11y66 CPE[7]
00  // 18 x11y66 CPE[8]
00  // 19 x11y66 CPE[9]
00  // 20 x12y65 CPE[0]  _a357  C_////Bridge
00  // 21 x12y65 CPE[1]
00  // 22 x12y65 CPE[2]
00  // 23 x12y65 CPE[3]
00  // 24 x12y65 CPE[4]
00  // 25 x12y65 CPE[5]
00  // 26 x12y65 CPE[6]
00  // 27 x12y65 CPE[7]
00  // 28 x12y65 CPE[8]
00  // 29 x12y65 CPE[9]
00  // 30 x12y66 CPE[0]
00  // 31 x12y66 CPE[1]
00  // 32 x12y66 CPE[2]
00  // 33 x12y66 CPE[3]
00  // 34 x12y66 CPE[4]
00  // 35 x12y66 CPE[5]
00  // 36 x12y66 CPE[6]
00  // 37 x12y66 CPE[7]
00  // 38 x12y66 CPE[8]
00  // 39 x12y66 CPE[9]
2C  // 40 x11y65 INMUX plane 2,1
2D  // 41 x11y65 INMUX plane 4,3
28  // 42 x11y65 INMUX plane 6,5
3E  // 43 x11y65 INMUX plane 8,7
28  // 44 x11y65 INMUX plane 10,9
00  // 45 x11y65 INMUX plane 12,11
19  // 46 x11y66 INMUX plane 2,1
3F  // 47 x11y66 INMUX plane 4,3
0E  // 48 x11y66 INMUX plane 6,5
02  // 49 x11y66 INMUX plane 8,7
09  // 50 x11y66 INMUX plane 10,9
23  // 51 x11y66 INMUX plane 12,11
30  // 52 x12y65 INMUX plane 2,1
00  // 53 x12y65 INMUX plane 4,3
69  // 54 x12y65 INMUX plane 6,5
90  // 55 x12y65 INMUX plane 8,7
41  // 56 x12y65 INMUX plane 10,9
88  // 57 x12y65 INMUX plane 12,11
10  // 58 x12y66 INMUX plane 2,1
2D  // 59 x12y66 INMUX plane 4,3
59  // 60 x12y66 INMUX plane 6,5
80  // 61 x12y66 INMUX plane 8,7
08  // 62 x12y66 INMUX plane 10,9
88  // 63 x12y66 INMUX plane 12,11
48  // 64 x12y66 SB_BIG plane 1
12  // 65 x12y66 SB_BIG plane 1
00  // 66 x12y66 SB_DRIVE plane 2,1
90  // 67 x12y66 SB_BIG plane 2
28  // 68 x12y66 SB_BIG plane 2
48  // 69 x12y66 SB_BIG plane 3
12  // 70 x12y66 SB_BIG plane 3
00  // 71 x12y66 SB_DRIVE plane 4,3
00  // 72 x12y66 SB_BIG plane 4
00  // 73 x12y66 SB_BIG plane 4
12  // 74 x12y66 SB_BIG plane 5
02  // 75 x12y66 SB_BIG plane 5
00  // 76 x12y66 SB_DRIVE plane 6,5
88  // 77 x12y66 SB_BIG plane 6
12  // 78 x12y66 SB_BIG plane 6
13  // 79 x12y66 SB_BIG plane 7
22  // 80 x12y66 SB_BIG plane 7
00  // 81 x12y66 SB_DRIVE plane 8,7
00  // 82 x12y66 SB_BIG plane 8
00  // 83 x12y66 SB_BIG plane 8
29  // 84 x12y66 SB_BIG plane 9
00  // 85 x12y66 SB_BIG plane 9
00  // 86 x12y66 SB_DRIVE plane 10,9
00  // 87 x12y66 SB_BIG plane 10
00  // 88 x12y66 SB_BIG plane 10
03  // 89 x12y66 SB_BIG plane 11
20  // 90 x12y66 SB_BIG plane 11
00  // 91 x12y66 SB_DRIVE plane 12,11
00  // 92 x12y66 SB_BIG plane 12
00  // 93 x12y66 SB_BIG plane 12
13  // 94 x11y65 SB_SML plane 1
41  // 95 x11y65 SB_SML plane 2,1
68  // 96 x11y65 SB_SML plane 2
A8  // 97 x11y65 SB_SML plane 3
02  // 98 x11y65 SB_SML plane 4,3
14  // 99 x11y65 SB_SML plane 4
38  // 100 x11y65 SB_SML plane 5
E5  // 101 x11y65 SB_SML plane 6,5
53  // 102 x11y65 SB_SML plane 6
A8  // 103 x11y65 SB_SML plane 7
12  // 104 x11y65 SB_SML plane 8,7
01  // 105 x11y65 SB_SML plane 8
11  // 106 x11y65 SB_SML plane 9
60  // 107 x11y65 SB_SML plane 10,9
02  // 108 x11y65 SB_SML plane 10
84  // 109 x11y65 SB_SML plane 11
E9 // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x13y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 64CD     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
21 // y_sel: 65
5D // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 64D5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x13y65 CPE[0]  _a45  C_OR/D///    _a217  C_///AND/D
00  //  1 x13y65 CPE[1]
00  //  2 x13y65 CPE[2]
00  //  3 x13y65 CPE[3]
00  //  4 x13y65 CPE[4]
00  //  5 x13y65 CPE[5]
00  //  6 x13y65 CPE[6]
00  //  7 x13y65 CPE[7]
00  //  8 x13y65 CPE[8]
00  //  9 x13y65 CPE[9]
00  // 10 x13y66 CPE[0]  net1 = net2: _a54  C_ORAND////D
00  // 11 x13y66 CPE[1]
00  // 12 x13y66 CPE[2]
00  // 13 x13y66 CPE[3]
00  // 14 x13y66 CPE[4]
00  // 15 x13y66 CPE[5]
00  // 16 x13y66 CPE[6]
00  // 17 x13y66 CPE[7]
00  // 18 x13y66 CPE[8]
00  // 19 x13y66 CPE[9]
00  // 20 x14y65 CPE[0]  _a283  C_///AND/D
00  // 21 x14y65 CPE[1]
00  // 22 x14y65 CPE[2]
00  // 23 x14y65 CPE[3]
00  // 24 x14y65 CPE[4]
00  // 25 x14y65 CPE[5]
00  // 26 x14y65 CPE[6]
00  // 27 x14y65 CPE[7]
00  // 28 x14y65 CPE[8]
00  // 29 x14y65 CPE[9]
00  // 30 x14y66 CPE[0]  _a96  C_MX2b/D///    
00  // 31 x14y66 CPE[1]
00  // 32 x14y66 CPE[2]
00  // 33 x14y66 CPE[3]
00  // 34 x14y66 CPE[4]
00  // 35 x14y66 CPE[5]
00  // 36 x14y66 CPE[6]
00  // 37 x14y66 CPE[7]
00  // 38 x14y66 CPE[8]
00  // 39 x14y66 CPE[9]
10  // 40 x13y65 INMUX plane 2,1
38  // 41 x13y65 INMUX plane 4,3
35  // 42 x13y65 INMUX plane 6,5
07  // 43 x13y65 INMUX plane 8,7
18  // 44 x13y65 INMUX plane 10,9
09  // 45 x13y65 INMUX plane 12,11
00  // 46 x13y66 INMUX plane 2,1
1F  // 47 x13y66 INMUX plane 4,3
29  // 48 x13y66 INMUX plane 6,5
00  // 49 x13y66 INMUX plane 8,7
00  // 50 x13y66 INMUX plane 10,9
25  // 51 x13y66 INMUX plane 12,11
18  // 52 x14y65 INMUX plane 2,1
20  // 53 x14y65 INMUX plane 4,3
D2  // 54 x14y65 INMUX plane 6,5
44  // 55 x14y65 INMUX plane 8,7
00  // 56 x14y65 INMUX plane 10,9
81  // 57 x14y65 INMUX plane 12,11
11  // 58 x14y66 INMUX plane 2,1
08  // 59 x14y66 INMUX plane 4,3
30  // 60 x14y66 INMUX plane 6,5
38  // 61 x14y66 INMUX plane 8,7
E0  // 62 x14y66 INMUX plane 10,9
E8  // 63 x14y66 INMUX plane 12,11
48  // 64 x13y65 SB_BIG plane 1
12  // 65 x13y65 SB_BIG plane 1
00  // 66 x13y65 SB_DRIVE plane 2,1
90  // 67 x13y65 SB_BIG plane 2
26  // 68 x13y65 SB_BIG plane 2
88  // 69 x13y65 SB_BIG plane 3
12  // 70 x13y65 SB_BIG plane 3
00  // 71 x13y65 SB_DRIVE plane 4,3
93  // 72 x13y65 SB_BIG plane 4
32  // 73 x13y65 SB_BIG plane 4
08  // 74 x13y65 SB_BIG plane 5
00  // 75 x13y65 SB_BIG plane 5
00  // 76 x13y65 SB_DRIVE plane 6,5
48  // 77 x13y65 SB_BIG plane 6
02  // 78 x13y65 SB_BIG plane 6
48  // 79 x13y65 SB_BIG plane 7
12  // 80 x13y65 SB_BIG plane 7
00  // 81 x13y65 SB_DRIVE plane 8,7
48  // 82 x13y65 SB_BIG plane 8
12  // 83 x13y65 SB_BIG plane 8
69  // 84 x13y65 SB_BIG plane 9
12  // 85 x13y65 SB_BIG plane 9
10  // 86 x13y65 SB_DRIVE plane 10,9
41  // 87 x13y65 SB_BIG plane 10
02  // 88 x13y65 SB_BIG plane 10
41  // 89 x13y65 SB_BIG plane 11
02  // 90 x13y65 SB_BIG plane 11
00  // 91 x13y65 SB_DRIVE plane 12,11
48  // 92 x13y65 SB_BIG plane 12
12  // 93 x13y65 SB_BIG plane 12
E2  // 94 x14y66 SB_SML plane 1
E3  // 95 x14y66 SB_SML plane 2,1
63  // 96 x14y66 SB_SML plane 2
A8  // 97 x14y66 SB_SML plane 3
82  // 98 x14y66 SB_SML plane 4,3
2A  // 99 x14y66 SB_SML plane 4
28  // 100 x14y66 SB_SML plane 5
82  // 101 x14y66 SB_SML plane 6,5
22  // 102 x14y66 SB_SML plane 6
A8  // 103 x14y66 SB_SML plane 7
80  // 104 x14y66 SB_SML plane 8,7
2A  // 105 x14y66 SB_SML plane 8
A8  // 106 x14y66 SB_SML plane 9
00  // 107 x14y66 SB_SML plane 10,9
00  // 108 x14y66 SB_SML plane 10
A8  // 109 x14y66 SB_SML plane 11
12  // 110 x14y66 SB_SML plane 12,11
2A  // 111 x14y66 SB_SML plane 12
62 // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x15y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 654B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
21 // y_sel: 65
95 // -- CRC low byte
02 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6553
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x15y65 CPE[0]  _a225  C_///AND/D
00  //  1 x15y65 CPE[1]
00  //  2 x15y65 CPE[2]
00  //  3 x15y65 CPE[3]
00  //  4 x15y65 CPE[4]
00  //  5 x15y65 CPE[5]
00  //  6 x15y65 CPE[6]
00  //  7 x15y65 CPE[7]
00  //  8 x15y65 CPE[8]
00  //  9 x15y65 CPE[9]
00  // 10 x15y66 CPE[0]  _a334  C_AND////    _a3  C_///AND/
00  // 11 x15y66 CPE[1]
00  // 12 x15y66 CPE[2]
00  // 13 x15y66 CPE[3]
00  // 14 x15y66 CPE[4]
00  // 15 x15y66 CPE[5]
00  // 16 x15y66 CPE[6]
00  // 17 x15y66 CPE[7]
00  // 18 x15y66 CPE[8]
00  // 19 x15y66 CPE[9]
00  // 20 x16y65 CPE[0]  _a193  C_/C_0_1///    
00  // 21 x16y65 CPE[1]
00  // 22 x16y65 CPE[2]
00  // 23 x16y65 CPE[3]
00  // 24 x16y65 CPE[4]
00  // 25 x16y65 CPE[5]
00  // 26 x16y65 CPE[6]
00  // 27 x16y65 CPE[7]
00  // 28 x16y65 CPE[8]
00  // 29 x16y65 CPE[9]
00  // 30 x16y66 CPE[0]  net1 = net2: _a191  C_ADDF2///ADDF2/
00  // 31 x16y66 CPE[1]
00  // 32 x16y66 CPE[2]
00  // 33 x16y66 CPE[3]
00  // 34 x16y66 CPE[4]
00  // 35 x16y66 CPE[5]
00  // 36 x16y66 CPE[6]
00  // 37 x16y66 CPE[7]
00  // 38 x16y66 CPE[8]
00  // 39 x16y66 CPE[9]
0D  // 40 x15y65 INMUX plane 2,1
00  // 41 x15y65 INMUX plane 4,3
03  // 42 x15y65 INMUX plane 6,5
00  // 43 x15y65 INMUX plane 8,7
00  // 44 x15y65 INMUX plane 10,9
01  // 45 x15y65 INMUX plane 12,11
00  // 46 x15y66 INMUX plane 2,1
28  // 47 x15y66 INMUX plane 4,3
3B  // 48 x15y66 INMUX plane 6,5
34  // 49 x15y66 INMUX plane 8,7
28  // 50 x15y66 INMUX plane 10,9
10  // 51 x15y66 INMUX plane 12,11
00  // 52 x16y65 INMUX plane 2,1
00  // 53 x16y65 INMUX plane 4,3
80  // 54 x16y65 INMUX plane 6,5
08  // 55 x16y65 INMUX plane 8,7
89  // 56 x16y65 INMUX plane 10,9
00  // 57 x16y65 INMUX plane 12,11
0D  // 58 x16y66 INMUX plane 2,1
28  // 59 x16y66 INMUX plane 4,3
84  // 60 x16y66 INMUX plane 6,5
38  // 61 x16y66 INMUX plane 8,7
80  // 62 x16y66 INMUX plane 10,9
28  // 63 x16y66 INMUX plane 12,11
9A  // 64 x16y66 SB_BIG plane 1
14  // 65 x16y66 SB_BIG plane 1
00  // 66 x16y66 SB_DRIVE plane 2,1
48  // 67 x16y66 SB_BIG plane 2
14  // 68 x16y66 SB_BIG plane 2
48  // 69 x16y66 SB_BIG plane 3
12  // 70 x16y66 SB_BIG plane 3
00  // 71 x16y66 SB_DRIVE plane 4,3
48  // 72 x16y66 SB_BIG plane 4
12  // 73 x16y66 SB_BIG plane 4
41  // 74 x16y66 SB_BIG plane 5
12  // 75 x16y66 SB_BIG plane 5
00  // 76 x16y66 SB_DRIVE plane 6,5
48  // 77 x16y66 SB_BIG plane 6
12  // 78 x16y66 SB_BIG plane 6
48  // 79 x16y66 SB_BIG plane 7
12  // 80 x16y66 SB_BIG plane 7
00  // 81 x16y66 SB_DRIVE plane 8,7
12  // 82 x16y66 SB_BIG plane 8
21  // 83 x16y66 SB_BIG plane 8
71  // 84 x16y66 SB_BIG plane 9
12  // 85 x16y66 SB_BIG plane 9
00  // 86 x16y66 SB_DRIVE plane 10,9
48  // 87 x16y66 SB_BIG plane 10
12  // 88 x16y66 SB_BIG plane 10
59  // 89 x16y66 SB_BIG plane 11
12  // 90 x16y66 SB_BIG plane 11
00  // 91 x16y66 SB_DRIVE plane 12,11
50  // 92 x16y66 SB_BIG plane 12
24  // 93 x16y66 SB_BIG plane 12
A8  // 94 x15y65 SB_SML plane 1
82  // 95 x15y65 SB_SML plane 2,1
22  // 96 x15y65 SB_SML plane 2
A8  // 97 x15y65 SB_SML plane 3
82  // 98 x15y65 SB_SML plane 4,3
4A  // 99 x15y65 SB_SML plane 4
D1  // 100 x15y65 SB_SML plane 5
26  // 101 x15y65 SB_SML plane 6,5
41  // 102 x15y65 SB_SML plane 6
A8  // 103 x15y65 SB_SML plane 7
42  // 104 x15y65 SB_SML plane 8,7
52  // 105 x15y65 SB_SML plane 8
B1  // 106 x15y65 SB_SML plane 9
12  // 107 x15y65 SB_SML plane 10,9
2B  // 108 x15y65 SB_SML plane 10
A8  // 109 x15y65 SB_SML plane 11
82  // 110 x15y65 SB_SML plane 12,11
2C  // 111 x15y65 SB_SML plane 12
D1 // -- CRC low byte
DC // -- CRC high byte


// Config Latches on x17y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 65C9     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
21 // y_sel: 65
4D // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 65D1
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x17y65 CPE[0]  _a90  C_MX2a/D///    
00  //  1 x17y65 CPE[1]
00  //  2 x17y65 CPE[2]
00  //  3 x17y65 CPE[3]
00  //  4 x17y65 CPE[4]
00  //  5 x17y65 CPE[5]
00  //  6 x17y65 CPE[6]
00  //  7 x17y65 CPE[7]
00  //  8 x17y65 CPE[8]
00  //  9 x17y65 CPE[9]
00  // 10 x17y66 CPE[0]  _a241  C_///AND/D
00  // 11 x17y66 CPE[1]
00  // 12 x17y66 CPE[2]
00  // 13 x17y66 CPE[3]
00  // 14 x17y66 CPE[4]
00  // 15 x17y66 CPE[5]
00  // 16 x17y66 CPE[6]
00  // 17 x17y66 CPE[7]
00  // 18 x17y66 CPE[8]
00  // 19 x17y66 CPE[9]
00  // 20 x18y65 CPE[0]
00  // 21 x18y65 CPE[1]
00  // 22 x18y65 CPE[2]
00  // 23 x18y65 CPE[3]
00  // 24 x18y65 CPE[4]
00  // 25 x18y65 CPE[5]
00  // 26 x18y65 CPE[6]
00  // 27 x18y65 CPE[7]
00  // 28 x18y65 CPE[8]
00  // 29 x18y65 CPE[9]
00  // 30 x18y66 CPE[0]  net1 = net2: _a1  C_AND/D//AND/D
00  // 31 x18y66 CPE[1]
00  // 32 x18y66 CPE[2]
00  // 33 x18y66 CPE[3]
00  // 34 x18y66 CPE[4]
00  // 35 x18y66 CPE[5]
00  // 36 x18y66 CPE[6]
00  // 37 x18y66 CPE[7]
00  // 38 x18y66 CPE[8]
00  // 39 x18y66 CPE[9]
24  // 40 x17y65 INMUX plane 2,1
00  // 41 x17y65 INMUX plane 4,3
24  // 42 x17y65 INMUX plane 6,5
00  // 43 x17y65 INMUX plane 8,7
18  // 44 x17y65 INMUX plane 10,9
08  // 45 x17y65 INMUX plane 12,11
38  // 46 x17y66 INMUX plane 2,1
00  // 47 x17y66 INMUX plane 4,3
01  // 48 x17y66 INMUX plane 6,5
00  // 49 x17y66 INMUX plane 8,7
08  // 50 x17y66 INMUX plane 10,9
11  // 51 x17y66 INMUX plane 12,11
00  // 52 x18y65 INMUX plane 2,1
00  // 53 x18y65 INMUX plane 4,3
00  // 54 x18y65 INMUX plane 6,5
40  // 55 x18y65 INMUX plane 8,7
09  // 56 x18y65 INMUX plane 10,9
C1  // 57 x18y65 INMUX plane 12,11
28  // 58 x18y66 INMUX plane 2,1
38  // 59 x18y66 INMUX plane 4,3
31  // 60 x18y66 INMUX plane 6,5
60  // 61 x18y66 INMUX plane 8,7
38  // 62 x18y66 INMUX plane 10,9
60  // 63 x18y66 INMUX plane 12,11
88  // 64 x17y65 SB_BIG plane 1
12  // 65 x17y65 SB_BIG plane 1
00  // 66 x17y65 SB_DRIVE plane 2,1
48  // 67 x17y65 SB_BIG plane 2
12  // 68 x17y65 SB_BIG plane 2
00  // 69 x17y65 SB_BIG plane 3
00  // 70 x17y65 SB_BIG plane 3
00  // 71 x17y65 SB_DRIVE plane 4,3
08  // 72 x17y65 SB_BIG plane 4
02  // 73 x17y65 SB_BIG plane 4
48  // 74 x17y65 SB_BIG plane 5
12  // 75 x17y65 SB_BIG plane 5
00  // 76 x17y65 SB_DRIVE plane 6,5
08  // 77 x17y65 SB_BIG plane 6
12  // 78 x17y65 SB_BIG plane 6
00  // 79 x17y65 SB_BIG plane 7
00  // 80 x17y65 SB_BIG plane 7
00  // 81 x17y65 SB_DRIVE plane 8,7
48  // 82 x17y65 SB_BIG plane 8
12  // 83 x17y65 SB_BIG plane 8
31  // 84 x17y65 SB_BIG plane 9
00  // 85 x17y65 SB_BIG plane 9
00  // 86 x17y65 SB_DRIVE plane 10,9
98  // 87 x17y65 SB_BIG plane 10
10  // 88 x17y65 SB_BIG plane 10
18  // 89 x17y65 SB_BIG plane 11
10  // 90 x17y65 SB_BIG plane 11
00  // 91 x17y65 SB_DRIVE plane 12,11
00  // 92 x17y65 SB_BIG plane 12
00  // 93 x17y65 SB_BIG plane 12
28  // 94 x18y66 SB_SML plane 1
82  // 95 x18y66 SB_SML plane 2,1
02  // 96 x18y66 SB_SML plane 2
00  // 97 x18y66 SB_SML plane 3
80  // 98 x18y66 SB_SML plane 4,3
0A  // 99 x18y66 SB_SML plane 4
30  // 100 x18y66 SB_SML plane 5
85  // 101 x18y66 SB_SML plane 6,5
2A  // 102 x18y66 SB_SML plane 6
00  // 103 x18y66 SB_SML plane 7
80  // 104 x18y66 SB_SML plane 8,7
2A  // 105 x18y66 SB_SML plane 8
00  // 106 x18y66 SB_SML plane 9
00  // 107 x18y66 SB_SML plane 10,9
00  // 108 x18y66 SB_SML plane 10
00  // 109 x18y66 SB_SML plane 11
80  // 110 x18y66 SB_SML plane 12,11
21  // 111 x18y66 SB_SML plane 12
45 // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x19y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6647     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
21 // y_sel: 65
25 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 664F
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x19y65 CPE[0]  _a100  C_MX2a/D///    
00  //  1 x19y65 CPE[1]
00  //  2 x19y65 CPE[2]
00  //  3 x19y65 CPE[3]
00  //  4 x19y65 CPE[4]
00  //  5 x19y65 CPE[5]
00  //  6 x19y65 CPE[6]
00  //  7 x19y65 CPE[7]
00  //  8 x19y65 CPE[8]
00  //  9 x19y65 CPE[9]
00  // 10 x19y66 CPE[0]
00  // 11 x19y66 CPE[1]
00  // 12 x19y66 CPE[2]
00  // 13 x19y66 CPE[3]
00  // 14 x19y66 CPE[4]
00  // 15 x19y66 CPE[5]
00  // 16 x19y66 CPE[6]
00  // 17 x19y66 CPE[7]
00  // 18 x19y66 CPE[8]
00  // 19 x19y66 CPE[9]
00  // 20 x20y65 CPE[0]
00  // 21 x20y65 CPE[1]
00  // 22 x20y65 CPE[2]
00  // 23 x20y65 CPE[3]
00  // 24 x20y65 CPE[4]
00  // 25 x20y65 CPE[5]
00  // 26 x20y65 CPE[6]
00  // 27 x20y65 CPE[7]
00  // 28 x20y65 CPE[8]
00  // 29 x20y65 CPE[9]
00  // 30 x20y66 CPE[0]
00  // 31 x20y66 CPE[1]
00  // 32 x20y66 CPE[2]
00  // 33 x20y66 CPE[3]
00  // 34 x20y66 CPE[4]
00  // 35 x20y66 CPE[5]
00  // 36 x20y66 CPE[6]
00  // 37 x20y66 CPE[7]
00  // 38 x20y66 CPE[8]
00  // 39 x20y66 CPE[9]
24  // 40 x19y65 INMUX plane 2,1
00  // 41 x19y65 INMUX plane 4,3
0C  // 42 x19y65 INMUX plane 6,5
28  // 43 x19y65 INMUX plane 8,7
18  // 44 x19y65 INMUX plane 10,9
01  // 45 x19y65 INMUX plane 12,11
00  // 46 x19y66 INMUX plane 2,1
00  // 47 x19y66 INMUX plane 4,3
01  // 48 x19y66 INMUX plane 6,5
00  // 49 x19y66 INMUX plane 8,7
00  // 50 x19y66 INMUX plane 10,9
08  // 51 x19y66 INMUX plane 12,11
00  // 52 x20y65 INMUX plane 2,1
00  // 53 x20y65 INMUX plane 4,3
00  // 54 x20y65 INMUX plane 6,5
40  // 55 x20y65 INMUX plane 8,7
08  // 56 x20y65 INMUX plane 10,9
40  // 57 x20y65 INMUX plane 12,11
00  // 58 x20y66 INMUX plane 2,1
00  // 59 x20y66 INMUX plane 4,3
01  // 60 x20y66 INMUX plane 6,5
48  // 61 x20y66 INMUX plane 8,7
00  // 62 x20y66 INMUX plane 10,9
48  // 63 x20y66 INMUX plane 12,11
48  // 64 x20y66 SB_BIG plane 1
02  // 65 x20y66 SB_BIG plane 1
00  // 66 x20y66 SB_DRIVE plane 2,1
00  // 67 x20y66 SB_BIG plane 2
00  // 68 x20y66 SB_BIG plane 2
00  // 69 x20y66 SB_BIG plane 3
00  // 70 x20y66 SB_BIG plane 3
00  // 71 x20y66 SB_DRIVE plane 4,3
00  // 72 x20y66 SB_BIG plane 4
00  // 73 x20y66 SB_BIG plane 4
48  // 74 x20y66 SB_BIG plane 5
12  // 75 x20y66 SB_BIG plane 5
00  // 76 x20y66 SB_DRIVE plane 6,5
00  // 77 x20y66 SB_BIG plane 6
00  // 78 x20y66 SB_BIG plane 6
00  // 79 x20y66 SB_BIG plane 7
00  // 80 x20y66 SB_BIG plane 7
00  // 81 x20y66 SB_DRIVE plane 8,7
00  // 82 x20y66 SB_BIG plane 8
00  // 83 x20y66 SB_BIG plane 8
00  // 84 x20y66 SB_BIG plane 9
00  // 85 x20y66 SB_BIG plane 9
00  // 86 x20y66 SB_DRIVE plane 10,9
00  // 87 x20y66 SB_BIG plane 10
00  // 88 x20y66 SB_BIG plane 10
00  // 89 x20y66 SB_BIG plane 11
00  // 90 x20y66 SB_BIG plane 11
00  // 91 x20y66 SB_DRIVE plane 12,11
00  // 92 x20y66 SB_BIG plane 12
00  // 93 x20y66 SB_BIG plane 12
A8  // 94 x19y65 SB_SML plane 1
02  // 95 x19y65 SB_SML plane 2,1
00  // 96 x19y65 SB_SML plane 2
00  // 97 x19y65 SB_SML plane 3
00  // 98 x19y65 SB_SML plane 4,3
00  // 99 x19y65 SB_SML plane 4
A8  // 100 x19y65 SB_SML plane 5
02  // 101 x19y65 SB_SML plane 6,5
00  // 102 x19y65 SB_SML plane 6
00  // 103 x19y65 SB_SML plane 7
00  // 104 x19y65 SB_SML plane 8,7
00  // 105 x19y65 SB_SML plane 8
00  // 106 x19y65 SB_SML plane 9
90  // 107 x19y65 SB_SML plane 10,9
01  // 108 x19y65 SB_SML plane 10
DA // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x21y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 66C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
21 // y_sel: 65
FD // -- CRC low byte
28 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 66CA
58 // Length: 88
50 // -- CRC low byte
E6 // -- CRC high byte
00  //  0 x21y65 CPE[0]
00  //  1 x21y65 CPE[1]
00  //  2 x21y65 CPE[2]
00  //  3 x21y65 CPE[3]
00  //  4 x21y65 CPE[4]
00  //  5 x21y65 CPE[5]
00  //  6 x21y65 CPE[6]
00  //  7 x21y65 CPE[7]
00  //  8 x21y65 CPE[8]
00  //  9 x21y65 CPE[9]
00  // 10 x21y66 CPE[0]
00  // 11 x21y66 CPE[1]
00  // 12 x21y66 CPE[2]
00  // 13 x21y66 CPE[3]
00  // 14 x21y66 CPE[4]
00  // 15 x21y66 CPE[5]
00  // 16 x21y66 CPE[6]
00  // 17 x21y66 CPE[7]
00  // 18 x21y66 CPE[8]
00  // 19 x21y66 CPE[9]
00  // 20 x22y65 CPE[0]
00  // 21 x22y65 CPE[1]
00  // 22 x22y65 CPE[2]
00  // 23 x22y65 CPE[3]
00  // 24 x22y65 CPE[4]
00  // 25 x22y65 CPE[5]
00  // 26 x22y65 CPE[6]
00  // 27 x22y65 CPE[7]
00  // 28 x22y65 CPE[8]
00  // 29 x22y65 CPE[9]
00  // 30 x22y66 CPE[0]
00  // 31 x22y66 CPE[1]
00  // 32 x22y66 CPE[2]
00  // 33 x22y66 CPE[3]
00  // 34 x22y66 CPE[4]
00  // 35 x22y66 CPE[5]
00  // 36 x22y66 CPE[6]
00  // 37 x22y66 CPE[7]
00  // 38 x22y66 CPE[8]
00  // 39 x22y66 CPE[9]
01  // 40 x21y65 INMUX plane 2,1
00  // 41 x21y65 INMUX plane 4,3
00  // 42 x21y65 INMUX plane 6,5
00  // 43 x21y65 INMUX plane 8,7
00  // 44 x21y65 INMUX plane 10,9
00  // 45 x21y65 INMUX plane 12,11
00  // 46 x21y66 INMUX plane 2,1
00  // 47 x21y66 INMUX plane 4,3
00  // 48 x21y66 INMUX plane 6,5
00  // 49 x21y66 INMUX plane 8,7
00  // 50 x21y66 INMUX plane 10,9
00  // 51 x21y66 INMUX plane 12,11
00  // 52 x22y65 INMUX plane 2,1
00  // 53 x22y65 INMUX plane 4,3
00  // 54 x22y65 INMUX plane 6,5
00  // 55 x22y65 INMUX plane 8,7
08  // 56 x22y65 INMUX plane 10,9
00  // 57 x22y65 INMUX plane 12,11
00  // 58 x22y66 INMUX plane 2,1
00  // 59 x22y66 INMUX plane 4,3
00  // 60 x22y66 INMUX plane 6,5
00  // 61 x22y66 INMUX plane 8,7
00  // 62 x22y66 INMUX plane 10,9
00  // 63 x22y66 INMUX plane 12,11
00  // 64 x21y65 SB_BIG plane 1
00  // 65 x21y65 SB_BIG plane 1
00  // 66 x21y65 SB_DRIVE plane 2,1
00  // 67 x21y65 SB_BIG plane 2
00  // 68 x21y65 SB_BIG plane 2
00  // 69 x21y65 SB_BIG plane 3
00  // 70 x21y65 SB_BIG plane 3
00  // 71 x21y65 SB_DRIVE plane 4,3
00  // 72 x21y65 SB_BIG plane 4
00  // 73 x21y65 SB_BIG plane 4
00  // 74 x21y65 SB_BIG plane 5
00  // 75 x21y65 SB_BIG plane 5
00  // 76 x21y65 SB_DRIVE plane 6,5
00  // 77 x21y65 SB_BIG plane 6
00  // 78 x21y65 SB_BIG plane 6
00  // 79 x21y65 SB_BIG plane 7
00  // 80 x21y65 SB_BIG plane 7
00  // 81 x21y65 SB_DRIVE plane 8,7
00  // 82 x21y65 SB_BIG plane 8
00  // 83 x21y65 SB_BIG plane 8
00  // 84 x21y65 SB_BIG plane 9
00  // 85 x21y65 SB_BIG plane 9
00  // 86 x21y65 SB_DRIVE plane 10,9
20  // 87 x21y65 SB_BIG plane 10
0C // -- CRC low byte
EF // -- CRC high byte


// Config Latches on x23y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6728     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
21 // y_sel: 65
F5 // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6730
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x23y65 CPE[0]
00  //  1 x23y65 CPE[1]
00  //  2 x23y65 CPE[2]
00  //  3 x23y65 CPE[3]
00  //  4 x23y65 CPE[4]
00  //  5 x23y65 CPE[5]
00  //  6 x23y65 CPE[6]
00  //  7 x23y65 CPE[7]
00  //  8 x23y65 CPE[8]
00  //  9 x23y65 CPE[9]
00  // 10 x23y66 CPE[0]
00  // 11 x23y66 CPE[1]
00  // 12 x23y66 CPE[2]
00  // 13 x23y66 CPE[3]
00  // 14 x23y66 CPE[4]
00  // 15 x23y66 CPE[5]
00  // 16 x23y66 CPE[6]
00  // 17 x23y66 CPE[7]
00  // 18 x23y66 CPE[8]
00  // 19 x23y66 CPE[9]
00  // 20 x24y65 CPE[0]
00  // 21 x24y65 CPE[1]
00  // 22 x24y65 CPE[2]
00  // 23 x24y65 CPE[3]
00  // 24 x24y65 CPE[4]
00  // 25 x24y65 CPE[5]
00  // 26 x24y65 CPE[6]
00  // 27 x24y65 CPE[7]
00  // 28 x24y65 CPE[8]
00  // 29 x24y65 CPE[9]
00  // 30 x24y66 CPE[0]
00  // 31 x24y66 CPE[1]
00  // 32 x24y66 CPE[2]
00  // 33 x24y66 CPE[3]
00  // 34 x24y66 CPE[4]
00  // 35 x24y66 CPE[5]
00  // 36 x24y66 CPE[6]
00  // 37 x24y66 CPE[7]
00  // 38 x24y66 CPE[8]
00  // 39 x24y66 CPE[9]
00  // 40 x23y65 INMUX plane 2,1
00  // 41 x23y65 INMUX plane 4,3
00  // 42 x23y65 INMUX plane 6,5
00  // 43 x23y65 INMUX plane 8,7
08  // 44 x23y65 INMUX plane 10,9
CB // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x161y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6763     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
21 // y_sel: 65
7A // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 676B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y65
00  // 14 right_edge_EN1 at x163y65
00  // 15 right_edge_EN2 at x163y65
00  // 16 right_edge_EN0 at x163y66
00  // 17 right_edge_EN1 at x163y66
00  // 18 right_edge_EN2 at x163y66
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y65 SB_BIG plane 1
12  // 65 x161y65 SB_BIG plane 1
00  // 66 x161y65 SB_DRIVE plane 2,1
48  // 67 x161y65 SB_BIG plane 2
12  // 68 x161y65 SB_BIG plane 2
48  // 69 x161y65 SB_BIG plane 3
12  // 70 x161y65 SB_BIG plane 3
00  // 71 x161y65 SB_DRIVE plane 4,3
48  // 72 x161y65 SB_BIG plane 4
12  // 73 x161y65 SB_BIG plane 4
48  // 74 x161y65 SB_BIG plane 5
12  // 75 x161y65 SB_BIG plane 5
00  // 76 x161y65 SB_DRIVE plane 6,5
48  // 77 x161y65 SB_BIG plane 6
12  // 78 x161y65 SB_BIG plane 6
48  // 79 x161y65 SB_BIG plane 7
12  // 80 x161y65 SB_BIG plane 7
00  // 81 x161y65 SB_DRIVE plane 8,7
48  // 82 x161y65 SB_BIG plane 8
12  // 83 x161y65 SB_BIG plane 8
48  // 84 x161y65 SB_BIG plane 9
12  // 85 x161y65 SB_BIG plane 9
00  // 86 x161y65 SB_DRIVE plane 10,9
48  // 87 x161y65 SB_BIG plane 10
12  // 88 x161y65 SB_BIG plane 10
48  // 89 x161y65 SB_BIG plane 11
12  // 90 x161y65 SB_BIG plane 11
00  // 91 x161y65 SB_DRIVE plane 12,11
48  // 92 x161y65 SB_BIG plane 12
12  // 93 x161y65 SB_BIG plane 12
A8  // 94 x162y66 SB_SML plane 1
82  // 95 x162y66 SB_SML plane 2,1
2A  // 96 x162y66 SB_SML plane 2
A8  // 97 x162y66 SB_SML plane 3
82  // 98 x162y66 SB_SML plane 4,3
2A  // 99 x162y66 SB_SML plane 4
A8  // 100 x162y66 SB_SML plane 5
82  // 101 x162y66 SB_SML plane 6,5
2A  // 102 x162y66 SB_SML plane 6
A8  // 103 x162y66 SB_SML plane 7
82  // 104 x162y66 SB_SML plane 8,7
2A  // 105 x162y66 SB_SML plane 8
A8  // 106 x162y66 SB_SML plane 9
82  // 107 x162y66 SB_SML plane 10,9
2A  // 108 x162y66 SB_SML plane 10
A8  // 109 x162y66 SB_SML plane 11
82  // 110 x162y66 SB_SML plane 12,11
2A  // 111 x162y66 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 67E1     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
22 // y_sel: 67
CE // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 67E9
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y67
00  // 14 left_edge_EN1 at x-2y67
00  // 15 left_edge_EN2 at x-2y67
00  // 16 left_edge_EN0 at x-2y68
00  // 17 left_edge_EN1 at x-2y68
00  // 18 left_edge_EN2 at x-2y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y67 SB_BIG plane 1
12  // 65 x-1y67 SB_BIG plane 1
00  // 66 x-1y67 SB_DRIVE plane 2,1
48  // 67 x-1y67 SB_BIG plane 2
12  // 68 x-1y67 SB_BIG plane 2
48  // 69 x-1y67 SB_BIG plane 3
12  // 70 x-1y67 SB_BIG plane 3
00  // 71 x-1y67 SB_DRIVE plane 4,3
48  // 72 x-1y67 SB_BIG plane 4
12  // 73 x-1y67 SB_BIG plane 4
48  // 74 x-1y67 SB_BIG plane 5
12  // 75 x-1y67 SB_BIG plane 5
00  // 76 x-1y67 SB_DRIVE plane 6,5
48  // 77 x-1y67 SB_BIG plane 6
12  // 78 x-1y67 SB_BIG plane 6
48  // 79 x-1y67 SB_BIG plane 7
12  // 80 x-1y67 SB_BIG plane 7
00  // 81 x-1y67 SB_DRIVE plane 8,7
48  // 82 x-1y67 SB_BIG plane 8
12  // 83 x-1y67 SB_BIG plane 8
79  // 84 x-1y67 SB_BIG plane 9
12  // 85 x-1y67 SB_BIG plane 9
01  // 86 x-1y67 SB_DRIVE plane 10,9
48  // 87 x-1y67 SB_BIG plane 10
12  // 88 x-1y67 SB_BIG plane 10
48  // 89 x-1y67 SB_BIG plane 11
12  // 90 x-1y67 SB_BIG plane 11
00  // 91 x-1y67 SB_DRIVE plane 12,11
48  // 92 x-1y67 SB_BIG plane 12
12  // 93 x-1y67 SB_BIG plane 12
A8  // 94 x0y68 SB_SML plane 1
82  // 95 x0y68 SB_SML plane 2,1
2A  // 96 x0y68 SB_SML plane 2
A8  // 97 x0y68 SB_SML plane 3
82  // 98 x0y68 SB_SML plane 4,3
2A  // 99 x0y68 SB_SML plane 4
A8  // 100 x0y68 SB_SML plane 5
82  // 101 x0y68 SB_SML plane 6,5
2A  // 102 x0y68 SB_SML plane 6
A8  // 103 x0y68 SB_SML plane 7
82  // 104 x0y68 SB_SML plane 8,7
2A  // 105 x0y68 SB_SML plane 8
A8  // 106 x0y68 SB_SML plane 9
82  // 107 x0y68 SB_SML plane 10,9
2A  // 108 x0y68 SB_SML plane 10
A8  // 109 x0y68 SB_SML plane 11
82  // 110 x0y68 SB_SML plane 12,11
2A  // 111 x0y68 SB_SML plane 12
31 // -- CRC low byte
52 // -- CRC high byte


// Config Latches on x1y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 685F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
22 // y_sel: 67
16 // -- CRC low byte
E7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6867
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y67 CPE[0]
00  //  1 x1y67 CPE[1]
00  //  2 x1y67 CPE[2]
00  //  3 x1y67 CPE[3]
00  //  4 x1y67 CPE[4]
00  //  5 x1y67 CPE[5]
00  //  6 x1y67 CPE[6]
00  //  7 x1y67 CPE[7]
00  //  8 x1y67 CPE[8]
00  //  9 x1y67 CPE[9]
00  // 10 x1y68 CPE[0]
00  // 11 x1y68 CPE[1]
00  // 12 x1y68 CPE[2]
00  // 13 x1y68 CPE[3]
00  // 14 x1y68 CPE[4]
00  // 15 x1y68 CPE[5]
00  // 16 x1y68 CPE[6]
00  // 17 x1y68 CPE[7]
00  // 18 x1y68 CPE[8]
00  // 19 x1y68 CPE[9]
00  // 20 x2y67 CPE[0]
00  // 21 x2y67 CPE[1]
00  // 22 x2y67 CPE[2]
00  // 23 x2y67 CPE[3]
00  // 24 x2y67 CPE[4]
00  // 25 x2y67 CPE[5]
00  // 26 x2y67 CPE[6]
00  // 27 x2y67 CPE[7]
00  // 28 x2y67 CPE[8]
00  // 29 x2y67 CPE[9]
00  // 30 x2y68 CPE[0]
00  // 31 x2y68 CPE[1]
00  // 32 x2y68 CPE[2]
00  // 33 x2y68 CPE[3]
00  // 34 x2y68 CPE[4]
00  // 35 x2y68 CPE[5]
00  // 36 x2y68 CPE[6]
00  // 37 x2y68 CPE[7]
00  // 38 x2y68 CPE[8]
00  // 39 x2y68 CPE[9]
00  // 40 x1y67 INMUX plane 2,1
00  // 41 x1y67 INMUX plane 4,3
00  // 42 x1y67 INMUX plane 6,5
00  // 43 x1y67 INMUX plane 8,7
01  // 44 x1y67 INMUX plane 10,9
00  // 45 x1y67 INMUX plane 12,11
00  // 46 x1y68 INMUX plane 2,1
00  // 47 x1y68 INMUX plane 4,3
00  // 48 x1y68 INMUX plane 6,5
00  // 49 x1y68 INMUX plane 8,7
00  // 50 x1y68 INMUX plane 10,9
00  // 51 x1y68 INMUX plane 12,11
00  // 52 x2y67 INMUX plane 2,1
00  // 53 x2y67 INMUX plane 4,3
00  // 54 x2y67 INMUX plane 6,5
00  // 55 x2y67 INMUX plane 8,7
00  // 56 x2y67 INMUX plane 10,9
00  // 57 x2y67 INMUX plane 12,11
00  // 58 x2y68 INMUX plane 2,1
00  // 59 x2y68 INMUX plane 4,3
00  // 60 x2y68 INMUX plane 6,5
00  // 61 x2y68 INMUX plane 8,7
00  // 62 x2y68 INMUX plane 10,9
00  // 63 x2y68 INMUX plane 12,11
00  // 64 x2y68 SB_BIG plane 1
00  // 65 x2y68 SB_BIG plane 1
00  // 66 x2y68 SB_DRIVE plane 2,1
00  // 67 x2y68 SB_BIG plane 2
00  // 68 x2y68 SB_BIG plane 2
00  // 69 x2y68 SB_BIG plane 3
00  // 70 x2y68 SB_BIG plane 3
00  // 71 x2y68 SB_DRIVE plane 4,3
00  // 72 x2y68 SB_BIG plane 4
00  // 73 x2y68 SB_BIG plane 4
00  // 74 x2y68 SB_BIG plane 5
00  // 75 x2y68 SB_BIG plane 5
00  // 76 x2y68 SB_DRIVE plane 6,5
00  // 77 x2y68 SB_BIG plane 6
00  // 78 x2y68 SB_BIG plane 6
00  // 79 x2y68 SB_BIG plane 7
00  // 80 x2y68 SB_BIG plane 7
00  // 81 x2y68 SB_DRIVE plane 8,7
00  // 82 x2y68 SB_BIG plane 8
00  // 83 x2y68 SB_BIG plane 8
39  // 84 x2y68 SB_BIG plane 9
B4 // -- CRC low byte
B0 // -- CRC high byte


// Config Latches on x3y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 68C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
22 // y_sel: 67
7E // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 68CA
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x3y67 CPE[0]
00  //  1 x3y67 CPE[1]
00  //  2 x3y67 CPE[2]
00  //  3 x3y67 CPE[3]
00  //  4 x3y67 CPE[4]
00  //  5 x3y67 CPE[5]
00  //  6 x3y67 CPE[6]
00  //  7 x3y67 CPE[7]
00  //  8 x3y67 CPE[8]
00  //  9 x3y67 CPE[9]
00  // 10 x3y68 CPE[0]
00  // 11 x3y68 CPE[1]
00  // 12 x3y68 CPE[2]
00  // 13 x3y68 CPE[3]
00  // 14 x3y68 CPE[4]
00  // 15 x3y68 CPE[5]
00  // 16 x3y68 CPE[6]
00  // 17 x3y68 CPE[7]
00  // 18 x3y68 CPE[8]
00  // 19 x3y68 CPE[9]
00  // 20 x4y67 CPE[0]
00  // 21 x4y67 CPE[1]
00  // 22 x4y67 CPE[2]
00  // 23 x4y67 CPE[3]
00  // 24 x4y67 CPE[4]
00  // 25 x4y67 CPE[5]
00  // 26 x4y67 CPE[6]
00  // 27 x4y67 CPE[7]
00  // 28 x4y67 CPE[8]
00  // 29 x4y67 CPE[9]
00  // 30 x4y68 CPE[0]
00  // 31 x4y68 CPE[1]
00  // 32 x4y68 CPE[2]
00  // 33 x4y68 CPE[3]
00  // 34 x4y68 CPE[4]
00  // 35 x4y68 CPE[5]
00  // 36 x4y68 CPE[6]
00  // 37 x4y68 CPE[7]
00  // 38 x4y68 CPE[8]
00  // 39 x4y68 CPE[9]
00  // 40 x3y67 INMUX plane 2,1
00  // 41 x3y67 INMUX plane 4,3
00  // 42 x3y67 INMUX plane 6,5
00  // 43 x3y67 INMUX plane 8,7
00  // 44 x3y67 INMUX plane 10,9
00  // 45 x3y67 INMUX plane 12,11
00  // 46 x3y68 INMUX plane 2,1
00  // 47 x3y68 INMUX plane 4,3
00  // 48 x3y68 INMUX plane 6,5
00  // 49 x3y68 INMUX plane 8,7
01  // 50 x3y68 INMUX plane 10,9
00  // 51 x3y68 INMUX plane 12,11
00  // 52 x4y67 INMUX plane 2,1
10  // 53 x4y67 INMUX plane 4,3
00  // 54 x4y67 INMUX plane 6,5
00  // 55 x4y67 INMUX plane 8,7
01  // 56 x4y67 INMUX plane 10,9
00  // 57 x4y67 INMUX plane 12,11
00  // 58 x4y68 INMUX plane 2,1
00  // 59 x4y68 INMUX plane 4,3
00  // 60 x4y68 INMUX plane 6,5
00  // 61 x4y68 INMUX plane 8,7
01  // 62 x4y68 INMUX plane 10,9
00  // 63 x4y68 INMUX plane 12,11
00  // 64 x3y67 SB_BIG plane 1
00  // 65 x3y67 SB_BIG plane 1
00  // 66 x3y67 SB_DRIVE plane 2,1
00  // 67 x3y67 SB_BIG plane 2
00  // 68 x3y67 SB_BIG plane 2
00  // 69 x3y67 SB_BIG plane 3
00  // 70 x3y67 SB_BIG plane 3
00  // 71 x3y67 SB_DRIVE plane 4,3
00  // 72 x3y67 SB_BIG plane 4
00  // 73 x3y67 SB_BIG plane 4
00  // 74 x3y67 SB_BIG plane 5
00  // 75 x3y67 SB_BIG plane 5
00  // 76 x3y67 SB_DRIVE plane 6,5
00  // 77 x3y67 SB_BIG plane 6
00  // 78 x3y67 SB_BIG plane 6
00  // 79 x3y67 SB_BIG plane 7
00  // 80 x3y67 SB_BIG plane 7
00  // 81 x3y67 SB_DRIVE plane 8,7
00  // 82 x3y67 SB_BIG plane 8
00  // 83 x3y67 SB_BIG plane 8
19  // 84 x3y67 SB_BIG plane 9
00  // 85 x3y67 SB_BIG plane 9
00  // 86 x3y67 SB_DRIVE plane 10,9
00  // 87 x3y67 SB_BIG plane 10
00  // 88 x3y67 SB_BIG plane 10
00  // 89 x3y67 SB_BIG plane 11
00  // 90 x3y67 SB_BIG plane 11
00  // 91 x3y67 SB_DRIVE plane 12,11
00  // 92 x3y67 SB_BIG plane 12
00  // 93 x3y67 SB_BIG plane 12
00  // 94 x4y68 SB_SML plane 1
00  // 95 x4y68 SB_SML plane 2,1
00  // 96 x4y68 SB_SML plane 2
00  // 97 x4y68 SB_SML plane 3
00  // 98 x4y68 SB_SML plane 4,3
00  // 99 x4y68 SB_SML plane 4
00  // 100 x4y68 SB_SML plane 5
00  // 101 x4y68 SB_SML plane 6,5
00  // 102 x4y68 SB_SML plane 6
00  // 103 x4y68 SB_SML plane 7
00  // 104 x4y68 SB_SML plane 8,7
00  // 105 x4y68 SB_SML plane 8
11  // 106 x4y68 SB_SML plane 9
88 // -- CRC low byte
19 // -- CRC high byte


// Config Latches on x5y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 693B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
22 // y_sel: 67
A6 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6943
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x5y67 CPE[0]  net1 = net2: _a36  C_AND/D//AND/D
00  //  1 x5y67 CPE[1]
00  //  2 x5y67 CPE[2]
00  //  3 x5y67 CPE[3]
00  //  4 x5y67 CPE[4]
00  //  5 x5y67 CPE[5]
00  //  6 x5y67 CPE[6]
00  //  7 x5y67 CPE[7]
00  //  8 x5y67 CPE[8]
00  //  9 x5y67 CPE[9]
00  // 10 x5y68 CPE[0]  net1 = net2: _a41  C_AND/D//AND/D
00  // 11 x5y68 CPE[1]
00  // 12 x5y68 CPE[2]
00  // 13 x5y68 CPE[3]
00  // 14 x5y68 CPE[4]
00  // 15 x5y68 CPE[5]
00  // 16 x5y68 CPE[6]
00  // 17 x5y68 CPE[7]
00  // 18 x5y68 CPE[8]
00  // 19 x5y68 CPE[9]
00  // 20 x6y67 CPE[0]
00  // 21 x6y67 CPE[1]
00  // 22 x6y67 CPE[2]
00  // 23 x6y67 CPE[3]
00  // 24 x6y67 CPE[4]
00  // 25 x6y67 CPE[5]
00  // 26 x6y67 CPE[6]
00  // 27 x6y67 CPE[7]
00  // 28 x6y67 CPE[8]
00  // 29 x6y67 CPE[9]
00  // 30 x6y68 CPE[0]
00  // 31 x6y68 CPE[1]
00  // 32 x6y68 CPE[2]
00  // 33 x6y68 CPE[3]
00  // 34 x6y68 CPE[4]
00  // 35 x6y68 CPE[5]
00  // 36 x6y68 CPE[6]
00  // 37 x6y68 CPE[7]
00  // 38 x6y68 CPE[8]
00  // 39 x6y68 CPE[9]
28  // 40 x5y67 INMUX plane 2,1
20  // 41 x5y67 INMUX plane 4,3
05  // 42 x5y67 INMUX plane 6,5
30  // 43 x5y67 INMUX plane 8,7
28  // 44 x5y67 INMUX plane 10,9
00  // 45 x5y67 INMUX plane 12,11
02  // 46 x5y68 INMUX plane 2,1
20  // 47 x5y68 INMUX plane 4,3
02  // 48 x5y68 INMUX plane 6,5
30  // 49 x5y68 INMUX plane 8,7
28  // 50 x5y68 INMUX plane 10,9
00  // 51 x5y68 INMUX plane 12,11
28  // 52 x6y67 INMUX plane 2,1
00  // 53 x6y67 INMUX plane 4,3
90  // 54 x6y67 INMUX plane 6,5
40  // 55 x6y67 INMUX plane 8,7
88  // 56 x6y67 INMUX plane 10,9
80  // 57 x6y67 INMUX plane 12,11
10  // 58 x6y68 INMUX plane 2,1
00  // 59 x6y68 INMUX plane 4,3
05  // 60 x6y68 INMUX plane 6,5
40  // 61 x6y68 INMUX plane 8,7
89  // 62 x6y68 INMUX plane 10,9
80  // 63 x6y68 INMUX plane 12,11
48  // 64 x6y68 SB_BIG plane 1
14  // 65 x6y68 SB_BIG plane 1
00  // 66 x6y68 SB_DRIVE plane 2,1
8E  // 67 x6y68 SB_BIG plane 2
2A  // 68 x6y68 SB_BIG plane 2
00  // 69 x6y68 SB_BIG plane 3
00  // 70 x6y68 SB_BIG plane 3
00  // 71 x6y68 SB_DRIVE plane 4,3
02  // 72 x6y68 SB_BIG plane 4
0A  // 73 x6y68 SB_BIG plane 4
41  // 74 x6y68 SB_BIG plane 5
14  // 75 x6y68 SB_BIG plane 5
00  // 76 x6y68 SB_DRIVE plane 6,5
89  // 77 x6y68 SB_BIG plane 6
26  // 78 x6y68 SB_BIG plane 6
00  // 79 x6y68 SB_BIG plane 7
00  // 80 x6y68 SB_BIG plane 7
00  // 81 x6y68 SB_DRIVE plane 8,7
00  // 82 x6y68 SB_BIG plane 8
00  // 83 x6y68 SB_BIG plane 8
01  // 84 x6y68 SB_BIG plane 9
00  // 85 x6y68 SB_BIG plane 9
04  // 86 x6y68 SB_DRIVE plane 10,9
C2  // 87 x6y68 SB_BIG plane 10
00  // 88 x6y68 SB_BIG plane 10
0C  // 89 x6y68 SB_BIG plane 11
00  // 90 x6y68 SB_BIG plane 11
01  // 91 x6y68 SB_DRIVE plane 12,11
00  // 92 x6y68 SB_BIG plane 12
00  // 93 x6y68 SB_BIG plane 12
A1  // 94 x5y67 SB_SML plane 1
12  // 95 x5y67 SB_SML plane 2,1
5E  // 96 x5y67 SB_SML plane 2
00  // 97 x5y67 SB_SML plane 3
40  // 98 x5y67 SB_SML plane 4,3
38  // 99 x5y67 SB_SML plane 4
A8  // 100 x5y67 SB_SML plane 5
12  // 101 x5y67 SB_SML plane 6,5
2A  // 102 x5y67 SB_SML plane 6
00  // 103 x5y67 SB_SML plane 7
00  // 104 x5y67 SB_SML plane 8,7
00  // 105 x5y67 SB_SML plane 8
00  // 106 x5y67 SB_SML plane 9
10  // 107 x5y67 SB_SML plane 10,9
00 // -- CRC low byte
8F // -- CRC high byte


// Config Latches on x7y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 69B5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
22 // y_sel: 67
AE // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 69BD
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x7y67 CPE[0]  net1 = net2: _a176  C_ADDF2///ADDF2/
00  //  1 x7y67 CPE[1]
00  //  2 x7y67 CPE[2]
00  //  3 x7y67 CPE[3]
00  //  4 x7y67 CPE[4]
00  //  5 x7y67 CPE[5]
00  //  6 x7y67 CPE[6]
00  //  7 x7y67 CPE[7]
00  //  8 x7y67 CPE[8]
00  //  9 x7y67 CPE[9]
00  // 10 x7y68 CPE[0]  net1 = net2: _a178  C_ADDF2///ADDF2/
00  // 11 x7y68 CPE[1]
00  // 12 x7y68 CPE[2]
00  // 13 x7y68 CPE[3]
00  // 14 x7y68 CPE[4]
00  // 15 x7y68 CPE[5]
00  // 16 x7y68 CPE[6]
00  // 17 x7y68 CPE[7]
00  // 18 x7y68 CPE[8]
00  // 19 x7y68 CPE[9]
00  // 20 x8y67 CPE[0]  net1 = net2: _a162  C_ADDF2///ADDF2/
00  // 21 x8y67 CPE[1]
00  // 22 x8y67 CPE[2]
00  // 23 x8y67 CPE[3]
00  // 24 x8y67 CPE[4]
00  // 25 x8y67 CPE[5]
00  // 26 x8y67 CPE[6]
00  // 27 x8y67 CPE[7]
00  // 28 x8y67 CPE[8]
00  // 29 x8y67 CPE[9]
00  // 30 x8y68 CPE[0]  _a164  C_ADDF////    
00  // 31 x8y68 CPE[1]
00  // 32 x8y68 CPE[2]
00  // 33 x8y68 CPE[3]
00  // 34 x8y68 CPE[4]
00  // 35 x8y68 CPE[5]
00  // 36 x8y68 CPE[6]
00  // 37 x8y68 CPE[7]
00  // 38 x8y68 CPE[8]
00  // 39 x8y68 CPE[9]
01  // 40 x7y67 INMUX plane 2,1
00  // 41 x7y67 INMUX plane 4,3
00  // 42 x7y67 INMUX plane 6,5
00  // 43 x7y67 INMUX plane 8,7
08  // 44 x7y67 INMUX plane 10,9
00  // 45 x7y67 INMUX plane 12,11
0C  // 46 x7y68 INMUX plane 2,1
00  // 47 x7y68 INMUX plane 4,3
03  // 48 x7y68 INMUX plane 6,5
00  // 49 x7y68 INMUX plane 8,7
09  // 50 x7y68 INMUX plane 10,9
01  // 51 x7y68 INMUX plane 12,11
08  // 52 x8y67 INMUX plane 2,1
10  // 53 x8y67 INMUX plane 4,3
E1  // 54 x8y67 INMUX plane 6,5
00  // 55 x8y67 INMUX plane 8,7
C0  // 56 x8y67 INMUX plane 10,9
00  // 57 x8y67 INMUX plane 12,11
08  // 58 x8y68 INMUX plane 2,1
07  // 59 x8y68 INMUX plane 4,3
CA  // 60 x8y68 INMUX plane 6,5
00  // 61 x8y68 INMUX plane 8,7
C9  // 62 x8y68 INMUX plane 10,9
02  // 63 x8y68 INMUX plane 12,11
51  // 64 x7y67 SB_BIG plane 1
12  // 65 x7y67 SB_BIG plane 1
00  // 66 x7y67 SB_DRIVE plane 2,1
D0  // 67 x7y67 SB_BIG plane 2
14  // 68 x7y67 SB_BIG plane 2
92  // 69 x7y67 SB_BIG plane 3
26  // 70 x7y67 SB_BIG plane 3
00  // 71 x7y67 SB_DRIVE plane 4,3
48  // 72 x7y67 SB_BIG plane 4
12  // 73 x7y67 SB_BIG plane 4
88  // 74 x7y67 SB_BIG plane 5
12  // 75 x7y67 SB_BIG plane 5
00  // 76 x7y67 SB_DRIVE plane 6,5
9C  // 77 x7y67 SB_BIG plane 6
22  // 78 x7y67 SB_BIG plane 6
48  // 79 x7y67 SB_BIG plane 7
12  // 80 x7y67 SB_BIG plane 7
00  // 81 x7y67 SB_DRIVE plane 8,7
48  // 82 x7y67 SB_BIG plane 8
12  // 83 x7y67 SB_BIG plane 8
48  // 84 x7y67 SB_BIG plane 9
12  // 85 x7y67 SB_BIG plane 9
00  // 86 x7y67 SB_DRIVE plane 10,9
48  // 87 x7y67 SB_BIG plane 10
12  // 88 x7y67 SB_BIG plane 10
48  // 89 x7y67 SB_BIG plane 11
12  // 90 x7y67 SB_BIG plane 11
00  // 91 x7y67 SB_DRIVE plane 12,11
48  // 92 x7y67 SB_BIG plane 12
12  // 93 x7y67 SB_BIG plane 12
28  // 94 x8y68 SB_SML plane 1
82  // 95 x8y68 SB_SML plane 2,1
22  // 96 x8y68 SB_SML plane 2
A8  // 97 x8y68 SB_SML plane 3
82  // 98 x8y68 SB_SML plane 4,3
2A  // 99 x8y68 SB_SML plane 4
31  // 100 x8y68 SB_SML plane 5
B2  // 101 x8y68 SB_SML plane 6,5
15  // 102 x8y68 SB_SML plane 6
A8  // 103 x8y68 SB_SML plane 7
82  // 104 x8y68 SB_SML plane 8,7
2A  // 105 x8y68 SB_SML plane 8
50  // 106 x8y68 SB_SML plane 9
13  // 107 x8y68 SB_SML plane 10,9
2B  // 108 x8y68 SB_SML plane 10
B1  // 109 x8y68 SB_SML plane 11
82  // 110 x8y68 SB_SML plane 12,11
2A  // 111 x8y68 SB_SML plane 12
10 // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x9y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6A33     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
22 // y_sel: 67
76 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6A3B
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x9y67 CPE[0]  _a23  C_AND////    
00  //  1 x9y67 CPE[1]
00  //  2 x9y67 CPE[2]
00  //  3 x9y67 CPE[3]
00  //  4 x9y67 CPE[4]
00  //  5 x9y67 CPE[5]
00  //  6 x9y67 CPE[6]
00  //  7 x9y67 CPE[7]
00  //  8 x9y67 CPE[8]
00  //  9 x9y67 CPE[9]
00  // 10 x9y68 CPE[0]
00  // 11 x9y68 CPE[1]
00  // 12 x9y68 CPE[2]
00  // 13 x9y68 CPE[3]
00  // 14 x9y68 CPE[4]
00  // 15 x9y68 CPE[5]
00  // 16 x9y68 CPE[6]
00  // 17 x9y68 CPE[7]
00  // 18 x9y68 CPE[8]
00  // 19 x9y68 CPE[9]
00  // 20 x10y67 CPE[0]
00  // 21 x10y67 CPE[1]
00  // 22 x10y67 CPE[2]
00  // 23 x10y67 CPE[3]
00  // 24 x10y67 CPE[4]
00  // 25 x10y67 CPE[5]
00  // 26 x10y67 CPE[6]
00  // 27 x10y67 CPE[7]
00  // 28 x10y67 CPE[8]
00  // 29 x10y67 CPE[9]
00  // 30 x10y68 CPE[0]  _a316  C_AND////    
00  // 31 x10y68 CPE[1]
00  // 32 x10y68 CPE[2]
00  // 33 x10y68 CPE[3]
00  // 34 x10y68 CPE[4]
00  // 35 x10y68 CPE[5]
00  // 36 x10y68 CPE[6]
00  // 37 x10y68 CPE[7]
00  // 38 x10y68 CPE[8]
00  // 39 x10y68 CPE[9]
0F  // 40 x9y67 INMUX plane 2,1
15  // 41 x9y67 INMUX plane 4,3
2D  // 42 x9y67 INMUX plane 6,5
0F  // 43 x9y67 INMUX plane 8,7
2D  // 44 x9y67 INMUX plane 10,9
05  // 45 x9y67 INMUX plane 12,11
00  // 46 x9y68 INMUX plane 2,1
20  // 47 x9y68 INMUX plane 4,3
04  // 48 x9y68 INMUX plane 6,5
00  // 49 x9y68 INMUX plane 8,7
09  // 50 x9y68 INMUX plane 10,9
01  // 51 x9y68 INMUX plane 12,11
00  // 52 x10y67 INMUX plane 2,1
08  // 53 x10y67 INMUX plane 4,3
09  // 54 x10y67 INMUX plane 6,5
40  // 55 x10y67 INMUX plane 8,7
08  // 56 x10y67 INMUX plane 10,9
40  // 57 x10y67 INMUX plane 12,11
00  // 58 x10y68 INMUX plane 2,1
03  // 59 x10y68 INMUX plane 4,3
28  // 60 x10y68 INMUX plane 6,5
65  // 61 x10y68 INMUX plane 8,7
00  // 62 x10y68 INMUX plane 10,9
43  // 63 x10y68 INMUX plane 12,11
41  // 64 x10y68 SB_BIG plane 1
02  // 65 x10y68 SB_BIG plane 1
00  // 66 x10y68 SB_DRIVE plane 2,1
1A  // 67 x10y68 SB_BIG plane 2
16  // 68 x10y68 SB_BIG plane 2
00  // 69 x10y68 SB_BIG plane 3
00  // 70 x10y68 SB_BIG plane 3
00  // 71 x10y68 SB_DRIVE plane 4,3
48  // 72 x10y68 SB_BIG plane 4
12  // 73 x10y68 SB_BIG plane 4
48  // 74 x10y68 SB_BIG plane 5
12  // 75 x10y68 SB_BIG plane 5
00  // 76 x10y68 SB_DRIVE plane 6,5
00  // 77 x10y68 SB_BIG plane 6
00  // 78 x10y68 SB_BIG plane 6
00  // 79 x10y68 SB_BIG plane 7
00  // 80 x10y68 SB_BIG plane 7
00  // 81 x10y68 SB_DRIVE plane 8,7
48  // 82 x10y68 SB_BIG plane 8
12  // 83 x10y68 SB_BIG plane 8
21  // 84 x10y68 SB_BIG plane 9
00  // 85 x10y68 SB_BIG plane 9
00  // 86 x10y68 SB_DRIVE plane 10,9
00  // 87 x10y68 SB_BIG plane 10
00  // 88 x10y68 SB_BIG plane 10
03  // 89 x10y68 SB_BIG plane 11
22  // 90 x10y68 SB_BIG plane 11
00  // 91 x10y68 SB_DRIVE plane 12,11
00  // 92 x10y68 SB_BIG plane 12
00  // 93 x10y68 SB_BIG plane 12
A8  // 94 x9y67 SB_SML plane 1
02  // 95 x9y67 SB_SML plane 2,1
00  // 96 x9y67 SB_SML plane 2
00  // 97 x9y67 SB_SML plane 3
30  // 98 x9y67 SB_SML plane 4,3
04  // 99 x9y67 SB_SML plane 4
A1  // 100 x9y67 SB_SML plane 5
92  // 101 x9y67 SB_SML plane 6,5
01  // 102 x9y67 SB_SML plane 6
00  // 103 x9y67 SB_SML plane 7
84  // 104 x9y67 SB_SML plane 8,7
2A  // 105 x9y67 SB_SML plane 8
00  // 106 x9y67 SB_SML plane 9
90  // 107 x9y67 SB_SML plane 10,9
01  // 108 x9y67 SB_SML plane 10
65 // -- CRC low byte
E2 // -- CRC high byte


// Config Latches on x11y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6AAE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
22 // y_sel: 67
1E // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6AB6
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x11y67 CPE[0]
00  //  1 x11y67 CPE[1]
00  //  2 x11y67 CPE[2]
00  //  3 x11y67 CPE[3]
00  //  4 x11y67 CPE[4]
00  //  5 x11y67 CPE[5]
00  //  6 x11y67 CPE[6]
00  //  7 x11y67 CPE[7]
00  //  8 x11y67 CPE[8]
00  //  9 x11y67 CPE[9]
00  // 10 x11y68 CPE[0]
00  // 11 x11y68 CPE[1]
00  // 12 x11y68 CPE[2]
00  // 13 x11y68 CPE[3]
00  // 14 x11y68 CPE[4]
00  // 15 x11y68 CPE[5]
00  // 16 x11y68 CPE[6]
00  // 17 x11y68 CPE[7]
00  // 18 x11y68 CPE[8]
00  // 19 x11y68 CPE[9]
00  // 20 x12y67 CPE[0]  net1 = net2: _a19  C_AND/D//AND/D
00  // 21 x12y67 CPE[1]
00  // 22 x12y67 CPE[2]
00  // 23 x12y67 CPE[3]
00  // 24 x12y67 CPE[4]
00  // 25 x12y67 CPE[5]
00  // 26 x12y67 CPE[6]
00  // 27 x12y67 CPE[7]
00  // 28 x12y67 CPE[8]
00  // 29 x12y67 CPE[9]
00  // 30 x12y68 CPE[0]  _a25  C_AND////    
00  // 31 x12y68 CPE[1]
00  // 32 x12y68 CPE[2]
00  // 33 x12y68 CPE[3]
00  // 34 x12y68 CPE[4]
00  // 35 x12y68 CPE[5]
00  // 36 x12y68 CPE[6]
00  // 37 x12y68 CPE[7]
00  // 38 x12y68 CPE[8]
00  // 39 x12y68 CPE[9]
08  // 40 x11y67 INMUX plane 2,1
08  // 41 x11y67 INMUX plane 4,3
11  // 42 x11y67 INMUX plane 6,5
02  // 43 x11y67 INMUX plane 8,7
00  // 44 x11y67 INMUX plane 10,9
00  // 45 x11y67 INMUX plane 12,11
09  // 46 x11y68 INMUX plane 2,1
00  // 47 x11y68 INMUX plane 4,3
00  // 48 x11y68 INMUX plane 6,5
00  // 49 x11y68 INMUX plane 8,7
01  // 50 x11y68 INMUX plane 10,9
00  // 51 x11y68 INMUX plane 12,11
30  // 52 x12y67 INMUX plane 2,1
00  // 53 x12y67 INMUX plane 4,3
0A  // 54 x12y67 INMUX plane 6,5
30  // 55 x12y67 INMUX plane 8,7
A0  // 56 x12y67 INMUX plane 10,9
00  // 57 x12y67 INMUX plane 12,11
00  // 58 x12y68 INMUX plane 2,1
00  // 59 x12y68 INMUX plane 4,3
3C  // 60 x12y68 INMUX plane 6,5
29  // 61 x12y68 INMUX plane 8,7
A1  // 62 x12y68 INMUX plane 10,9
00  // 63 x12y68 INMUX plane 12,11
00  // 64 x11y67 SB_BIG plane 1
00  // 65 x11y67 SB_BIG plane 1
00  // 66 x11y67 SB_DRIVE plane 2,1
06  // 67 x11y67 SB_BIG plane 2
10  // 68 x11y67 SB_BIG plane 2
48  // 69 x11y67 SB_BIG plane 3
14  // 70 x11y67 SB_BIG plane 3
00  // 71 x11y67 SB_DRIVE plane 4,3
51  // 72 x11y67 SB_BIG plane 4
10  // 73 x11y67 SB_BIG plane 4
11  // 74 x11y67 SB_BIG plane 5
00  // 75 x11y67 SB_BIG plane 5
00  // 76 x11y67 SB_DRIVE plane 6,5
00  // 77 x11y67 SB_BIG plane 6
00  // 78 x11y67 SB_BIG plane 6
41  // 79 x11y67 SB_BIG plane 7
02  // 80 x11y67 SB_BIG plane 7
00  // 81 x11y67 SB_DRIVE plane 8,7
48  // 82 x11y67 SB_BIG plane 8
12  // 83 x11y67 SB_BIG plane 8
29  // 84 x11y67 SB_BIG plane 9
00  // 85 x11y67 SB_BIG plane 9
00  // 86 x11y67 SB_DRIVE plane 10,9
00  // 87 x11y67 SB_BIG plane 10
00  // 88 x11y67 SB_BIG plane 10
00  // 89 x11y67 SB_BIG plane 11
00  // 90 x11y67 SB_BIG plane 11
00  // 91 x11y67 SB_DRIVE plane 12,11
00  // 92 x11y67 SB_BIG plane 12
00  // 93 x11y67 SB_BIG plane 12
00  // 94 x12y68 SB_SML plane 1
00  // 95 x12y68 SB_SML plane 2,1
00  // 96 x12y68 SB_SML plane 2
A8  // 97 x12y68 SB_SML plane 3
82  // 98 x12y68 SB_SML plane 4,3
2A  // 99 x12y68 SB_SML plane 4
00  // 100 x12y68 SB_SML plane 5
20  // 101 x12y68 SB_SML plane 6,5
30  // 102 x12y68 SB_SML plane 6
88  // 103 x12y68 SB_SML plane 7
80  // 104 x12y68 SB_SML plane 8,7
2A  // 105 x12y68 SB_SML plane 8
11  // 106 x12y68 SB_SML plane 9
00  // 107 x12y68 SB_SML plane 10,9
00  // 108 x12y68 SB_SML plane 10
19  // 109 x12y68 SB_SML plane 11
B0 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x13y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6B2A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
22 // y_sel: 67
C6 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6B32
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x13y67 CPE[0]
00  //  1 x13y67 CPE[1]
00  //  2 x13y67 CPE[2]
00  //  3 x13y67 CPE[3]
00  //  4 x13y67 CPE[4]
00  //  5 x13y67 CPE[5]
00  //  6 x13y67 CPE[6]
00  //  7 x13y67 CPE[7]
00  //  8 x13y67 CPE[8]
00  //  9 x13y67 CPE[9]
00  // 10 x13y68 CPE[0]  _a46  C_ORAND////    _a233  C_///AND/D
00  // 11 x13y68 CPE[1]
00  // 12 x13y68 CPE[2]
00  // 13 x13y68 CPE[3]
00  // 14 x13y68 CPE[4]
00  // 15 x13y68 CPE[5]
00  // 16 x13y68 CPE[6]
00  // 17 x13y68 CPE[7]
00  // 18 x13y68 CPE[8]
00  // 19 x13y68 CPE[9]
00  // 20 x14y67 CPE[0]  _a232  C_AND/D///    _a347  C_///AND/
00  // 21 x14y67 CPE[1]
00  // 22 x14y67 CPE[2]
00  // 23 x14y67 CPE[3]
00  // 24 x14y67 CPE[4]
00  // 25 x14y67 CPE[5]
00  // 26 x14y67 CPE[6]
00  // 27 x14y67 CPE[7]
00  // 28 x14y67 CPE[8]
00  // 29 x14y67 CPE[9]
00  // 30 x14y68 CPE[0]  _a53  C_AND////    _a356  C_////Bridge
00  // 31 x14y68 CPE[1]
00  // 32 x14y68 CPE[2]
00  // 33 x14y68 CPE[3]
00  // 34 x14y68 CPE[4]
00  // 35 x14y68 CPE[5]
00  // 36 x14y68 CPE[6]
00  // 37 x14y68 CPE[7]
00  // 38 x14y68 CPE[8]
00  // 39 x14y68 CPE[9]
00  // 40 x13y67 INMUX plane 2,1
01  // 41 x13y67 INMUX plane 4,3
00  // 42 x13y67 INMUX plane 6,5
01  // 43 x13y67 INMUX plane 8,7
04  // 44 x13y67 INMUX plane 10,9
20  // 45 x13y67 INMUX plane 12,11
00  // 46 x13y68 INMUX plane 2,1
38  // 47 x13y68 INMUX plane 4,3
28  // 48 x13y68 INMUX plane 6,5
2F  // 49 x13y68 INMUX plane 8,7
28  // 50 x13y68 INMUX plane 10,9
28  // 51 x13y68 INMUX plane 12,11
0D  // 52 x14y67 INMUX plane 2,1
3A  // 53 x14y67 INMUX plane 4,3
00  // 54 x14y67 INMUX plane 6,5
69  // 55 x14y67 INMUX plane 8,7
08  // 56 x14y67 INMUX plane 10,9
25  // 57 x14y67 INMUX plane 12,11
0F  // 58 x14y68 INMUX plane 2,1
05  // 59 x14y68 INMUX plane 4,3
34  // 60 x14y68 INMUX plane 6,5
3E  // 61 x14y68 INMUX plane 8,7
04  // 62 x14y68 INMUX plane 10,9
21  // 63 x14y68 INMUX plane 12,11
19  // 64 x14y68 SB_BIG plane 1
00  // 65 x14y68 SB_BIG plane 1
00  // 66 x14y68 SB_DRIVE plane 2,1
C9  // 67 x14y68 SB_BIG plane 2
20  // 68 x14y68 SB_BIG plane 2
48  // 69 x14y68 SB_BIG plane 3
12  // 70 x14y68 SB_BIG plane 3
00  // 71 x14y68 SB_DRIVE plane 4,3
48  // 72 x14y68 SB_BIG plane 4
12  // 73 x14y68 SB_BIG plane 4
00  // 74 x14y68 SB_BIG plane 5
00  // 75 x14y68 SB_BIG plane 5
00  // 76 x14y68 SB_DRIVE plane 6,5
C8  // 77 x14y68 SB_BIG plane 6
10  // 78 x14y68 SB_BIG plane 6
56  // 79 x14y68 SB_BIG plane 7
24  // 80 x14y68 SB_BIG plane 7
00  // 81 x14y68 SB_DRIVE plane 8,7
48  // 82 x14y68 SB_BIG plane 8
02  // 83 x14y68 SB_BIG plane 8
29  // 84 x14y68 SB_BIG plane 9
00  // 85 x14y68 SB_BIG plane 9
00  // 86 x14y68 SB_DRIVE plane 10,9
80  // 87 x14y68 SB_BIG plane 10
00  // 88 x14y68 SB_BIG plane 10
21  // 89 x14y68 SB_BIG plane 11
00  // 90 x14y68 SB_BIG plane 11
00  // 91 x14y68 SB_DRIVE plane 12,11
C0  // 92 x14y68 SB_BIG plane 12
00  // 93 x14y68 SB_BIG plane 12
00  // 94 x13y67 SB_SML plane 1
80  // 95 x13y67 SB_SML plane 2,1
2A  // 96 x13y67 SB_SML plane 2
28  // 97 x13y67 SB_SML plane 3
82  // 98 x13y67 SB_SML plane 4,3
4A  // 99 x13y67 SB_SML plane 4
00  // 100 x13y67 SB_SML plane 5
90  // 101 x13y67 SB_SML plane 6,5
2B  // 102 x13y67 SB_SML plane 6
50  // 103 x13y67 SB_SML plane 7
84  // 104 x13y67 SB_SML plane 8,7
28  // 105 x13y67 SB_SML plane 8
11  // 106 x13y67 SB_SML plane 9
10  // 107 x13y67 SB_SML plane 10,9
25 // -- CRC low byte
DB // -- CRC high byte


// Config Latches on x15y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6BA4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
22 // y_sel: 67
0E // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6BAC
6B // Length: 107
48 // -- CRC low byte
E5 // -- CRC high byte
00  //  0 x15y67 CPE[0]  _a6  C_AND/D///    
00  //  1 x15y67 CPE[1]
00  //  2 x15y67 CPE[2]
00  //  3 x15y67 CPE[3]
00  //  4 x15y67 CPE[4]
00  //  5 x15y67 CPE[5]
00  //  6 x15y67 CPE[6]
00  //  7 x15y67 CPE[7]
00  //  8 x15y67 CPE[8]
00  //  9 x15y67 CPE[9]
00  // 10 x15y68 CPE[0]
00  // 11 x15y68 CPE[1]
00  // 12 x15y68 CPE[2]
00  // 13 x15y68 CPE[3]
00  // 14 x15y68 CPE[4]
00  // 15 x15y68 CPE[5]
00  // 16 x15y68 CPE[6]
00  // 17 x15y68 CPE[7]
00  // 18 x15y68 CPE[8]
00  // 19 x15y68 CPE[9]
00  // 20 x16y67 CPE[0]  _a370  C_////Bridge
00  // 21 x16y67 CPE[1]
00  // 22 x16y67 CPE[2]
00  // 23 x16y67 CPE[3]
00  // 24 x16y67 CPE[4]
00  // 25 x16y67 CPE[5]
00  // 26 x16y67 CPE[6]
00  // 27 x16y67 CPE[7]
00  // 28 x16y67 CPE[8]
00  // 29 x16y67 CPE[9]
00  // 30 x16y68 CPE[0]  _a239  C_AND/D///    
00  // 31 x16y68 CPE[1]
00  // 32 x16y68 CPE[2]
00  // 33 x16y68 CPE[3]
00  // 34 x16y68 CPE[4]
00  // 35 x16y68 CPE[5]
00  // 36 x16y68 CPE[6]
00  // 37 x16y68 CPE[7]
00  // 38 x16y68 CPE[8]
00  // 39 x16y68 CPE[9]
2C  // 40 x15y67 INMUX plane 2,1
00  // 41 x15y67 INMUX plane 4,3
30  // 42 x15y67 INMUX plane 6,5
09  // 43 x15y67 INMUX plane 8,7
38  // 44 x15y67 INMUX plane 10,9
2C  // 45 x15y67 INMUX plane 12,11
08  // 46 x15y68 INMUX plane 2,1
00  // 47 x15y68 INMUX plane 4,3
00  // 48 x15y68 INMUX plane 6,5
28  // 49 x15y68 INMUX plane 8,7
01  // 50 x15y68 INMUX plane 10,9
00  // 51 x15y68 INMUX plane 12,11
30  // 52 x16y67 INMUX plane 2,1
28  // 53 x16y67 INMUX plane 4,3
28  // 54 x16y67 INMUX plane 6,5
40  // 55 x16y67 INMUX plane 8,7
00  // 56 x16y67 INMUX plane 10,9
40  // 57 x16y67 INMUX plane 12,11
04  // 58 x16y68 INMUX plane 2,1
00  // 59 x16y68 INMUX plane 4,3
06  // 60 x16y68 INMUX plane 6,5
40  // 61 x16y68 INMUX plane 8,7
00  // 62 x16y68 INMUX plane 10,9
49  // 63 x16y68 INMUX plane 12,11
48  // 64 x15y67 SB_BIG plane 1
12  // 65 x15y67 SB_BIG plane 1
00  // 66 x15y67 SB_DRIVE plane 2,1
00  // 67 x15y67 SB_BIG plane 2
00  // 68 x15y67 SB_BIG plane 2
08  // 69 x15y67 SB_BIG plane 3
10  // 70 x15y67 SB_BIG plane 3
00  // 71 x15y67 SB_DRIVE plane 4,3
48  // 72 x15y67 SB_BIG plane 4
02  // 73 x15y67 SB_BIG plane 4
48  // 74 x15y67 SB_BIG plane 5
02  // 75 x15y67 SB_BIG plane 5
00  // 76 x15y67 SB_DRIVE plane 6,5
C0  // 77 x15y67 SB_BIG plane 6
00  // 78 x15y67 SB_BIG plane 6
48  // 79 x15y67 SB_BIG plane 7
12  // 80 x15y67 SB_BIG plane 7
00  // 81 x15y67 SB_DRIVE plane 8,7
48  // 82 x15y67 SB_BIG plane 8
12  // 83 x15y67 SB_BIG plane 8
00  // 84 x15y67 SB_BIG plane 9
00  // 85 x15y67 SB_BIG plane 9
80  // 86 x15y67 SB_DRIVE plane 10,9
10  // 87 x15y67 SB_BIG plane 10
10  // 88 x15y67 SB_BIG plane 10
00  // 89 x15y67 SB_BIG plane 11
00  // 90 x15y67 SB_BIG plane 11
00  // 91 x15y67 SB_DRIVE plane 12,11
00  // 92 x15y67 SB_BIG plane 12
00  // 93 x15y67 SB_BIG plane 12
A8  // 94 x16y68 SB_SML plane 1
02  // 95 x16y68 SB_SML plane 2,1
00  // 96 x16y68 SB_SML plane 2
A8  // 97 x16y68 SB_SML plane 3
82  // 98 x16y68 SB_SML plane 4,3
2A  // 99 x16y68 SB_SML plane 4
A8  // 100 x16y68 SB_SML plane 5
02  // 101 x16y68 SB_SML plane 6,5
00  // 102 x16y68 SB_SML plane 6
A8  // 103 x16y68 SB_SML plane 7
82  // 104 x16y68 SB_SML plane 8,7
2C  // 105 x16y68 SB_SML plane 8
11  // 106 x16y68 SB_SML plane 9
97 // -- CRC low byte
B8 // -- CRC high byte


// Config Latches on x17y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C1D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
22 // y_sel: 67
D6 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6C25
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x17y67 CPE[0]
00  //  1 x17y67 CPE[1]
00  //  2 x17y67 CPE[2]
00  //  3 x17y67 CPE[3]
00  //  4 x17y67 CPE[4]
00  //  5 x17y67 CPE[5]
00  //  6 x17y67 CPE[6]
00  //  7 x17y67 CPE[7]
00  //  8 x17y67 CPE[8]
00  //  9 x17y67 CPE[9]
00  // 10 x17y68 CPE[0]
00  // 11 x17y68 CPE[1]
00  // 12 x17y68 CPE[2]
00  // 13 x17y68 CPE[3]
00  // 14 x17y68 CPE[4]
00  // 15 x17y68 CPE[5]
00  // 16 x17y68 CPE[6]
00  // 17 x17y68 CPE[7]
00  // 18 x17y68 CPE[8]
00  // 19 x17y68 CPE[9]
00  // 20 x18y67 CPE[0]
00  // 21 x18y67 CPE[1]
00  // 22 x18y67 CPE[2]
00  // 23 x18y67 CPE[3]
00  // 24 x18y67 CPE[4]
00  // 25 x18y67 CPE[5]
00  // 26 x18y67 CPE[6]
00  // 27 x18y67 CPE[7]
00  // 28 x18y67 CPE[8]
00  // 29 x18y67 CPE[9]
00  // 30 x18y68 CPE[0]  _a235  C_///AND/D
00  // 31 x18y68 CPE[1]
00  // 32 x18y68 CPE[2]
00  // 33 x18y68 CPE[3]
00  // 34 x18y68 CPE[4]
00  // 35 x18y68 CPE[5]
00  // 36 x18y68 CPE[6]
00  // 37 x18y68 CPE[7]
00  // 38 x18y68 CPE[8]
00  // 39 x18y68 CPE[9]
01  // 40 x17y67 INMUX plane 2,1
08  // 41 x17y67 INMUX plane 4,3
00  // 42 x17y67 INMUX plane 6,5
00  // 43 x17y67 INMUX plane 8,7
20  // 44 x17y67 INMUX plane 10,9
08  // 45 x17y67 INMUX plane 12,11
00  // 46 x17y68 INMUX plane 2,1
08  // 47 x17y68 INMUX plane 4,3
08  // 48 x17y68 INMUX plane 6,5
00  // 49 x17y68 INMUX plane 8,7
01  // 50 x17y68 INMUX plane 10,9
00  // 51 x17y68 INMUX plane 12,11
00  // 52 x18y67 INMUX plane 2,1
00  // 53 x18y67 INMUX plane 4,3
00  // 54 x18y67 INMUX plane 6,5
00  // 55 x18y67 INMUX plane 8,7
08  // 56 x18y67 INMUX plane 10,9
00  // 57 x18y67 INMUX plane 12,11
06  // 58 x18y68 INMUX plane 2,1
00  // 59 x18y68 INMUX plane 4,3
01  // 60 x18y68 INMUX plane 6,5
00  // 61 x18y68 INMUX plane 8,7
20  // 62 x18y68 INMUX plane 10,9
00  // 63 x18y68 INMUX plane 12,11
00  // 64 x18y68 SB_BIG plane 1
00  // 65 x18y68 SB_BIG plane 1
00  // 66 x18y68 SB_DRIVE plane 2,1
19  // 67 x18y68 SB_BIG plane 2
00  // 68 x18y68 SB_BIG plane 2
00  // 69 x18y68 SB_BIG plane 3
00  // 70 x18y68 SB_BIG plane 3
40  // 71 x18y68 SB_DRIVE plane 4,3
48  // 72 x18y68 SB_BIG plane 4
10  // 73 x18y68 SB_BIG plane 4
00  // 74 x18y68 SB_BIG plane 5
00  // 75 x18y68 SB_BIG plane 5
00  // 76 x18y68 SB_DRIVE plane 6,5
00  // 77 x18y68 SB_BIG plane 6
00  // 78 x18y68 SB_BIG plane 6
00  // 79 x18y68 SB_BIG plane 7
00  // 80 x18y68 SB_BIG plane 7
00  // 81 x18y68 SB_DRIVE plane 8,7
48  // 82 x18y68 SB_BIG plane 8
12  // 83 x18y68 SB_BIG plane 8
00  // 84 x18y68 SB_BIG plane 9
00  // 85 x18y68 SB_BIG plane 9
00  // 86 x18y68 SB_DRIVE plane 10,9
00  // 87 x18y68 SB_BIG plane 10
00  // 88 x18y68 SB_BIG plane 10
00  // 89 x18y68 SB_BIG plane 11
00  // 90 x18y68 SB_BIG plane 11
00  // 91 x18y68 SB_DRIVE plane 12,11
00  // 92 x18y68 SB_BIG plane 12
00  // 93 x18y68 SB_BIG plane 12
00  // 94 x17y67 SB_SML plane 1
00  // 95 x17y67 SB_SML plane 2,1
00  // 96 x17y67 SB_SML plane 2
00  // 97 x17y67 SB_SML plane 3
80  // 98 x17y67 SB_SML plane 4,3
2C  // 99 x17y67 SB_SML plane 4
00  // 100 x17y67 SB_SML plane 5
00  // 101 x17y67 SB_SML plane 6,5
04  // 102 x17y67 SB_SML plane 6
00  // 103 x17y67 SB_SML plane 7
80  // 104 x17y67 SB_SML plane 8,7
2A  // 105 x17y67 SB_SML plane 8
00  // 106 x17y67 SB_SML plane 9
80  // 107 x17y67 SB_SML plane 10,9
21  // 108 x17y67 SB_SML plane 10
90 // -- CRC low byte
57 // -- CRC high byte


// Config Latches on x19y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6C98     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
22 // y_sel: 67
BE // -- CRC low byte
03 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6CA0
59 // Length: 89
D9 // -- CRC low byte
F7 // -- CRC high byte
00  //  0 x19y67 CPE[0]
00  //  1 x19y67 CPE[1]
00  //  2 x19y67 CPE[2]
00  //  3 x19y67 CPE[3]
00  //  4 x19y67 CPE[4]
00  //  5 x19y67 CPE[5]
00  //  6 x19y67 CPE[6]
00  //  7 x19y67 CPE[7]
00  //  8 x19y67 CPE[8]
00  //  9 x19y67 CPE[9]
00  // 10 x19y68 CPE[0]
00  // 11 x19y68 CPE[1]
00  // 12 x19y68 CPE[2]
00  // 13 x19y68 CPE[3]
00  // 14 x19y68 CPE[4]
00  // 15 x19y68 CPE[5]
00  // 16 x19y68 CPE[6]
00  // 17 x19y68 CPE[7]
00  // 18 x19y68 CPE[8]
00  // 19 x19y68 CPE[9]
00  // 20 x20y67 CPE[0]
00  // 21 x20y67 CPE[1]
00  // 22 x20y67 CPE[2]
00  // 23 x20y67 CPE[3]
00  // 24 x20y67 CPE[4]
00  // 25 x20y67 CPE[5]
00  // 26 x20y67 CPE[6]
00  // 27 x20y67 CPE[7]
00  // 28 x20y67 CPE[8]
00  // 29 x20y67 CPE[9]
00  // 30 x20y68 CPE[0]
00  // 31 x20y68 CPE[1]
00  // 32 x20y68 CPE[2]
00  // 33 x20y68 CPE[3]
00  // 34 x20y68 CPE[4]
00  // 35 x20y68 CPE[5]
00  // 36 x20y68 CPE[6]
00  // 37 x20y68 CPE[7]
00  // 38 x20y68 CPE[8]
00  // 39 x20y68 CPE[9]
28  // 40 x19y67 INMUX plane 2,1
00  // 41 x19y67 INMUX plane 4,3
00  // 42 x19y67 INMUX plane 6,5
00  // 43 x19y67 INMUX plane 8,7
08  // 44 x19y67 INMUX plane 10,9
00  // 45 x19y67 INMUX plane 12,11
08  // 46 x19y68 INMUX plane 2,1
00  // 47 x19y68 INMUX plane 4,3
00  // 48 x19y68 INMUX plane 6,5
00  // 49 x19y68 INMUX plane 8,7
00  // 50 x19y68 INMUX plane 10,9
00  // 51 x19y68 INMUX plane 12,11
00  // 52 x20y67 INMUX plane 2,1
00  // 53 x20y67 INMUX plane 4,3
00  // 54 x20y67 INMUX plane 6,5
00  // 55 x20y67 INMUX plane 8,7
08  // 56 x20y67 INMUX plane 10,9
00  // 57 x20y67 INMUX plane 12,11
00  // 58 x20y68 INMUX plane 2,1
00  // 59 x20y68 INMUX plane 4,3
00  // 60 x20y68 INMUX plane 6,5
00  // 61 x20y68 INMUX plane 8,7
00  // 62 x20y68 INMUX plane 10,9
00  // 63 x20y68 INMUX plane 12,11
00  // 64 x19y67 SB_BIG plane 1
00  // 65 x19y67 SB_BIG plane 1
00  // 66 x19y67 SB_DRIVE plane 2,1
00  // 67 x19y67 SB_BIG plane 2
00  // 68 x19y67 SB_BIG plane 2
00  // 69 x19y67 SB_BIG plane 3
00  // 70 x19y67 SB_BIG plane 3
00  // 71 x19y67 SB_DRIVE plane 4,3
00  // 72 x19y67 SB_BIG plane 4
00  // 73 x19y67 SB_BIG plane 4
00  // 74 x19y67 SB_BIG plane 5
00  // 75 x19y67 SB_BIG plane 5
00  // 76 x19y67 SB_DRIVE plane 6,5
00  // 77 x19y67 SB_BIG plane 6
00  // 78 x19y67 SB_BIG plane 6
00  // 79 x19y67 SB_BIG plane 7
00  // 80 x19y67 SB_BIG plane 7
00  // 81 x19y67 SB_DRIVE plane 8,7
00  // 82 x19y67 SB_BIG plane 8
00  // 83 x19y67 SB_BIG plane 8
00  // 84 x19y67 SB_BIG plane 9
00  // 85 x19y67 SB_BIG plane 9
00  // 86 x19y67 SB_DRIVE plane 10,9
18  // 87 x19y67 SB_BIG plane 10
10  // 88 x19y67 SB_BIG plane 10
1F // -- CRC low byte
CE // -- CRC high byte


// Config Latches on x21y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6CFF     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
22 // y_sel: 67
66 // -- CRC low byte
1A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6D07
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x21y67 CPE[0]
00  //  1 x21y67 CPE[1]
00  //  2 x21y67 CPE[2]
00  //  3 x21y67 CPE[3]
00  //  4 x21y67 CPE[4]
00  //  5 x21y67 CPE[5]
00  //  6 x21y67 CPE[6]
00  //  7 x21y67 CPE[7]
00  //  8 x21y67 CPE[8]
00  //  9 x21y67 CPE[9]
00  // 10 x21y68 CPE[0]
00  // 11 x21y68 CPE[1]
00  // 12 x21y68 CPE[2]
00  // 13 x21y68 CPE[3]
00  // 14 x21y68 CPE[4]
00  // 15 x21y68 CPE[5]
00  // 16 x21y68 CPE[6]
00  // 17 x21y68 CPE[7]
00  // 18 x21y68 CPE[8]
00  // 19 x21y68 CPE[9]
00  // 20 x22y67 CPE[0]
00  // 21 x22y67 CPE[1]
00  // 22 x22y67 CPE[2]
00  // 23 x22y67 CPE[3]
00  // 24 x22y67 CPE[4]
00  // 25 x22y67 CPE[5]
00  // 26 x22y67 CPE[6]
00  // 27 x22y67 CPE[7]
00  // 28 x22y67 CPE[8]
00  // 29 x22y67 CPE[9]
00  // 30 x22y68 CPE[0]
00  // 31 x22y68 CPE[1]
00  // 32 x22y68 CPE[2]
00  // 33 x22y68 CPE[3]
00  // 34 x22y68 CPE[4]
00  // 35 x22y68 CPE[5]
00  // 36 x22y68 CPE[6]
00  // 37 x22y68 CPE[7]
00  // 38 x22y68 CPE[8]
00  // 39 x22y68 CPE[9]
00  // 40 x21y67 INMUX plane 2,1
00  // 41 x21y67 INMUX plane 4,3
00  // 42 x21y67 INMUX plane 6,5
00  // 43 x21y67 INMUX plane 8,7
08  // 44 x21y67 INMUX plane 10,9
CB // -- CRC low byte
63 // -- CRC high byte


// Config Latches on x161y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6D3A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
22 // y_sel: 67
E1 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6D42
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y67
00  // 14 right_edge_EN1 at x163y67
00  // 15 right_edge_EN2 at x163y67
00  // 16 right_edge_EN0 at x163y68
00  // 17 right_edge_EN1 at x163y68
00  // 18 right_edge_EN2 at x163y68
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y68 SB_BIG plane 1
12  // 65 x162y68 SB_BIG plane 1
00  // 66 x162y68 SB_DRIVE plane 2,1
48  // 67 x162y68 SB_BIG plane 2
12  // 68 x162y68 SB_BIG plane 2
48  // 69 x162y68 SB_BIG plane 3
12  // 70 x162y68 SB_BIG plane 3
00  // 71 x162y68 SB_DRIVE plane 4,3
48  // 72 x162y68 SB_BIG plane 4
12  // 73 x162y68 SB_BIG plane 4
48  // 74 x162y68 SB_BIG plane 5
12  // 75 x162y68 SB_BIG plane 5
00  // 76 x162y68 SB_DRIVE plane 6,5
48  // 77 x162y68 SB_BIG plane 6
12  // 78 x162y68 SB_BIG plane 6
48  // 79 x162y68 SB_BIG plane 7
12  // 80 x162y68 SB_BIG plane 7
00  // 81 x162y68 SB_DRIVE plane 8,7
48  // 82 x162y68 SB_BIG plane 8
12  // 83 x162y68 SB_BIG plane 8
48  // 84 x162y68 SB_BIG plane 9
12  // 85 x162y68 SB_BIG plane 9
00  // 86 x162y68 SB_DRIVE plane 10,9
48  // 87 x162y68 SB_BIG plane 10
12  // 88 x162y68 SB_BIG plane 10
48  // 89 x162y68 SB_BIG plane 11
12  // 90 x162y68 SB_BIG plane 11
00  // 91 x162y68 SB_DRIVE plane 12,11
48  // 92 x162y68 SB_BIG plane 12
12  // 93 x162y68 SB_BIG plane 12
A8  // 94 x161y67 SB_SML plane 1
82  // 95 x161y67 SB_SML plane 2,1
2A  // 96 x161y67 SB_SML plane 2
A8  // 97 x161y67 SB_SML plane 3
82  // 98 x161y67 SB_SML plane 4,3
2A  // 99 x161y67 SB_SML plane 4
A8  // 100 x161y67 SB_SML plane 5
82  // 101 x161y67 SB_SML plane 6,5
2A  // 102 x161y67 SB_SML plane 6
A8  // 103 x161y67 SB_SML plane 7
82  // 104 x161y67 SB_SML plane 8,7
2A  // 105 x161y67 SB_SML plane 8
A8  // 106 x161y67 SB_SML plane 9
82  // 107 x161y67 SB_SML plane 10,9
2A  // 108 x161y67 SB_SML plane 10
A8  // 109 x161y67 SB_SML plane 11
82  // 110 x161y67 SB_SML plane 12,11
2A  // 111 x161y67 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6DB8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
23 // y_sel: 69
47 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6DC0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y69
00  // 14 left_edge_EN1 at x-2y69
00  // 15 left_edge_EN2 at x-2y69
00  // 16 left_edge_EN0 at x-2y70
00  // 17 left_edge_EN1 at x-2y70
00  // 18 left_edge_EN2 at x-2y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y70 SB_BIG plane 1
12  // 65 x0y70 SB_BIG plane 1
00  // 66 x0y70 SB_DRIVE plane 2,1
48  // 67 x0y70 SB_BIG plane 2
12  // 68 x0y70 SB_BIG plane 2
48  // 69 x0y70 SB_BIG plane 3
12  // 70 x0y70 SB_BIG plane 3
00  // 71 x0y70 SB_DRIVE plane 4,3
48  // 72 x0y70 SB_BIG plane 4
12  // 73 x0y70 SB_BIG plane 4
48  // 74 x0y70 SB_BIG plane 5
12  // 75 x0y70 SB_BIG plane 5
00  // 76 x0y70 SB_DRIVE plane 6,5
48  // 77 x0y70 SB_BIG plane 6
12  // 78 x0y70 SB_BIG plane 6
48  // 79 x0y70 SB_BIG plane 7
12  // 80 x0y70 SB_BIG plane 7
00  // 81 x0y70 SB_DRIVE plane 8,7
48  // 82 x0y70 SB_BIG plane 8
12  // 83 x0y70 SB_BIG plane 8
48  // 84 x0y70 SB_BIG plane 9
12  // 85 x0y70 SB_BIG plane 9
00  // 86 x0y70 SB_DRIVE plane 10,9
48  // 87 x0y70 SB_BIG plane 10
12  // 88 x0y70 SB_BIG plane 10
48  // 89 x0y70 SB_BIG plane 11
12  // 90 x0y70 SB_BIG plane 11
00  // 91 x0y70 SB_DRIVE plane 12,11
48  // 92 x0y70 SB_BIG plane 12
12  // 93 x0y70 SB_BIG plane 12
A8  // 94 x-1y69 SB_SML plane 1
82  // 95 x-1y69 SB_SML plane 2,1
2A  // 96 x-1y69 SB_SML plane 2
A8  // 97 x-1y69 SB_SML plane 3
82  // 98 x-1y69 SB_SML plane 4,3
2A  // 99 x-1y69 SB_SML plane 4
A8  // 100 x-1y69 SB_SML plane 5
82  // 101 x-1y69 SB_SML plane 6,5
2A  // 102 x-1y69 SB_SML plane 6
A8  // 103 x-1y69 SB_SML plane 7
82  // 104 x-1y69 SB_SML plane 8,7
2A  // 105 x-1y69 SB_SML plane 8
A8  // 106 x-1y69 SB_SML plane 9
82  // 107 x-1y69 SB_SML plane 10,9
2A  // 108 x-1y69 SB_SML plane 10
A8  // 109 x-1y69 SB_SML plane 11
82  // 110 x-1y69 SB_SML plane 12,11
2A  // 111 x-1y69 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6E36     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
23 // y_sel: 69
9F // -- CRC low byte
F6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6E3E
55 // Length: 85
B5 // -- CRC low byte
3D // -- CRC high byte
00  //  0 x1y69 CPE[0]
00  //  1 x1y69 CPE[1]
00  //  2 x1y69 CPE[2]
00  //  3 x1y69 CPE[3]
00  //  4 x1y69 CPE[4]
00  //  5 x1y69 CPE[5]
00  //  6 x1y69 CPE[6]
00  //  7 x1y69 CPE[7]
00  //  8 x1y69 CPE[8]
00  //  9 x1y69 CPE[9]
00  // 10 x1y70 CPE[0]
00  // 11 x1y70 CPE[1]
00  // 12 x1y70 CPE[2]
00  // 13 x1y70 CPE[3]
00  // 14 x1y70 CPE[4]
00  // 15 x1y70 CPE[5]
00  // 16 x1y70 CPE[6]
00  // 17 x1y70 CPE[7]
00  // 18 x1y70 CPE[8]
00  // 19 x1y70 CPE[9]
00  // 20 x2y69 CPE[0]
00  // 21 x2y69 CPE[1]
00  // 22 x2y69 CPE[2]
00  // 23 x2y69 CPE[3]
00  // 24 x2y69 CPE[4]
00  // 25 x2y69 CPE[5]
00  // 26 x2y69 CPE[6]
00  // 27 x2y69 CPE[7]
00  // 28 x2y69 CPE[8]
00  // 29 x2y69 CPE[9]
00  // 30 x2y70 CPE[0]
00  // 31 x2y70 CPE[1]
00  // 32 x2y70 CPE[2]
00  // 33 x2y70 CPE[3]
00  // 34 x2y70 CPE[4]
00  // 35 x2y70 CPE[5]
00  // 36 x2y70 CPE[6]
00  // 37 x2y70 CPE[7]
00  // 38 x2y70 CPE[8]
00  // 39 x2y70 CPE[9]
00  // 40 x1y69 INMUX plane 2,1
00  // 41 x1y69 INMUX plane 4,3
00  // 42 x1y69 INMUX plane 6,5
00  // 43 x1y69 INMUX plane 8,7
00  // 44 x1y69 INMUX plane 10,9
00  // 45 x1y69 INMUX plane 12,11
00  // 46 x1y70 INMUX plane 2,1
00  // 47 x1y70 INMUX plane 4,3
00  // 48 x1y70 INMUX plane 6,5
00  // 49 x1y70 INMUX plane 8,7
00  // 50 x1y70 INMUX plane 10,9
00  // 51 x1y70 INMUX plane 12,11
00  // 52 x2y69 INMUX plane 2,1
00  // 53 x2y69 INMUX plane 4,3
00  // 54 x2y69 INMUX plane 6,5
00  // 55 x2y69 INMUX plane 8,7
01  // 56 x2y69 INMUX plane 10,9
00  // 57 x2y69 INMUX plane 12,11
00  // 58 x2y70 INMUX plane 2,1
00  // 59 x2y70 INMUX plane 4,3
00  // 60 x2y70 INMUX plane 6,5
00  // 61 x2y70 INMUX plane 8,7
00  // 62 x2y70 INMUX plane 10,9
00  // 63 x2y70 INMUX plane 12,11
00  // 64 x1y69 SB_BIG plane 1
00  // 65 x1y69 SB_BIG plane 1
00  // 66 x1y69 SB_DRIVE plane 2,1
00  // 67 x1y69 SB_BIG plane 2
00  // 68 x1y69 SB_BIG plane 2
00  // 69 x1y69 SB_BIG plane 3
00  // 70 x1y69 SB_BIG plane 3
00  // 71 x1y69 SB_DRIVE plane 4,3
00  // 72 x1y69 SB_BIG plane 4
00  // 73 x1y69 SB_BIG plane 4
00  // 74 x1y69 SB_BIG plane 5
00  // 75 x1y69 SB_BIG plane 5
00  // 76 x1y69 SB_DRIVE plane 6,5
00  // 77 x1y69 SB_BIG plane 6
00  // 78 x1y69 SB_BIG plane 6
00  // 79 x1y69 SB_BIG plane 7
00  // 80 x1y69 SB_BIG plane 7
00  // 81 x1y69 SB_DRIVE plane 8,7
00  // 82 x1y69 SB_BIG plane 8
00  // 83 x1y69 SB_BIG plane 8
39  // 84 x1y69 SB_BIG plane 9
52 // -- CRC low byte
D7 // -- CRC high byte


// Config Latches on x3y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6E99     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
23 // y_sel: 69
F7 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6EA1
2D // Length: 45
7A // -- CRC low byte
C2 // -- CRC high byte
00  //  0 x3y69 CPE[0]
00  //  1 x3y69 CPE[1]
00  //  2 x3y69 CPE[2]
00  //  3 x3y69 CPE[3]
00  //  4 x3y69 CPE[4]
00  //  5 x3y69 CPE[5]
00  //  6 x3y69 CPE[6]
00  //  7 x3y69 CPE[7]
00  //  8 x3y69 CPE[8]
00  //  9 x3y69 CPE[9]
00  // 10 x3y70 CPE[0]
00  // 11 x3y70 CPE[1]
00  // 12 x3y70 CPE[2]
00  // 13 x3y70 CPE[3]
00  // 14 x3y70 CPE[4]
00  // 15 x3y70 CPE[5]
00  // 16 x3y70 CPE[6]
00  // 17 x3y70 CPE[7]
00  // 18 x3y70 CPE[8]
00  // 19 x3y70 CPE[9]
00  // 20 x4y69 CPE[0]
00  // 21 x4y69 CPE[1]
00  // 22 x4y69 CPE[2]
00  // 23 x4y69 CPE[3]
00  // 24 x4y69 CPE[4]
00  // 25 x4y69 CPE[5]
00  // 26 x4y69 CPE[6]
00  // 27 x4y69 CPE[7]
00  // 28 x4y69 CPE[8]
00  // 29 x4y69 CPE[9]
00  // 30 x4y70 CPE[0]
00  // 31 x4y70 CPE[1]
00  // 32 x4y70 CPE[2]
00  // 33 x4y70 CPE[3]
00  // 34 x4y70 CPE[4]
00  // 35 x4y70 CPE[5]
00  // 36 x4y70 CPE[6]
00  // 37 x4y70 CPE[7]
00  // 38 x4y70 CPE[8]
00  // 39 x4y70 CPE[9]
00  // 40 x3y69 INMUX plane 2,1
00  // 41 x3y69 INMUX plane 4,3
00  // 42 x3y69 INMUX plane 6,5
00  // 43 x3y69 INMUX plane 8,7
01  // 44 x3y69 INMUX plane 10,9
0A // -- CRC low byte
FE // -- CRC high byte


// Config Latches on x5y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6ED4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
23 // y_sel: 69
2F // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6EDC
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y69 CPE[0]
00  //  1 x5y69 CPE[1]
00  //  2 x5y69 CPE[2]
00  //  3 x5y69 CPE[3]
00  //  4 x5y69 CPE[4]
00  //  5 x5y69 CPE[5]
00  //  6 x5y69 CPE[6]
00  //  7 x5y69 CPE[7]
00  //  8 x5y69 CPE[8]
00  //  9 x5y69 CPE[9]
00  // 10 x5y70 CPE[0]
00  // 11 x5y70 CPE[1]
00  // 12 x5y70 CPE[2]
00  // 13 x5y70 CPE[3]
00  // 14 x5y70 CPE[4]
00  // 15 x5y70 CPE[5]
00  // 16 x5y70 CPE[6]
00  // 17 x5y70 CPE[7]
00  // 18 x5y70 CPE[8]
00  // 19 x5y70 CPE[9]
00  // 20 x6y69 CPE[0]
00  // 21 x6y69 CPE[1]
00  // 22 x6y69 CPE[2]
00  // 23 x6y69 CPE[3]
00  // 24 x6y69 CPE[4]
00  // 25 x6y69 CPE[5]
00  // 26 x6y69 CPE[6]
00  // 27 x6y69 CPE[7]
00  // 28 x6y69 CPE[8]
00  // 29 x6y69 CPE[9]
00  // 30 x6y70 CPE[0]
00  // 31 x6y70 CPE[1]
00  // 32 x6y70 CPE[2]
00  // 33 x6y70 CPE[3]
00  // 34 x6y70 CPE[4]
00  // 35 x6y70 CPE[5]
00  // 36 x6y70 CPE[6]
00  // 37 x6y70 CPE[7]
00  // 38 x6y70 CPE[8]
00  // 39 x6y70 CPE[9]
00  // 40 x5y69 INMUX plane 2,1
00  // 41 x5y69 INMUX plane 4,3
00  // 42 x5y69 INMUX plane 6,5
00  // 43 x5y69 INMUX plane 8,7
00  // 44 x5y69 INMUX plane 10,9
00  // 45 x5y69 INMUX plane 12,11
00  // 46 x5y70 INMUX plane 2,1
00  // 47 x5y70 INMUX plane 4,3
00  // 48 x5y70 INMUX plane 6,5
00  // 49 x5y70 INMUX plane 8,7
00  // 50 x5y70 INMUX plane 10,9
00  // 51 x5y70 INMUX plane 12,11
00  // 52 x6y69 INMUX plane 2,1
00  // 53 x6y69 INMUX plane 4,3
10  // 54 x6y69 INMUX plane 6,5
00  // 55 x6y69 INMUX plane 8,7
08  // 56 x6y69 INMUX plane 10,9
00  // 57 x6y69 INMUX plane 12,11
00  // 58 x6y70 INMUX plane 2,1
00  // 59 x6y70 INMUX plane 4,3
00  // 60 x6y70 INMUX plane 6,5
00  // 61 x6y70 INMUX plane 8,7
00  // 62 x6y70 INMUX plane 10,9
00  // 63 x6y70 INMUX plane 12,11
00  // 64 x5y69 SB_BIG plane 1
00  // 65 x5y69 SB_BIG plane 1
00  // 66 x5y69 SB_DRIVE plane 2,1
00  // 67 x5y69 SB_BIG plane 2
00  // 68 x5y69 SB_BIG plane 2
00  // 69 x5y69 SB_BIG plane 3
00  // 70 x5y69 SB_BIG plane 3
00  // 71 x5y69 SB_DRIVE plane 4,3
00  // 72 x5y69 SB_BIG plane 4
00  // 73 x5y69 SB_BIG plane 4
00  // 74 x5y69 SB_BIG plane 5
00  // 75 x5y69 SB_BIG plane 5
00  // 76 x5y69 SB_DRIVE plane 6,5
C9  // 77 x5y69 SB_BIG plane 6
00  // 78 x5y69 SB_BIG plane 6
00  // 79 x5y69 SB_BIG plane 7
00  // 80 x5y69 SB_BIG plane 7
00  // 81 x5y69 SB_DRIVE plane 8,7
00  // 82 x5y69 SB_BIG plane 8
00  // 83 x5y69 SB_BIG plane 8
00  // 84 x5y69 SB_BIG plane 9
00  // 85 x5y69 SB_BIG plane 9
04  // 86 x5y69 SB_DRIVE plane 10,9
A3 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x7y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6F39     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
23 // y_sel: 69
27 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6F41
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
00  //  0 x7y69 CPE[0]  _a180  C_ADDF////    
00  //  1 x7y69 CPE[1]
00  //  2 x7y69 CPE[2]
00  //  3 x7y69 CPE[3]
00  //  4 x7y69 CPE[4]
00  //  5 x7y69 CPE[5]
00  //  6 x7y69 CPE[6]
00  //  7 x7y69 CPE[7]
00  //  8 x7y69 CPE[8]
00  //  9 x7y69 CPE[9]
00  // 10 x7y70 CPE[0]
00  // 11 x7y70 CPE[1]
00  // 12 x7y70 CPE[2]
00  // 13 x7y70 CPE[3]
00  // 14 x7y70 CPE[4]
00  // 15 x7y70 CPE[5]
00  // 16 x7y70 CPE[6]
00  // 17 x7y70 CPE[7]
00  // 18 x7y70 CPE[8]
00  // 19 x7y70 CPE[9]
00  // 20 x8y69 CPE[0]  _a320  C_Route1////    
00  // 21 x8y69 CPE[1]
00  // 22 x8y69 CPE[2]
00  // 23 x8y69 CPE[3]
00  // 24 x8y69 CPE[4]
00  // 25 x8y69 CPE[5]
00  // 26 x8y69 CPE[6]
00  // 27 x8y69 CPE[7]
00  // 28 x8y69 CPE[8]
00  // 29 x8y69 CPE[9]
00  // 30 x8y70 CPE[0]
00  // 31 x8y70 CPE[1]
00  // 32 x8y70 CPE[2]
00  // 33 x8y70 CPE[3]
00  // 34 x8y70 CPE[4]
00  // 35 x8y70 CPE[5]
00  // 36 x8y70 CPE[6]
00  // 37 x8y70 CPE[7]
00  // 38 x8y70 CPE[8]
00  // 39 x8y70 CPE[9]
00  // 40 x7y69 INMUX plane 2,1
02  // 41 x7y69 INMUX plane 4,3
09  // 42 x7y69 INMUX plane 6,5
00  // 43 x7y69 INMUX plane 8,7
00  // 44 x7y69 INMUX plane 10,9
00  // 45 x7y69 INMUX plane 12,11
00  // 46 x7y70 INMUX plane 2,1
00  // 47 x7y70 INMUX plane 4,3
00  // 48 x7y70 INMUX plane 6,5
00  // 49 x7y70 INMUX plane 8,7
00  // 50 x7y70 INMUX plane 10,9
00  // 51 x7y70 INMUX plane 12,11
00  // 52 x8y69 INMUX plane 2,1
00  // 53 x8y69 INMUX plane 4,3
00  // 54 x8y69 INMUX plane 6,5
40  // 55 x8y69 INMUX plane 8,7
80  // 56 x8y69 INMUX plane 10,9
40  // 57 x8y69 INMUX plane 12,11
00  // 58 x8y70 INMUX plane 2,1
00  // 59 x8y70 INMUX plane 4,3
00  // 60 x8y70 INMUX plane 6,5
40  // 61 x8y70 INMUX plane 8,7
00  // 62 x8y70 INMUX plane 10,9
40  // 63 x8y70 INMUX plane 12,11
41  // 64 x8y70 SB_BIG plane 1
12  // 65 x8y70 SB_BIG plane 1
00  // 66 x8y70 SB_DRIVE plane 2,1
00  // 67 x8y70 SB_BIG plane 2
00  // 68 x8y70 SB_BIG plane 2
48  // 69 x8y70 SB_BIG plane 3
12  // 70 x8y70 SB_BIG plane 3
00  // 71 x8y70 SB_DRIVE plane 4,3
00  // 72 x8y70 SB_BIG plane 4
00  // 73 x8y70 SB_BIG plane 4
48  // 74 x8y70 SB_BIG plane 5
12  // 75 x8y70 SB_BIG plane 5
00  // 76 x8y70 SB_DRIVE plane 6,5
00  // 77 x8y70 SB_BIG plane 6
00  // 78 x8y70 SB_BIG plane 6
48  // 79 x8y70 SB_BIG plane 7
12  // 80 x8y70 SB_BIG plane 7
00  // 81 x8y70 SB_DRIVE plane 8,7
00  // 82 x8y70 SB_BIG plane 8
00  // 83 x8y70 SB_BIG plane 8
00  // 84 x8y70 SB_BIG plane 9
00  // 85 x8y70 SB_BIG plane 9
00  // 86 x8y70 SB_DRIVE plane 10,9
00  // 87 x8y70 SB_BIG plane 10
00  // 88 x8y70 SB_BIG plane 10
00  // 89 x8y70 SB_BIG plane 11
00  // 90 x8y70 SB_BIG plane 11
00  // 91 x8y70 SB_DRIVE plane 12,11
00  // 92 x8y70 SB_BIG plane 12
00  // 93 x8y70 SB_BIG plane 12
A8  // 94 x7y69 SB_SML plane 1
02  // 95 x7y69 SB_SML plane 2,1
00  // 96 x7y69 SB_SML plane 2
A8  // 97 x7y69 SB_SML plane 3
02  // 98 x7y69 SB_SML plane 4,3
00  // 99 x7y69 SB_SML plane 4
A8  // 100 x7y69 SB_SML plane 5
02  // 101 x7y69 SB_SML plane 6,5
00  // 102 x7y69 SB_SML plane 6
A8  // 103 x7y69 SB_SML plane 7
00  // 104 x7y69 SB_SML plane 8,7
00  // 105 x7y69 SB_SML plane 8
00  // 106 x7y69 SB_SML plane 9
00  // 107 x7y69 SB_SML plane 10,9
00  // 108 x7y69 SB_SML plane 10
03  // 109 x7y69 SB_SML plane 11
A4 // -- CRC low byte
44 // -- CRC high byte


// Config Latches on x9y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 6FB5     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
23 // y_sel: 69
FF // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 6FBD
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x9y69 CPE[0]
00  //  1 x9y69 CPE[1]
00  //  2 x9y69 CPE[2]
00  //  3 x9y69 CPE[3]
00  //  4 x9y69 CPE[4]
00  //  5 x9y69 CPE[5]
00  //  6 x9y69 CPE[6]
00  //  7 x9y69 CPE[7]
00  //  8 x9y69 CPE[8]
00  //  9 x9y69 CPE[9]
00  // 10 x9y70 CPE[0]
00  // 11 x9y70 CPE[1]
00  // 12 x9y70 CPE[2]
00  // 13 x9y70 CPE[3]
00  // 14 x9y70 CPE[4]
00  // 15 x9y70 CPE[5]
00  // 16 x9y70 CPE[6]
00  // 17 x9y70 CPE[7]
00  // 18 x9y70 CPE[8]
00  // 19 x9y70 CPE[9]
00  // 20 x10y69 CPE[0]  net1 = net2: _a37  C_AND/D//AND/D
00  // 21 x10y69 CPE[1]
00  // 22 x10y69 CPE[2]
00  // 23 x10y69 CPE[3]
00  // 24 x10y69 CPE[4]
00  // 25 x10y69 CPE[5]
00  // 26 x10y69 CPE[6]
00  // 27 x10y69 CPE[7]
00  // 28 x10y69 CPE[8]
00  // 29 x10y69 CPE[9]
00  // 30 x10y70 CPE[0]
00  // 31 x10y70 CPE[1]
00  // 32 x10y70 CPE[2]
00  // 33 x10y70 CPE[3]
00  // 34 x10y70 CPE[4]
00  // 35 x10y70 CPE[5]
00  // 36 x10y70 CPE[6]
00  // 37 x10y70 CPE[7]
00  // 38 x10y70 CPE[8]
00  // 39 x10y70 CPE[9]
00  // 40 x9y69 INMUX plane 2,1
00  // 41 x9y69 INMUX plane 4,3
00  // 42 x9y69 INMUX plane 6,5
00  // 43 x9y69 INMUX plane 8,7
00  // 44 x9y69 INMUX plane 10,9
00  // 45 x9y69 INMUX plane 12,11
01  // 46 x9y70 INMUX plane 2,1
00  // 47 x9y70 INMUX plane 4,3
00  // 48 x9y70 INMUX plane 6,5
00  // 49 x9y70 INMUX plane 8,7
00  // 50 x9y70 INMUX plane 10,9
00  // 51 x9y70 INMUX plane 12,11
05  // 52 x10y69 INMUX plane 2,1
20  // 53 x10y69 INMUX plane 4,3
0C  // 54 x10y69 INMUX plane 6,5
31  // 55 x10y69 INMUX plane 8,7
28  // 56 x10y69 INMUX plane 10,9
00  // 57 x10y69 INMUX plane 12,11
01  // 58 x10y70 INMUX plane 2,1
00  // 59 x10y70 INMUX plane 4,3
00  // 60 x10y70 INMUX plane 6,5
00  // 61 x10y70 INMUX plane 8,7
80  // 62 x10y70 INMUX plane 10,9
00  // 63 x10y70 INMUX plane 12,11
00  // 64 x9y69 SB_BIG plane 1
00  // 65 x9y69 SB_BIG plane 1
00  // 66 x9y69 SB_DRIVE plane 2,1
00  // 67 x9y69 SB_BIG plane 2
00  // 68 x9y69 SB_BIG plane 2
48  // 69 x9y69 SB_BIG plane 3
10  // 70 x9y69 SB_BIG plane 3
00  // 71 x9y69 SB_DRIVE plane 4,3
00  // 72 x9y69 SB_BIG plane 4
00  // 73 x9y69 SB_BIG plane 4
00  // 74 x9y69 SB_BIG plane 5
00  // 75 x9y69 SB_BIG plane 5
00  // 76 x9y69 SB_DRIVE plane 6,5
19  // 77 x9y69 SB_BIG plane 6
00  // 78 x9y69 SB_BIG plane 6
C9  // 79 x9y69 SB_BIG plane 7
04  // 80 x9y69 SB_BIG plane 7
00  // 81 x9y69 SB_DRIVE plane 8,7
00  // 82 x9y69 SB_BIG plane 8
00  // 83 x9y69 SB_BIG plane 8
21  // 84 x9y69 SB_BIG plane 9
00  // 85 x9y69 SB_BIG plane 9
00  // 86 x9y69 SB_DRIVE plane 10,9
00  // 87 x9y69 SB_BIG plane 10
00  // 88 x9y69 SB_BIG plane 10
00  // 89 x9y69 SB_BIG plane 11
00  // 90 x9y69 SB_BIG plane 11
00  // 91 x9y69 SB_DRIVE plane 12,11
00  // 92 x9y69 SB_BIG plane 12
00  // 93 x9y69 SB_BIG plane 12
11  // 94 x10y70 SB_SML plane 1
00  // 95 x10y70 SB_SML plane 2,1
00  // 96 x10y70 SB_SML plane 2
A8  // 97 x10y70 SB_SML plane 3
00  // 98 x10y70 SB_SML plane 4,3
00  // 99 x10y70 SB_SML plane 4
00  // 100 x10y70 SB_SML plane 5
00  // 101 x10y70 SB_SML plane 6,5
00  // 102 x10y70 SB_SML plane 6
A8  // 103 x10y70 SB_SML plane 7
02  // 104 x10y70 SB_SML plane 8,7
D4 // -- CRC low byte
C1 // -- CRC high byte


// Config Latches on x11y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 702C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
23 // y_sel: 69
97 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7034
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x11y69 CPE[0]
00  //  1 x11y69 CPE[1]
00  //  2 x11y69 CPE[2]
00  //  3 x11y69 CPE[3]
00  //  4 x11y69 CPE[4]
00  //  5 x11y69 CPE[5]
00  //  6 x11y69 CPE[6]
00  //  7 x11y69 CPE[7]
00  //  8 x11y69 CPE[8]
00  //  9 x11y69 CPE[9]
00  // 10 x11y70 CPE[0]
00  // 11 x11y70 CPE[1]
00  // 12 x11y70 CPE[2]
00  // 13 x11y70 CPE[3]
00  // 14 x11y70 CPE[4]
00  // 15 x11y70 CPE[5]
00  // 16 x11y70 CPE[6]
00  // 17 x11y70 CPE[7]
00  // 18 x11y70 CPE[8]
00  // 19 x11y70 CPE[9]
00  // 20 x12y69 CPE[0]
00  // 21 x12y69 CPE[1]
00  // 22 x12y69 CPE[2]
00  // 23 x12y69 CPE[3]
00  // 24 x12y69 CPE[4]
00  // 25 x12y69 CPE[5]
00  // 26 x12y69 CPE[6]
00  // 27 x12y69 CPE[7]
00  // 28 x12y69 CPE[8]
00  // 29 x12y69 CPE[9]
00  // 30 x12y70 CPE[0]
00  // 31 x12y70 CPE[1]
00  // 32 x12y70 CPE[2]
00  // 33 x12y70 CPE[3]
00  // 34 x12y70 CPE[4]
00  // 35 x12y70 CPE[5]
00  // 36 x12y70 CPE[6]
00  // 37 x12y70 CPE[7]
00  // 38 x12y70 CPE[8]
00  // 39 x12y70 CPE[9]
00  // 40 x11y69 INMUX plane 2,1
00  // 41 x11y69 INMUX plane 4,3
00  // 42 x11y69 INMUX plane 6,5
00  // 43 x11y69 INMUX plane 8,7
01  // 44 x11y69 INMUX plane 10,9
00  // 45 x11y69 INMUX plane 12,11
00  // 46 x11y70 INMUX plane 2,1
00  // 47 x11y70 INMUX plane 4,3
00  // 48 x11y70 INMUX plane 6,5
00  // 49 x11y70 INMUX plane 8,7
08  // 50 x11y70 INMUX plane 10,9
00  // 51 x11y70 INMUX plane 12,11
00  // 52 x12y69 INMUX plane 2,1
00  // 53 x12y69 INMUX plane 4,3
00  // 54 x12y69 INMUX plane 6,5
00  // 55 x12y69 INMUX plane 8,7
00  // 56 x12y69 INMUX plane 10,9
00  // 57 x12y69 INMUX plane 12,11
01  // 58 x12y70 INMUX plane 2,1
00  // 59 x12y70 INMUX plane 4,3
00  // 60 x12y70 INMUX plane 6,5
00  // 61 x12y70 INMUX plane 8,7
00  // 62 x12y70 INMUX plane 10,9
00  // 63 x12y70 INMUX plane 12,11
00  // 64 x12y70 SB_BIG plane 1
00  // 65 x12y70 SB_BIG plane 1
00  // 66 x12y70 SB_DRIVE plane 2,1
00  // 67 x12y70 SB_BIG plane 2
00  // 68 x12y70 SB_BIG plane 2
00  // 69 x12y70 SB_BIG plane 3
00  // 70 x12y70 SB_BIG plane 3
00  // 71 x12y70 SB_DRIVE plane 4,3
00  // 72 x12y70 SB_BIG plane 4
00  // 73 x12y70 SB_BIG plane 4
C9  // 74 x12y70 SB_BIG plane 5
00  // 75 x12y70 SB_BIG plane 5
00  // 76 x12y70 SB_DRIVE plane 6,5
00  // 77 x12y70 SB_BIG plane 6
00  // 78 x12y70 SB_BIG plane 6
89  // 79 x12y70 SB_BIG plane 7
00  // 80 x12y70 SB_BIG plane 7
00  // 81 x12y70 SB_DRIVE plane 8,7
00  // 82 x12y70 SB_BIG plane 8
00  // 83 x12y70 SB_BIG plane 8
00  // 84 x12y70 SB_BIG plane 9
00  // 85 x12y70 SB_BIG plane 9
00  // 86 x12y70 SB_DRIVE plane 10,9
00  // 87 x12y70 SB_BIG plane 10
00  // 88 x12y70 SB_BIG plane 10
00  // 89 x12y70 SB_BIG plane 11
00  // 90 x12y70 SB_BIG plane 11
00  // 91 x12y70 SB_DRIVE plane 12,11
00  // 92 x12y70 SB_BIG plane 12
00  // 93 x12y70 SB_BIG plane 12
00  // 94 x11y69 SB_SML plane 1
00  // 95 x11y69 SB_SML plane 2,1
00  // 96 x11y69 SB_SML plane 2
00  // 97 x11y69 SB_SML plane 3
00  // 98 x11y69 SB_SML plane 4,3
00  // 99 x11y69 SB_SML plane 4
00  // 100 x11y69 SB_SML plane 5
00  // 101 x11y69 SB_SML plane 6,5
00  // 102 x11y69 SB_SML plane 6
00  // 103 x11y69 SB_SML plane 7
00  // 104 x11y69 SB_SML plane 8,7
00  // 105 x11y69 SB_SML plane 8
00  // 106 x11y69 SB_SML plane 9
00  // 107 x11y69 SB_SML plane 10,9
06  // 108 x11y69 SB_SML plane 10
0C // -- CRC low byte
88 // -- CRC high byte


// Config Latches on x13y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 70A7     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
23 // y_sel: 69
4F // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 70AF
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x13y69 CPE[0]
00  //  1 x13y69 CPE[1]
00  //  2 x13y69 CPE[2]
00  //  3 x13y69 CPE[3]
00  //  4 x13y69 CPE[4]
00  //  5 x13y69 CPE[5]
00  //  6 x13y69 CPE[6]
00  //  7 x13y69 CPE[7]
00  //  8 x13y69 CPE[8]
00  //  9 x13y69 CPE[9]
00  // 10 x13y70 CPE[0]
00  // 11 x13y70 CPE[1]
00  // 12 x13y70 CPE[2]
00  // 13 x13y70 CPE[3]
00  // 14 x13y70 CPE[4]
00  // 15 x13y70 CPE[5]
00  // 16 x13y70 CPE[6]
00  // 17 x13y70 CPE[7]
00  // 18 x13y70 CPE[8]
00  // 19 x13y70 CPE[9]
00  // 20 x14y69 CPE[0]
00  // 21 x14y69 CPE[1]
00  // 22 x14y69 CPE[2]
00  // 23 x14y69 CPE[3]
00  // 24 x14y69 CPE[4]
00  // 25 x14y69 CPE[5]
00  // 26 x14y69 CPE[6]
00  // 27 x14y69 CPE[7]
00  // 28 x14y69 CPE[8]
00  // 29 x14y69 CPE[9]
00  // 30 x14y70 CPE[0]  _a318  C_AND////    
00  // 31 x14y70 CPE[1]
00  // 32 x14y70 CPE[2]
00  // 33 x14y70 CPE[3]
00  // 34 x14y70 CPE[4]
00  // 35 x14y70 CPE[5]
00  // 36 x14y70 CPE[6]
00  // 37 x14y70 CPE[7]
00  // 38 x14y70 CPE[8]
00  // 39 x14y70 CPE[9]
24  // 40 x13y69 INMUX plane 2,1
00  // 41 x13y69 INMUX plane 4,3
00  // 42 x13y69 INMUX plane 6,5
08  // 43 x13y69 INMUX plane 8,7
00  // 44 x13y69 INMUX plane 10,9
00  // 45 x13y69 INMUX plane 12,11
00  // 46 x13y70 INMUX plane 2,1
00  // 47 x13y70 INMUX plane 4,3
01  // 48 x13y70 INMUX plane 6,5
01  // 49 x13y70 INMUX plane 8,7
00  // 50 x13y70 INMUX plane 10,9
00  // 51 x13y70 INMUX plane 12,11
00  // 52 x14y69 INMUX plane 2,1
00  // 53 x14y69 INMUX plane 4,3
08  // 54 x14y69 INMUX plane 6,5
19  // 55 x14y69 INMUX plane 8,7
08  // 56 x14y69 INMUX plane 10,9
28  // 57 x14y69 INMUX plane 12,11
24  // 58 x14y70 INMUX plane 2,1
10  // 59 x14y70 INMUX plane 4,3
28  // 60 x14y70 INMUX plane 6,5
38  // 61 x14y70 INMUX plane 8,7
00  // 62 x14y70 INMUX plane 10,9
08  // 63 x14y70 INMUX plane 12,11
00  // 64 x13y69 SB_BIG plane 1
00  // 65 x13y69 SB_BIG plane 1
00  // 66 x13y69 SB_DRIVE plane 2,1
00  // 67 x13y69 SB_BIG plane 2
00  // 68 x13y69 SB_BIG plane 2
00  // 69 x13y69 SB_BIG plane 3
00  // 70 x13y69 SB_BIG plane 3
00  // 71 x13y69 SB_DRIVE plane 4,3
48  // 72 x13y69 SB_BIG plane 4
02  // 73 x13y69 SB_BIG plane 4
00  // 74 x13y69 SB_BIG plane 5
00  // 75 x13y69 SB_BIG plane 5
00  // 76 x13y69 SB_DRIVE plane 6,5
00  // 77 x13y69 SB_BIG plane 6
00  // 78 x13y69 SB_BIG plane 6
00  // 79 x13y69 SB_BIG plane 7
00  // 80 x13y69 SB_BIG plane 7
00  // 81 x13y69 SB_DRIVE plane 8,7
48  // 82 x13y69 SB_BIG plane 8
12  // 83 x13y69 SB_BIG plane 8
00  // 84 x13y69 SB_BIG plane 9
00  // 85 x13y69 SB_BIG plane 9
00  // 86 x13y69 SB_DRIVE plane 10,9
00  // 87 x13y69 SB_BIG plane 10
00  // 88 x13y69 SB_BIG plane 10
00  // 89 x13y69 SB_BIG plane 11
00  // 90 x13y69 SB_BIG plane 11
00  // 91 x13y69 SB_DRIVE plane 12,11
00  // 92 x13y69 SB_BIG plane 12
00  // 93 x13y69 SB_BIG plane 12
00  // 94 x14y70 SB_SML plane 1
00  // 95 x14y70 SB_SML plane 2,1
00  // 96 x14y70 SB_SML plane 2
00  // 97 x14y70 SB_SML plane 3
80  // 98 x14y70 SB_SML plane 4,3
2A  // 99 x14y70 SB_SML plane 4
00  // 100 x14y70 SB_SML plane 5
00  // 101 x14y70 SB_SML plane 6,5
00  // 102 x14y70 SB_SML plane 6
00  // 103 x14y70 SB_SML plane 7
80  // 104 x14y70 SB_SML plane 8,7
0A  // 105 x14y70 SB_SML plane 8
93 // -- CRC low byte
E9 // -- CRC high byte


// Config Latches on x15y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 711F     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
23 // y_sel: 69
87 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7127
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x15y69 CPE[0]
00  //  1 x15y69 CPE[1]
00  //  2 x15y69 CPE[2]
00  //  3 x15y69 CPE[3]
00  //  4 x15y69 CPE[4]
00  //  5 x15y69 CPE[5]
00  //  6 x15y69 CPE[6]
00  //  7 x15y69 CPE[7]
00  //  8 x15y69 CPE[8]
00  //  9 x15y69 CPE[9]
00  // 10 x15y70 CPE[0]  _a354  C_////Bridge
00  // 11 x15y70 CPE[1]
00  // 12 x15y70 CPE[2]
00  // 13 x15y70 CPE[3]
00  // 14 x15y70 CPE[4]
00  // 15 x15y70 CPE[5]
00  // 16 x15y70 CPE[6]
00  // 17 x15y70 CPE[7]
00  // 18 x15y70 CPE[8]
00  // 19 x15y70 CPE[9]
00  // 20 x16y69 CPE[0]
00  // 21 x16y69 CPE[1]
00  // 22 x16y69 CPE[2]
00  // 23 x16y69 CPE[3]
00  // 24 x16y69 CPE[4]
00  // 25 x16y69 CPE[5]
00  // 26 x16y69 CPE[6]
00  // 27 x16y69 CPE[7]
00  // 28 x16y69 CPE[8]
00  // 29 x16y69 CPE[9]
00  // 30 x16y70 CPE[0]  _a355  C_////Bridge
00  // 31 x16y70 CPE[1]
00  // 32 x16y70 CPE[2]
00  // 33 x16y70 CPE[3]
00  // 34 x16y70 CPE[4]
00  // 35 x16y70 CPE[5]
00  // 36 x16y70 CPE[6]
00  // 37 x16y70 CPE[7]
00  // 38 x16y70 CPE[8]
00  // 39 x16y70 CPE[9]
00  // 40 x15y69 INMUX plane 2,1
01  // 41 x15y69 INMUX plane 4,3
08  // 42 x15y69 INMUX plane 6,5
00  // 43 x15y69 INMUX plane 8,7
00  // 44 x15y69 INMUX plane 10,9
00  // 45 x15y69 INMUX plane 12,11
00  // 46 x15y70 INMUX plane 2,1
06  // 47 x15y70 INMUX plane 4,3
00  // 48 x15y70 INMUX plane 6,5
04  // 49 x15y70 INMUX plane 8,7
00  // 50 x15y70 INMUX plane 10,9
08  // 51 x15y70 INMUX plane 12,11
00  // 52 x16y69 INMUX plane 2,1
00  // 53 x16y69 INMUX plane 4,3
00  // 54 x16y69 INMUX plane 6,5
08  // 55 x16y69 INMUX plane 8,7
00  // 56 x16y69 INMUX plane 10,9
00  // 57 x16y69 INMUX plane 12,11
00  // 58 x16y70 INMUX plane 2,1
00  // 59 x16y70 INMUX plane 4,3
20  // 60 x16y70 INMUX plane 6,5
00  // 61 x16y70 INMUX plane 8,7
00  // 62 x16y70 INMUX plane 10,9
00  // 63 x16y70 INMUX plane 12,11
00  // 64 x16y70 SB_BIG plane 1
00  // 65 x16y70 SB_BIG plane 1
00  // 66 x16y70 SB_DRIVE plane 2,1
48  // 67 x16y70 SB_BIG plane 2
12  // 68 x16y70 SB_BIG plane 2
00  // 69 x16y70 SB_BIG plane 3
00  // 70 x16y70 SB_BIG plane 3
00  // 71 x16y70 SB_DRIVE plane 4,3
48  // 72 x16y70 SB_BIG plane 4
10  // 73 x16y70 SB_BIG plane 4
00  // 74 x16y70 SB_BIG plane 5
00  // 75 x16y70 SB_BIG plane 5
00  // 76 x16y70 SB_DRIVE plane 6,5
48  // 77 x16y70 SB_BIG plane 6
12  // 78 x16y70 SB_BIG plane 6
00  // 79 x16y70 SB_BIG plane 7
00  // 80 x16y70 SB_BIG plane 7
00  // 81 x16y70 SB_DRIVE plane 8,7
48  // 82 x16y70 SB_BIG plane 8
12  // 83 x16y70 SB_BIG plane 8
00  // 84 x16y70 SB_BIG plane 9
00  // 85 x16y70 SB_BIG plane 9
00  // 86 x16y70 SB_DRIVE plane 10,9
00  // 87 x16y70 SB_BIG plane 10
00  // 88 x16y70 SB_BIG plane 10
00  // 89 x16y70 SB_BIG plane 11
00  // 90 x16y70 SB_BIG plane 11
00  // 91 x16y70 SB_DRIVE plane 12,11
00  // 92 x16y70 SB_BIG plane 12
00  // 93 x16y70 SB_BIG plane 12
00  // 94 x15y69 SB_SML plane 1
80  // 95 x15y69 SB_SML plane 2,1
2A  // 96 x15y69 SB_SML plane 2
00  // 97 x15y69 SB_SML plane 3
80  // 98 x15y69 SB_SML plane 4,3
2A  // 99 x15y69 SB_SML plane 4
00  // 100 x15y69 SB_SML plane 5
80  // 101 x15y69 SB_SML plane 6,5
28  // 102 x15y69 SB_SML plane 6
00  // 103 x15y69 SB_SML plane 7
80  // 104 x15y69 SB_SML plane 8,7
2A  // 105 x15y69 SB_SML plane 8
00  // 106 x15y69 SB_SML plane 9
00  // 107 x15y69 SB_SML plane 10,9
00  // 108 x15y69 SB_SML plane 10
00  // 109 x15y69 SB_SML plane 11
00  // 110 x15y69 SB_SML plane 12,11
06  // 111 x15y69 SB_SML plane 12
BD // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x161y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 719D     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
23 // y_sel: 69
68 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 71A5
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y69
00  // 14 right_edge_EN1 at x163y69
00  // 15 right_edge_EN2 at x163y69
00  // 16 right_edge_EN0 at x163y70
00  // 17 right_edge_EN1 at x163y70
00  // 18 right_edge_EN2 at x163y70
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y69 SB_BIG plane 1
12  // 65 x161y69 SB_BIG plane 1
00  // 66 x161y69 SB_DRIVE plane 2,1
48  // 67 x161y69 SB_BIG plane 2
12  // 68 x161y69 SB_BIG plane 2
48  // 69 x161y69 SB_BIG plane 3
12  // 70 x161y69 SB_BIG plane 3
00  // 71 x161y69 SB_DRIVE plane 4,3
48  // 72 x161y69 SB_BIG plane 4
12  // 73 x161y69 SB_BIG plane 4
48  // 74 x161y69 SB_BIG plane 5
12  // 75 x161y69 SB_BIG plane 5
00  // 76 x161y69 SB_DRIVE plane 6,5
48  // 77 x161y69 SB_BIG plane 6
12  // 78 x161y69 SB_BIG plane 6
48  // 79 x161y69 SB_BIG plane 7
12  // 80 x161y69 SB_BIG plane 7
00  // 81 x161y69 SB_DRIVE plane 8,7
48  // 82 x161y69 SB_BIG plane 8
12  // 83 x161y69 SB_BIG plane 8
48  // 84 x161y69 SB_BIG plane 9
12  // 85 x161y69 SB_BIG plane 9
00  // 86 x161y69 SB_DRIVE plane 10,9
48  // 87 x161y69 SB_BIG plane 10
12  // 88 x161y69 SB_BIG plane 10
48  // 89 x161y69 SB_BIG plane 11
12  // 90 x161y69 SB_BIG plane 11
00  // 91 x161y69 SB_DRIVE plane 12,11
48  // 92 x161y69 SB_BIG plane 12
12  // 93 x161y69 SB_BIG plane 12
A8  // 94 x162y70 SB_SML plane 1
82  // 95 x162y70 SB_SML plane 2,1
2A  // 96 x162y70 SB_SML plane 2
A8  // 97 x162y70 SB_SML plane 3
82  // 98 x162y70 SB_SML plane 4,3
2A  // 99 x162y70 SB_SML plane 4
A8  // 100 x162y70 SB_SML plane 5
82  // 101 x162y70 SB_SML plane 6,5
2A  // 102 x162y70 SB_SML plane 6
A8  // 103 x162y70 SB_SML plane 7
82  // 104 x162y70 SB_SML plane 8,7
2A  // 105 x162y70 SB_SML plane 8
A8  // 106 x162y70 SB_SML plane 9
82  // 107 x162y70 SB_SML plane 10,9
2A  // 108 x162y70 SB_SML plane 10
A8  // 109 x162y70 SB_SML plane 11
82  // 110 x162y70 SB_SML plane 12,11
2A  // 111 x162y70 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 721B     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
24 // y_sel: 71
F8 // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7223
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y71
00  // 14 left_edge_EN1 at x-2y71
00  // 15 left_edge_EN2 at x-2y71
00  // 16 left_edge_EN0 at x-2y72
00  // 17 left_edge_EN1 at x-2y72
00  // 18 left_edge_EN2 at x-2y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y71 SB_BIG plane 1
12  // 65 x-1y71 SB_BIG plane 1
00  // 66 x-1y71 SB_DRIVE plane 2,1
48  // 67 x-1y71 SB_BIG plane 2
12  // 68 x-1y71 SB_BIG plane 2
48  // 69 x-1y71 SB_BIG plane 3
12  // 70 x-1y71 SB_BIG plane 3
00  // 71 x-1y71 SB_DRIVE plane 4,3
48  // 72 x-1y71 SB_BIG plane 4
12  // 73 x-1y71 SB_BIG plane 4
48  // 74 x-1y71 SB_BIG plane 5
12  // 75 x-1y71 SB_BIG plane 5
00  // 76 x-1y71 SB_DRIVE plane 6,5
48  // 77 x-1y71 SB_BIG plane 6
12  // 78 x-1y71 SB_BIG plane 6
48  // 79 x-1y71 SB_BIG plane 7
12  // 80 x-1y71 SB_BIG plane 7
00  // 81 x-1y71 SB_DRIVE plane 8,7
48  // 82 x-1y71 SB_BIG plane 8
12  // 83 x-1y71 SB_BIG plane 8
48  // 84 x-1y71 SB_BIG plane 9
12  // 85 x-1y71 SB_BIG plane 9
00  // 86 x-1y71 SB_DRIVE plane 10,9
48  // 87 x-1y71 SB_BIG plane 10
12  // 88 x-1y71 SB_BIG plane 10
48  // 89 x-1y71 SB_BIG plane 11
12  // 90 x-1y71 SB_BIG plane 11
00  // 91 x-1y71 SB_DRIVE plane 12,11
48  // 92 x-1y71 SB_BIG plane 12
12  // 93 x-1y71 SB_BIG plane 12
A8  // 94 x0y72 SB_SML plane 1
82  // 95 x0y72 SB_SML plane 2,1
2A  // 96 x0y72 SB_SML plane 2
A8  // 97 x0y72 SB_SML plane 3
82  // 98 x0y72 SB_SML plane 4,3
2A  // 99 x0y72 SB_SML plane 4
A8  // 100 x0y72 SB_SML plane 5
82  // 101 x0y72 SB_SML plane 6,5
2A  // 102 x0y72 SB_SML plane 6
A8  // 103 x0y72 SB_SML plane 7
82  // 104 x0y72 SB_SML plane 8,7
2A  // 105 x0y72 SB_SML plane 8
A8  // 106 x0y72 SB_SML plane 9
82  // 107 x0y72 SB_SML plane 10,9
2A  // 108 x0y72 SB_SML plane 10
A8  // 109 x0y72 SB_SML plane 11
82  // 110 x0y72 SB_SML plane 12,11
2A  // 111 x0y72 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7299     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
24 // y_sel: 71
38 // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 72A1
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x15y71 CPE[0]
00  //  1 x15y71 CPE[1]
00  //  2 x15y71 CPE[2]
00  //  3 x15y71 CPE[3]
00  //  4 x15y71 CPE[4]
00  //  5 x15y71 CPE[5]
00  //  6 x15y71 CPE[6]
00  //  7 x15y71 CPE[7]
00  //  8 x15y71 CPE[8]
00  //  9 x15y71 CPE[9]
00  // 10 x15y72 CPE[0]
00  // 11 x15y72 CPE[1]
00  // 12 x15y72 CPE[2]
00  // 13 x15y72 CPE[3]
00  // 14 x15y72 CPE[4]
00  // 15 x15y72 CPE[5]
00  // 16 x15y72 CPE[6]
00  // 17 x15y72 CPE[7]
00  // 18 x15y72 CPE[8]
00  // 19 x15y72 CPE[9]
00  // 20 x16y71 CPE[0]
00  // 21 x16y71 CPE[1]
00  // 22 x16y71 CPE[2]
00  // 23 x16y71 CPE[3]
00  // 24 x16y71 CPE[4]
00  // 25 x16y71 CPE[5]
00  // 26 x16y71 CPE[6]
00  // 27 x16y71 CPE[7]
00  // 28 x16y71 CPE[8]
00  // 29 x16y71 CPE[9]
00  // 30 x16y72 CPE[0]
00  // 31 x16y72 CPE[1]
00  // 32 x16y72 CPE[2]
00  // 33 x16y72 CPE[3]
00  // 34 x16y72 CPE[4]
00  // 35 x16y72 CPE[5]
00  // 36 x16y72 CPE[6]
00  // 37 x16y72 CPE[7]
00  // 38 x16y72 CPE[8]
00  // 39 x16y72 CPE[9]
00  // 40 x15y71 INMUX plane 2,1
00  // 41 x15y71 INMUX plane 4,3
08  // 42 x15y71 INMUX plane 6,5
ED // -- CRC low byte
BC // -- CRC high byte


// Config Latches on x161y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 72D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
24 // y_sel: 71
D7 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 72DA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y71
00  // 14 right_edge_EN1 at x163y71
00  // 15 right_edge_EN2 at x163y71
00  // 16 right_edge_EN0 at x163y72
00  // 17 right_edge_EN1 at x163y72
00  // 18 right_edge_EN2 at x163y72
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y72 SB_BIG plane 1
12  // 65 x162y72 SB_BIG plane 1
00  // 66 x162y72 SB_DRIVE plane 2,1
48  // 67 x162y72 SB_BIG plane 2
12  // 68 x162y72 SB_BIG plane 2
48  // 69 x162y72 SB_BIG plane 3
12  // 70 x162y72 SB_BIG plane 3
00  // 71 x162y72 SB_DRIVE plane 4,3
48  // 72 x162y72 SB_BIG plane 4
12  // 73 x162y72 SB_BIG plane 4
48  // 74 x162y72 SB_BIG plane 5
12  // 75 x162y72 SB_BIG plane 5
00  // 76 x162y72 SB_DRIVE plane 6,5
48  // 77 x162y72 SB_BIG plane 6
12  // 78 x162y72 SB_BIG plane 6
48  // 79 x162y72 SB_BIG plane 7
12  // 80 x162y72 SB_BIG plane 7
00  // 81 x162y72 SB_DRIVE plane 8,7
48  // 82 x162y72 SB_BIG plane 8
12  // 83 x162y72 SB_BIG plane 8
48  // 84 x162y72 SB_BIG plane 9
12  // 85 x162y72 SB_BIG plane 9
00  // 86 x162y72 SB_DRIVE plane 10,9
48  // 87 x162y72 SB_BIG plane 10
12  // 88 x162y72 SB_BIG plane 10
48  // 89 x162y72 SB_BIG plane 11
12  // 90 x162y72 SB_BIG plane 11
00  // 91 x162y72 SB_DRIVE plane 12,11
48  // 92 x162y72 SB_BIG plane 12
12  // 93 x162y72 SB_BIG plane 12
A8  // 94 x161y71 SB_SML plane 1
82  // 95 x161y71 SB_SML plane 2,1
2A  // 96 x161y71 SB_SML plane 2
A8  // 97 x161y71 SB_SML plane 3
82  // 98 x161y71 SB_SML plane 4,3
2A  // 99 x161y71 SB_SML plane 4
A8  // 100 x161y71 SB_SML plane 5
82  // 101 x161y71 SB_SML plane 6,5
2A  // 102 x161y71 SB_SML plane 6
A8  // 103 x161y71 SB_SML plane 7
82  // 104 x161y71 SB_SML plane 8,7
2A  // 105 x161y71 SB_SML plane 8
A8  // 106 x161y71 SB_SML plane 9
82  // 107 x161y71 SB_SML plane 10,9
2A  // 108 x161y71 SB_SML plane 10
A8  // 109 x161y71 SB_SML plane 11
82  // 110 x161y71 SB_SML plane 12,11
2A  // 111 x161y71 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7350     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
25 // y_sel: 73
71 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7358
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y73
00  // 14 left_edge_EN1 at x-2y73
00  // 15 left_edge_EN2 at x-2y73
00  // 16 left_edge_EN0 at x-2y74
00  // 17 left_edge_EN1 at x-2y74
00  // 18 left_edge_EN2 at x-2y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y74 SB_BIG plane 1
12  // 65 x0y74 SB_BIG plane 1
00  // 66 x0y74 SB_DRIVE plane 2,1
48  // 67 x0y74 SB_BIG plane 2
12  // 68 x0y74 SB_BIG plane 2
48  // 69 x0y74 SB_BIG plane 3
12  // 70 x0y74 SB_BIG plane 3
00  // 71 x0y74 SB_DRIVE plane 4,3
48  // 72 x0y74 SB_BIG plane 4
12  // 73 x0y74 SB_BIG plane 4
48  // 74 x0y74 SB_BIG plane 5
12  // 75 x0y74 SB_BIG plane 5
00  // 76 x0y74 SB_DRIVE plane 6,5
48  // 77 x0y74 SB_BIG plane 6
12  // 78 x0y74 SB_BIG plane 6
48  // 79 x0y74 SB_BIG plane 7
12  // 80 x0y74 SB_BIG plane 7
00  // 81 x0y74 SB_DRIVE plane 8,7
48  // 82 x0y74 SB_BIG plane 8
12  // 83 x0y74 SB_BIG plane 8
48  // 84 x0y74 SB_BIG plane 9
12  // 85 x0y74 SB_BIG plane 9
00  // 86 x0y74 SB_DRIVE plane 10,9
48  // 87 x0y74 SB_BIG plane 10
12  // 88 x0y74 SB_BIG plane 10
48  // 89 x0y74 SB_BIG plane 11
12  // 90 x0y74 SB_BIG plane 11
00  // 91 x0y74 SB_DRIVE plane 12,11
48  // 92 x0y74 SB_BIG plane 12
12  // 93 x0y74 SB_BIG plane 12
A8  // 94 x-1y73 SB_SML plane 1
82  // 95 x-1y73 SB_SML plane 2,1
2A  // 96 x-1y73 SB_SML plane 2
A8  // 97 x-1y73 SB_SML plane 3
82  // 98 x-1y73 SB_SML plane 4,3
2A  // 99 x-1y73 SB_SML plane 4
A8  // 100 x-1y73 SB_SML plane 5
82  // 101 x-1y73 SB_SML plane 6,5
2A  // 102 x-1y73 SB_SML plane 6
A8  // 103 x-1y73 SB_SML plane 7
82  // 104 x-1y73 SB_SML plane 8,7
2A  // 105 x-1y73 SB_SML plane 8
A8  // 106 x-1y73 SB_SML plane 9
82  // 107 x-1y73 SB_SML plane 10,9
2A  // 108 x-1y73 SB_SML plane 10
A8  // 109 x-1y73 SB_SML plane 11
82  // 110 x-1y73 SB_SML plane 12,11
2A  // 111 x-1y73 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y73
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 73CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
25 // y_sel: 73
5E // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 73D6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y73
00  // 14 right_edge_EN1 at x163y73
00  // 15 right_edge_EN2 at x163y73
00  // 16 right_edge_EN0 at x163y74
00  // 17 right_edge_EN1 at x163y74
00  // 18 right_edge_EN2 at x163y74
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y73 SB_BIG plane 1
12  // 65 x161y73 SB_BIG plane 1
00  // 66 x161y73 SB_DRIVE plane 2,1
48  // 67 x161y73 SB_BIG plane 2
12  // 68 x161y73 SB_BIG plane 2
48  // 69 x161y73 SB_BIG plane 3
12  // 70 x161y73 SB_BIG plane 3
00  // 71 x161y73 SB_DRIVE plane 4,3
48  // 72 x161y73 SB_BIG plane 4
12  // 73 x161y73 SB_BIG plane 4
48  // 74 x161y73 SB_BIG plane 5
12  // 75 x161y73 SB_BIG plane 5
00  // 76 x161y73 SB_DRIVE plane 6,5
48  // 77 x161y73 SB_BIG plane 6
12  // 78 x161y73 SB_BIG plane 6
48  // 79 x161y73 SB_BIG plane 7
12  // 80 x161y73 SB_BIG plane 7
00  // 81 x161y73 SB_DRIVE plane 8,7
48  // 82 x161y73 SB_BIG plane 8
12  // 83 x161y73 SB_BIG plane 8
48  // 84 x161y73 SB_BIG plane 9
12  // 85 x161y73 SB_BIG plane 9
00  // 86 x161y73 SB_DRIVE plane 10,9
48  // 87 x161y73 SB_BIG plane 10
12  // 88 x161y73 SB_BIG plane 10
48  // 89 x161y73 SB_BIG plane 11
12  // 90 x161y73 SB_BIG plane 11
00  // 91 x161y73 SB_DRIVE plane 12,11
48  // 92 x161y73 SB_BIG plane 12
12  // 93 x161y73 SB_BIG plane 12
A8  // 94 x162y74 SB_SML plane 1
82  // 95 x162y74 SB_SML plane 2,1
2A  // 96 x162y74 SB_SML plane 2
A8  // 97 x162y74 SB_SML plane 3
82  // 98 x162y74 SB_SML plane 4,3
2A  // 99 x162y74 SB_SML plane 4
A8  // 100 x162y74 SB_SML plane 5
82  // 101 x162y74 SB_SML plane 6,5
2A  // 102 x162y74 SB_SML plane 6
A8  // 103 x162y74 SB_SML plane 7
82  // 104 x162y74 SB_SML plane 8,7
2A  // 105 x162y74 SB_SML plane 8
A8  // 106 x162y74 SB_SML plane 9
82  // 107 x162y74 SB_SML plane 10,9
2A  // 108 x162y74 SB_SML plane 10
A8  // 109 x162y74 SB_SML plane 11
82  // 110 x162y74 SB_SML plane 12,11
2A  // 111 x162y74 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 744C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
26 // y_sel: 75
EA // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7454
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y75
00  // 14 left_edge_EN1 at x-2y75
00  // 15 left_edge_EN2 at x-2y75
00  // 16 left_edge_EN0 at x-2y76
00  // 17 left_edge_EN1 at x-2y76
00  // 18 left_edge_EN2 at x-2y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y75 SB_BIG plane 1
12  // 65 x-1y75 SB_BIG plane 1
00  // 66 x-1y75 SB_DRIVE plane 2,1
48  // 67 x-1y75 SB_BIG plane 2
12  // 68 x-1y75 SB_BIG plane 2
48  // 69 x-1y75 SB_BIG plane 3
12  // 70 x-1y75 SB_BIG plane 3
00  // 71 x-1y75 SB_DRIVE plane 4,3
48  // 72 x-1y75 SB_BIG plane 4
12  // 73 x-1y75 SB_BIG plane 4
48  // 74 x-1y75 SB_BIG plane 5
12  // 75 x-1y75 SB_BIG plane 5
00  // 76 x-1y75 SB_DRIVE plane 6,5
48  // 77 x-1y75 SB_BIG plane 6
12  // 78 x-1y75 SB_BIG plane 6
48  // 79 x-1y75 SB_BIG plane 7
12  // 80 x-1y75 SB_BIG plane 7
00  // 81 x-1y75 SB_DRIVE plane 8,7
48  // 82 x-1y75 SB_BIG plane 8
12  // 83 x-1y75 SB_BIG plane 8
48  // 84 x-1y75 SB_BIG plane 9
12  // 85 x-1y75 SB_BIG plane 9
00  // 86 x-1y75 SB_DRIVE plane 10,9
48  // 87 x-1y75 SB_BIG plane 10
12  // 88 x-1y75 SB_BIG plane 10
48  // 89 x-1y75 SB_BIG plane 11
12  // 90 x-1y75 SB_BIG plane 11
00  // 91 x-1y75 SB_DRIVE plane 12,11
48  // 92 x-1y75 SB_BIG plane 12
12  // 93 x-1y75 SB_BIG plane 12
A8  // 94 x0y76 SB_SML plane 1
82  // 95 x0y76 SB_SML plane 2,1
2A  // 96 x0y76 SB_SML plane 2
A8  // 97 x0y76 SB_SML plane 3
82  // 98 x0y76 SB_SML plane 4,3
2A  // 99 x0y76 SB_SML plane 4
A8  // 100 x0y76 SB_SML plane 5
82  // 101 x0y76 SB_SML plane 6,5
2A  // 102 x0y76 SB_SML plane 6
A8  // 103 x0y76 SB_SML plane 7
82  // 104 x0y76 SB_SML plane 8,7
2A  // 105 x0y76 SB_SML plane 8
A8  // 106 x0y76 SB_SML plane 9
82  // 107 x0y76 SB_SML plane 10,9
2A  // 108 x0y76 SB_SML plane 10
A8  // 109 x0y76 SB_SML plane 11
82  // 110 x0y76 SB_SML plane 12,11
2A  // 111 x0y76 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y75
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 74CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
26 // y_sel: 75
C5 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 74D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y75
00  // 14 right_edge_EN1 at x163y75
00  // 15 right_edge_EN2 at x163y75
00  // 16 right_edge_EN0 at x163y76
00  // 17 right_edge_EN1 at x163y76
00  // 18 right_edge_EN2 at x163y76
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y76 SB_BIG plane 1
12  // 65 x162y76 SB_BIG plane 1
00  // 66 x162y76 SB_DRIVE plane 2,1
48  // 67 x162y76 SB_BIG plane 2
12  // 68 x162y76 SB_BIG plane 2
48  // 69 x162y76 SB_BIG plane 3
12  // 70 x162y76 SB_BIG plane 3
00  // 71 x162y76 SB_DRIVE plane 4,3
48  // 72 x162y76 SB_BIG plane 4
12  // 73 x162y76 SB_BIG plane 4
48  // 74 x162y76 SB_BIG plane 5
12  // 75 x162y76 SB_BIG plane 5
00  // 76 x162y76 SB_DRIVE plane 6,5
48  // 77 x162y76 SB_BIG plane 6
12  // 78 x162y76 SB_BIG plane 6
48  // 79 x162y76 SB_BIG plane 7
12  // 80 x162y76 SB_BIG plane 7
00  // 81 x162y76 SB_DRIVE plane 8,7
48  // 82 x162y76 SB_BIG plane 8
12  // 83 x162y76 SB_BIG plane 8
48  // 84 x162y76 SB_BIG plane 9
12  // 85 x162y76 SB_BIG plane 9
00  // 86 x162y76 SB_DRIVE plane 10,9
48  // 87 x162y76 SB_BIG plane 10
12  // 88 x162y76 SB_BIG plane 10
48  // 89 x162y76 SB_BIG plane 11
12  // 90 x162y76 SB_BIG plane 11
00  // 91 x162y76 SB_DRIVE plane 12,11
48  // 92 x162y76 SB_BIG plane 12
12  // 93 x162y76 SB_BIG plane 12
A8  // 94 x161y75 SB_SML plane 1
82  // 95 x161y75 SB_SML plane 2,1
2A  // 96 x161y75 SB_SML plane 2
A8  // 97 x161y75 SB_SML plane 3
82  // 98 x161y75 SB_SML plane 4,3
2A  // 99 x161y75 SB_SML plane 4
A8  // 100 x161y75 SB_SML plane 5
82  // 101 x161y75 SB_SML plane 6,5
2A  // 102 x161y75 SB_SML plane 6
A8  // 103 x161y75 SB_SML plane 7
82  // 104 x161y75 SB_SML plane 8,7
2A  // 105 x161y75 SB_SML plane 8
A8  // 106 x161y75 SB_SML plane 9
82  // 107 x161y75 SB_SML plane 10,9
2A  // 108 x161y75 SB_SML plane 10
A8  // 109 x161y75 SB_SML plane 11
82  // 110 x161y75 SB_SML plane 12,11
2A  // 111 x161y75 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7548     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
27 // y_sel: 77
63 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7550
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y77
00  // 14 left_edge_EN1 at x-2y77
00  // 15 left_edge_EN2 at x-2y77
00  // 16 left_edge_EN0 at x-2y78
00  // 17 left_edge_EN1 at x-2y78
00  // 18 left_edge_EN2 at x-2y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y78 SB_BIG plane 1
12  // 65 x0y78 SB_BIG plane 1
00  // 66 x0y78 SB_DRIVE plane 2,1
48  // 67 x0y78 SB_BIG plane 2
12  // 68 x0y78 SB_BIG plane 2
48  // 69 x0y78 SB_BIG plane 3
12  // 70 x0y78 SB_BIG plane 3
00  // 71 x0y78 SB_DRIVE plane 4,3
48  // 72 x0y78 SB_BIG plane 4
12  // 73 x0y78 SB_BIG plane 4
48  // 74 x0y78 SB_BIG plane 5
12  // 75 x0y78 SB_BIG plane 5
00  // 76 x0y78 SB_DRIVE plane 6,5
48  // 77 x0y78 SB_BIG plane 6
12  // 78 x0y78 SB_BIG plane 6
48  // 79 x0y78 SB_BIG plane 7
12  // 80 x0y78 SB_BIG plane 7
00  // 81 x0y78 SB_DRIVE plane 8,7
48  // 82 x0y78 SB_BIG plane 8
12  // 83 x0y78 SB_BIG plane 8
48  // 84 x0y78 SB_BIG plane 9
12  // 85 x0y78 SB_BIG plane 9
00  // 86 x0y78 SB_DRIVE plane 10,9
48  // 87 x0y78 SB_BIG plane 10
12  // 88 x0y78 SB_BIG plane 10
48  // 89 x0y78 SB_BIG plane 11
12  // 90 x0y78 SB_BIG plane 11
00  // 91 x0y78 SB_DRIVE plane 12,11
48  // 92 x0y78 SB_BIG plane 12
12  // 93 x0y78 SB_BIG plane 12
A8  // 94 x-1y77 SB_SML plane 1
82  // 95 x-1y77 SB_SML plane 2,1
2A  // 96 x-1y77 SB_SML plane 2
A8  // 97 x-1y77 SB_SML plane 3
82  // 98 x-1y77 SB_SML plane 4,3
2A  // 99 x-1y77 SB_SML plane 4
A8  // 100 x-1y77 SB_SML plane 5
82  // 101 x-1y77 SB_SML plane 6,5
2A  // 102 x-1y77 SB_SML plane 6
A8  // 103 x-1y77 SB_SML plane 7
82  // 104 x-1y77 SB_SML plane 8,7
2A  // 105 x-1y77 SB_SML plane 8
A8  // 106 x-1y77 SB_SML plane 9
82  // 107 x-1y77 SB_SML plane 10,9
2A  // 108 x-1y77 SB_SML plane 10
A8  // 109 x-1y77 SB_SML plane 11
82  // 110 x-1y77 SB_SML plane 12,11
2A  // 111 x-1y77 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y77
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 75C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
27 // y_sel: 77
4C // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 75CE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y77
00  // 14 right_edge_EN1 at x163y77
00  // 15 right_edge_EN2 at x163y77
00  // 16 right_edge_EN0 at x163y78
00  // 17 right_edge_EN1 at x163y78
00  // 18 right_edge_EN2 at x163y78
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y77 SB_BIG plane 1
12  // 65 x161y77 SB_BIG plane 1
00  // 66 x161y77 SB_DRIVE plane 2,1
48  // 67 x161y77 SB_BIG plane 2
12  // 68 x161y77 SB_BIG plane 2
48  // 69 x161y77 SB_BIG plane 3
12  // 70 x161y77 SB_BIG plane 3
00  // 71 x161y77 SB_DRIVE plane 4,3
48  // 72 x161y77 SB_BIG plane 4
12  // 73 x161y77 SB_BIG plane 4
48  // 74 x161y77 SB_BIG plane 5
12  // 75 x161y77 SB_BIG plane 5
00  // 76 x161y77 SB_DRIVE plane 6,5
48  // 77 x161y77 SB_BIG plane 6
12  // 78 x161y77 SB_BIG plane 6
48  // 79 x161y77 SB_BIG plane 7
12  // 80 x161y77 SB_BIG plane 7
00  // 81 x161y77 SB_DRIVE plane 8,7
48  // 82 x161y77 SB_BIG plane 8
12  // 83 x161y77 SB_BIG plane 8
48  // 84 x161y77 SB_BIG plane 9
12  // 85 x161y77 SB_BIG plane 9
00  // 86 x161y77 SB_DRIVE plane 10,9
48  // 87 x161y77 SB_BIG plane 10
12  // 88 x161y77 SB_BIG plane 10
48  // 89 x161y77 SB_BIG plane 11
12  // 90 x161y77 SB_BIG plane 11
00  // 91 x161y77 SB_DRIVE plane 12,11
48  // 92 x161y77 SB_BIG plane 12
12  // 93 x161y77 SB_BIG plane 12
A8  // 94 x162y78 SB_SML plane 1
82  // 95 x162y78 SB_SML plane 2,1
2A  // 96 x162y78 SB_SML plane 2
A8  // 97 x162y78 SB_SML plane 3
82  // 98 x162y78 SB_SML plane 4,3
2A  // 99 x162y78 SB_SML plane 4
A8  // 100 x162y78 SB_SML plane 5
82  // 101 x162y78 SB_SML plane 6,5
2A  // 102 x162y78 SB_SML plane 6
A8  // 103 x162y78 SB_SML plane 7
82  // 104 x162y78 SB_SML plane 8,7
2A  // 105 x162y78 SB_SML plane 8
A8  // 106 x162y78 SB_SML plane 9
82  // 107 x162y78 SB_SML plane 10,9
2A  // 108 x162y78 SB_SML plane 10
A8  // 109 x162y78 SB_SML plane 11
82  // 110 x162y78 SB_SML plane 12,11
2A  // 111 x162y78 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7644     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
28 // y_sel: 79
94 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 764C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y79
00  // 14 left_edge_EN1 at x-2y79
00  // 15 left_edge_EN2 at x-2y79
00  // 16 left_edge_EN0 at x-2y80
00  // 17 left_edge_EN1 at x-2y80
00  // 18 left_edge_EN2 at x-2y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y79 SB_BIG plane 1
12  // 65 x-1y79 SB_BIG plane 1
00  // 66 x-1y79 SB_DRIVE plane 2,1
48  // 67 x-1y79 SB_BIG plane 2
12  // 68 x-1y79 SB_BIG plane 2
48  // 69 x-1y79 SB_BIG plane 3
12  // 70 x-1y79 SB_BIG plane 3
00  // 71 x-1y79 SB_DRIVE plane 4,3
48  // 72 x-1y79 SB_BIG plane 4
12  // 73 x-1y79 SB_BIG plane 4
48  // 74 x-1y79 SB_BIG plane 5
12  // 75 x-1y79 SB_BIG plane 5
00  // 76 x-1y79 SB_DRIVE plane 6,5
48  // 77 x-1y79 SB_BIG plane 6
12  // 78 x-1y79 SB_BIG plane 6
48  // 79 x-1y79 SB_BIG plane 7
12  // 80 x-1y79 SB_BIG plane 7
00  // 81 x-1y79 SB_DRIVE plane 8,7
48  // 82 x-1y79 SB_BIG plane 8
12  // 83 x-1y79 SB_BIG plane 8
48  // 84 x-1y79 SB_BIG plane 9
12  // 85 x-1y79 SB_BIG plane 9
00  // 86 x-1y79 SB_DRIVE plane 10,9
48  // 87 x-1y79 SB_BIG plane 10
12  // 88 x-1y79 SB_BIG plane 10
48  // 89 x-1y79 SB_BIG plane 11
12  // 90 x-1y79 SB_BIG plane 11
00  // 91 x-1y79 SB_DRIVE plane 12,11
48  // 92 x-1y79 SB_BIG plane 12
12  // 93 x-1y79 SB_BIG plane 12
A8  // 94 x0y80 SB_SML plane 1
82  // 95 x0y80 SB_SML plane 2,1
2A  // 96 x0y80 SB_SML plane 2
A8  // 97 x0y80 SB_SML plane 3
82  // 98 x0y80 SB_SML plane 4,3
2A  // 99 x0y80 SB_SML plane 4
A8  // 100 x0y80 SB_SML plane 5
82  // 101 x0y80 SB_SML plane 6,5
2A  // 102 x0y80 SB_SML plane 6
A8  // 103 x0y80 SB_SML plane 7
82  // 104 x0y80 SB_SML plane 8,7
2A  // 105 x0y80 SB_SML plane 8
A8  // 106 x0y80 SB_SML plane 9
82  // 107 x0y80 SB_SML plane 10,9
2A  // 108 x0y80 SB_SML plane 10
A8  // 109 x0y80 SB_SML plane 11
82  // 110 x0y80 SB_SML plane 12,11
2A  // 111 x0y80 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y79
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 76C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
28 // y_sel: 79
BB // -- CRC low byte
9B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 76CA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y79
00  // 14 right_edge_EN1 at x163y79
00  // 15 right_edge_EN2 at x163y79
00  // 16 right_edge_EN0 at x163y80
00  // 17 right_edge_EN1 at x163y80
00  // 18 right_edge_EN2 at x163y80
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y80 SB_BIG plane 1
12  // 65 x162y80 SB_BIG plane 1
00  // 66 x162y80 SB_DRIVE plane 2,1
48  // 67 x162y80 SB_BIG plane 2
12  // 68 x162y80 SB_BIG plane 2
48  // 69 x162y80 SB_BIG plane 3
12  // 70 x162y80 SB_BIG plane 3
00  // 71 x162y80 SB_DRIVE plane 4,3
48  // 72 x162y80 SB_BIG plane 4
12  // 73 x162y80 SB_BIG plane 4
48  // 74 x162y80 SB_BIG plane 5
12  // 75 x162y80 SB_BIG plane 5
00  // 76 x162y80 SB_DRIVE plane 6,5
48  // 77 x162y80 SB_BIG plane 6
12  // 78 x162y80 SB_BIG plane 6
48  // 79 x162y80 SB_BIG plane 7
12  // 80 x162y80 SB_BIG plane 7
00  // 81 x162y80 SB_DRIVE plane 8,7
48  // 82 x162y80 SB_BIG plane 8
12  // 83 x162y80 SB_BIG plane 8
48  // 84 x162y80 SB_BIG plane 9
12  // 85 x162y80 SB_BIG plane 9
00  // 86 x162y80 SB_DRIVE plane 10,9
48  // 87 x162y80 SB_BIG plane 10
12  // 88 x162y80 SB_BIG plane 10
48  // 89 x162y80 SB_BIG plane 11
12  // 90 x162y80 SB_BIG plane 11
00  // 91 x162y80 SB_DRIVE plane 12,11
48  // 92 x162y80 SB_BIG plane 12
12  // 93 x162y80 SB_BIG plane 12
A8  // 94 x161y79 SB_SML plane 1
82  // 95 x161y79 SB_SML plane 2,1
2A  // 96 x161y79 SB_SML plane 2
A8  // 97 x161y79 SB_SML plane 3
82  // 98 x161y79 SB_SML plane 4,3
2A  // 99 x161y79 SB_SML plane 4
A8  // 100 x161y79 SB_SML plane 5
82  // 101 x161y79 SB_SML plane 6,5
2A  // 102 x161y79 SB_SML plane 6
A8  // 103 x161y79 SB_SML plane 7
82  // 104 x161y79 SB_SML plane 8,7
2A  // 105 x161y79 SB_SML plane 8
A8  // 106 x161y79 SB_SML plane 9
82  // 107 x161y79 SB_SML plane 10,9
2A  // 108 x161y79 SB_SML plane 10
A8  // 109 x161y79 SB_SML plane 11
82  // 110 x161y79 SB_SML plane 12,11
2A  // 111 x161y79 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7740     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
29 // y_sel: 81
1D // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7748
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y81
00  // 14 left_edge_EN1 at x-2y81
00  // 15 left_edge_EN2 at x-2y81
00  // 16 left_edge_EN0 at x-2y82
00  // 17 left_edge_EN1 at x-2y82
00  // 18 left_edge_EN2 at x-2y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y82 SB_BIG plane 1
12  // 65 x0y82 SB_BIG plane 1
00  // 66 x0y82 SB_DRIVE plane 2,1
48  // 67 x0y82 SB_BIG plane 2
12  // 68 x0y82 SB_BIG plane 2
48  // 69 x0y82 SB_BIG plane 3
12  // 70 x0y82 SB_BIG plane 3
00  // 71 x0y82 SB_DRIVE plane 4,3
48  // 72 x0y82 SB_BIG plane 4
12  // 73 x0y82 SB_BIG plane 4
48  // 74 x0y82 SB_BIG plane 5
12  // 75 x0y82 SB_BIG plane 5
00  // 76 x0y82 SB_DRIVE plane 6,5
48  // 77 x0y82 SB_BIG plane 6
12  // 78 x0y82 SB_BIG plane 6
48  // 79 x0y82 SB_BIG plane 7
12  // 80 x0y82 SB_BIG plane 7
00  // 81 x0y82 SB_DRIVE plane 8,7
48  // 82 x0y82 SB_BIG plane 8
12  // 83 x0y82 SB_BIG plane 8
48  // 84 x0y82 SB_BIG plane 9
12  // 85 x0y82 SB_BIG plane 9
00  // 86 x0y82 SB_DRIVE plane 10,9
48  // 87 x0y82 SB_BIG plane 10
12  // 88 x0y82 SB_BIG plane 10
48  // 89 x0y82 SB_BIG plane 11
12  // 90 x0y82 SB_BIG plane 11
00  // 91 x0y82 SB_DRIVE plane 12,11
48  // 92 x0y82 SB_BIG plane 12
12  // 93 x0y82 SB_BIG plane 12
A8  // 94 x-1y81 SB_SML plane 1
82  // 95 x-1y81 SB_SML plane 2,1
2A  // 96 x-1y81 SB_SML plane 2
A8  // 97 x-1y81 SB_SML plane 3
82  // 98 x-1y81 SB_SML plane 4,3
2A  // 99 x-1y81 SB_SML plane 4
A8  // 100 x-1y81 SB_SML plane 5
82  // 101 x-1y81 SB_SML plane 6,5
2A  // 102 x-1y81 SB_SML plane 6
A8  // 103 x-1y81 SB_SML plane 7
82  // 104 x-1y81 SB_SML plane 8,7
2A  // 105 x-1y81 SB_SML plane 8
A8  // 106 x-1y81 SB_SML plane 9
82  // 107 x-1y81 SB_SML plane 10,9
2A  // 108 x-1y81 SB_SML plane 10
A8  // 109 x-1y81 SB_SML plane 11
82  // 110 x-1y81 SB_SML plane 12,11
2A  // 111 x-1y81 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y81
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 77BE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
29 // y_sel: 81
32 // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 77C6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y81
00  // 14 right_edge_EN1 at x163y81
00  // 15 right_edge_EN2 at x163y81
00  // 16 right_edge_EN0 at x163y82
00  // 17 right_edge_EN1 at x163y82
00  // 18 right_edge_EN2 at x163y82
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y81 SB_BIG plane 1
12  // 65 x161y81 SB_BIG plane 1
00  // 66 x161y81 SB_DRIVE plane 2,1
48  // 67 x161y81 SB_BIG plane 2
12  // 68 x161y81 SB_BIG plane 2
48  // 69 x161y81 SB_BIG plane 3
12  // 70 x161y81 SB_BIG plane 3
00  // 71 x161y81 SB_DRIVE plane 4,3
48  // 72 x161y81 SB_BIG plane 4
12  // 73 x161y81 SB_BIG plane 4
48  // 74 x161y81 SB_BIG plane 5
12  // 75 x161y81 SB_BIG plane 5
00  // 76 x161y81 SB_DRIVE plane 6,5
48  // 77 x161y81 SB_BIG plane 6
12  // 78 x161y81 SB_BIG plane 6
48  // 79 x161y81 SB_BIG plane 7
12  // 80 x161y81 SB_BIG plane 7
00  // 81 x161y81 SB_DRIVE plane 8,7
48  // 82 x161y81 SB_BIG plane 8
12  // 83 x161y81 SB_BIG plane 8
48  // 84 x161y81 SB_BIG plane 9
12  // 85 x161y81 SB_BIG plane 9
00  // 86 x161y81 SB_DRIVE plane 10,9
48  // 87 x161y81 SB_BIG plane 10
12  // 88 x161y81 SB_BIG plane 10
48  // 89 x161y81 SB_BIG plane 11
12  // 90 x161y81 SB_BIG plane 11
00  // 91 x161y81 SB_DRIVE plane 12,11
48  // 92 x161y81 SB_BIG plane 12
12  // 93 x161y81 SB_BIG plane 12
A8  // 94 x162y82 SB_SML plane 1
82  // 95 x162y82 SB_SML plane 2,1
2A  // 96 x162y82 SB_SML plane 2
A8  // 97 x162y82 SB_SML plane 3
82  // 98 x162y82 SB_SML plane 4,3
2A  // 99 x162y82 SB_SML plane 4
A8  // 100 x162y82 SB_SML plane 5
82  // 101 x162y82 SB_SML plane 6,5
2A  // 102 x162y82 SB_SML plane 6
A8  // 103 x162y82 SB_SML plane 7
82  // 104 x162y82 SB_SML plane 8,7
2A  // 105 x162y82 SB_SML plane 8
A8  // 106 x162y82 SB_SML plane 9
82  // 107 x162y82 SB_SML plane 10,9
2A  // 108 x162y82 SB_SML plane 10
A8  // 109 x162y82 SB_SML plane 11
82  // 110 x162y82 SB_SML plane 12,11
2A  // 111 x162y82 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 783C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2A // y_sel: 83
86 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7844
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y83
00  // 14 left_edge_EN1 at x-2y83
00  // 15 left_edge_EN2 at x-2y83
00  // 16 left_edge_EN0 at x-2y84
00  // 17 left_edge_EN1 at x-2y84
00  // 18 left_edge_EN2 at x-2y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y83 SB_BIG plane 1
12  // 65 x-1y83 SB_BIG plane 1
00  // 66 x-1y83 SB_DRIVE plane 2,1
48  // 67 x-1y83 SB_BIG plane 2
12  // 68 x-1y83 SB_BIG plane 2
48  // 69 x-1y83 SB_BIG plane 3
12  // 70 x-1y83 SB_BIG plane 3
00  // 71 x-1y83 SB_DRIVE plane 4,3
48  // 72 x-1y83 SB_BIG plane 4
12  // 73 x-1y83 SB_BIG plane 4
48  // 74 x-1y83 SB_BIG plane 5
12  // 75 x-1y83 SB_BIG plane 5
00  // 76 x-1y83 SB_DRIVE plane 6,5
48  // 77 x-1y83 SB_BIG plane 6
12  // 78 x-1y83 SB_BIG plane 6
48  // 79 x-1y83 SB_BIG plane 7
12  // 80 x-1y83 SB_BIG plane 7
00  // 81 x-1y83 SB_DRIVE plane 8,7
48  // 82 x-1y83 SB_BIG plane 8
12  // 83 x-1y83 SB_BIG plane 8
48  // 84 x-1y83 SB_BIG plane 9
12  // 85 x-1y83 SB_BIG plane 9
00  // 86 x-1y83 SB_DRIVE plane 10,9
48  // 87 x-1y83 SB_BIG plane 10
12  // 88 x-1y83 SB_BIG plane 10
48  // 89 x-1y83 SB_BIG plane 11
12  // 90 x-1y83 SB_BIG plane 11
00  // 91 x-1y83 SB_DRIVE plane 12,11
48  // 92 x-1y83 SB_BIG plane 12
12  // 93 x-1y83 SB_BIG plane 12
A8  // 94 x0y84 SB_SML plane 1
82  // 95 x0y84 SB_SML plane 2,1
2A  // 96 x0y84 SB_SML plane 2
A8  // 97 x0y84 SB_SML plane 3
82  // 98 x0y84 SB_SML plane 4,3
2A  // 99 x0y84 SB_SML plane 4
A8  // 100 x0y84 SB_SML plane 5
82  // 101 x0y84 SB_SML plane 6,5
2A  // 102 x0y84 SB_SML plane 6
A8  // 103 x0y84 SB_SML plane 7
82  // 104 x0y84 SB_SML plane 8,7
2A  // 105 x0y84 SB_SML plane 8
A8  // 106 x0y84 SB_SML plane 9
82  // 107 x0y84 SB_SML plane 10,9
2A  // 108 x0y84 SB_SML plane 10
A8  // 109 x0y84 SB_SML plane 11
82  // 110 x0y84 SB_SML plane 12,11
2A  // 111 x0y84 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y83
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 78BA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2A // y_sel: 83
A9 // -- CRC low byte
B8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 78C2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y83
00  // 14 right_edge_EN1 at x163y83
00  // 15 right_edge_EN2 at x163y83
00  // 16 right_edge_EN0 at x163y84
00  // 17 right_edge_EN1 at x163y84
00  // 18 right_edge_EN2 at x163y84
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y84 SB_BIG plane 1
12  // 65 x162y84 SB_BIG plane 1
00  // 66 x162y84 SB_DRIVE plane 2,1
48  // 67 x162y84 SB_BIG plane 2
12  // 68 x162y84 SB_BIG plane 2
48  // 69 x162y84 SB_BIG plane 3
12  // 70 x162y84 SB_BIG plane 3
00  // 71 x162y84 SB_DRIVE plane 4,3
48  // 72 x162y84 SB_BIG plane 4
12  // 73 x162y84 SB_BIG plane 4
48  // 74 x162y84 SB_BIG plane 5
12  // 75 x162y84 SB_BIG plane 5
00  // 76 x162y84 SB_DRIVE plane 6,5
48  // 77 x162y84 SB_BIG plane 6
12  // 78 x162y84 SB_BIG plane 6
48  // 79 x162y84 SB_BIG plane 7
12  // 80 x162y84 SB_BIG plane 7
00  // 81 x162y84 SB_DRIVE plane 8,7
48  // 82 x162y84 SB_BIG plane 8
12  // 83 x162y84 SB_BIG plane 8
48  // 84 x162y84 SB_BIG plane 9
12  // 85 x162y84 SB_BIG plane 9
00  // 86 x162y84 SB_DRIVE plane 10,9
48  // 87 x162y84 SB_BIG plane 10
12  // 88 x162y84 SB_BIG plane 10
48  // 89 x162y84 SB_BIG plane 11
12  // 90 x162y84 SB_BIG plane 11
00  // 91 x162y84 SB_DRIVE plane 12,11
48  // 92 x162y84 SB_BIG plane 12
12  // 93 x162y84 SB_BIG plane 12
A8  // 94 x161y83 SB_SML plane 1
82  // 95 x161y83 SB_SML plane 2,1
2A  // 96 x161y83 SB_SML plane 2
A8  // 97 x161y83 SB_SML plane 3
82  // 98 x161y83 SB_SML plane 4,3
2A  // 99 x161y83 SB_SML plane 4
A8  // 100 x161y83 SB_SML plane 5
82  // 101 x161y83 SB_SML plane 6,5
2A  // 102 x161y83 SB_SML plane 6
A8  // 103 x161y83 SB_SML plane 7
82  // 104 x161y83 SB_SML plane 8,7
2A  // 105 x161y83 SB_SML plane 8
A8  // 106 x161y83 SB_SML plane 9
82  // 107 x161y83 SB_SML plane 10,9
2A  // 108 x161y83 SB_SML plane 10
A8  // 109 x161y83 SB_SML plane 11
82  // 110 x161y83 SB_SML plane 12,11
2A  // 111 x161y83 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7938     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2B // y_sel: 85
0F // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7940
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y85
00  // 14 left_edge_EN1 at x-2y85
00  // 15 left_edge_EN2 at x-2y85
00  // 16 left_edge_EN0 at x-2y86
00  // 17 left_edge_EN1 at x-2y86
00  // 18 left_edge_EN2 at x-2y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y86 SB_BIG plane 1
12  // 65 x0y86 SB_BIG plane 1
00  // 66 x0y86 SB_DRIVE plane 2,1
48  // 67 x0y86 SB_BIG plane 2
12  // 68 x0y86 SB_BIG plane 2
48  // 69 x0y86 SB_BIG plane 3
12  // 70 x0y86 SB_BIG plane 3
00  // 71 x0y86 SB_DRIVE plane 4,3
48  // 72 x0y86 SB_BIG plane 4
12  // 73 x0y86 SB_BIG plane 4
48  // 74 x0y86 SB_BIG plane 5
12  // 75 x0y86 SB_BIG plane 5
00  // 76 x0y86 SB_DRIVE plane 6,5
48  // 77 x0y86 SB_BIG plane 6
12  // 78 x0y86 SB_BIG plane 6
48  // 79 x0y86 SB_BIG plane 7
12  // 80 x0y86 SB_BIG plane 7
00  // 81 x0y86 SB_DRIVE plane 8,7
48  // 82 x0y86 SB_BIG plane 8
12  // 83 x0y86 SB_BIG plane 8
48  // 84 x0y86 SB_BIG plane 9
12  // 85 x0y86 SB_BIG plane 9
00  // 86 x0y86 SB_DRIVE plane 10,9
48  // 87 x0y86 SB_BIG plane 10
12  // 88 x0y86 SB_BIG plane 10
48  // 89 x0y86 SB_BIG plane 11
12  // 90 x0y86 SB_BIG plane 11
00  // 91 x0y86 SB_DRIVE plane 12,11
48  // 92 x0y86 SB_BIG plane 12
12  // 93 x0y86 SB_BIG plane 12
A8  // 94 x-1y85 SB_SML plane 1
82  // 95 x-1y85 SB_SML plane 2,1
2A  // 96 x-1y85 SB_SML plane 2
A8  // 97 x-1y85 SB_SML plane 3
82  // 98 x-1y85 SB_SML plane 4,3
2A  // 99 x-1y85 SB_SML plane 4
A8  // 100 x-1y85 SB_SML plane 5
82  // 101 x-1y85 SB_SML plane 6,5
2A  // 102 x-1y85 SB_SML plane 6
A8  // 103 x-1y85 SB_SML plane 7
82  // 104 x-1y85 SB_SML plane 8,7
2A  // 105 x-1y85 SB_SML plane 8
A8  // 106 x-1y85 SB_SML plane 9
82  // 107 x-1y85 SB_SML plane 10,9
2A  // 108 x-1y85 SB_SML plane 10
A8  // 109 x-1y85 SB_SML plane 11
82  // 110 x-1y85 SB_SML plane 12,11
2A  // 111 x-1y85 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y85
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 79B6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2B // y_sel: 85
20 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 79BE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y85
00  // 14 right_edge_EN1 at x163y85
00  // 15 right_edge_EN2 at x163y85
00  // 16 right_edge_EN0 at x163y86
00  // 17 right_edge_EN1 at x163y86
00  // 18 right_edge_EN2 at x163y86
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y85 SB_BIG plane 1
12  // 65 x161y85 SB_BIG plane 1
00  // 66 x161y85 SB_DRIVE plane 2,1
48  // 67 x161y85 SB_BIG plane 2
12  // 68 x161y85 SB_BIG plane 2
48  // 69 x161y85 SB_BIG plane 3
12  // 70 x161y85 SB_BIG plane 3
00  // 71 x161y85 SB_DRIVE plane 4,3
48  // 72 x161y85 SB_BIG plane 4
12  // 73 x161y85 SB_BIG plane 4
48  // 74 x161y85 SB_BIG plane 5
12  // 75 x161y85 SB_BIG plane 5
00  // 76 x161y85 SB_DRIVE plane 6,5
48  // 77 x161y85 SB_BIG plane 6
12  // 78 x161y85 SB_BIG plane 6
48  // 79 x161y85 SB_BIG plane 7
12  // 80 x161y85 SB_BIG plane 7
00  // 81 x161y85 SB_DRIVE plane 8,7
48  // 82 x161y85 SB_BIG plane 8
12  // 83 x161y85 SB_BIG plane 8
48  // 84 x161y85 SB_BIG plane 9
12  // 85 x161y85 SB_BIG plane 9
00  // 86 x161y85 SB_DRIVE plane 10,9
48  // 87 x161y85 SB_BIG plane 10
12  // 88 x161y85 SB_BIG plane 10
48  // 89 x161y85 SB_BIG plane 11
12  // 90 x161y85 SB_BIG plane 11
00  // 91 x161y85 SB_DRIVE plane 12,11
48  // 92 x161y85 SB_BIG plane 12
12  // 93 x161y85 SB_BIG plane 12
A8  // 94 x162y86 SB_SML plane 1
82  // 95 x162y86 SB_SML plane 2,1
2A  // 96 x162y86 SB_SML plane 2
A8  // 97 x162y86 SB_SML plane 3
82  // 98 x162y86 SB_SML plane 4,3
2A  // 99 x162y86 SB_SML plane 4
A8  // 100 x162y86 SB_SML plane 5
82  // 101 x162y86 SB_SML plane 6,5
2A  // 102 x162y86 SB_SML plane 6
A8  // 103 x162y86 SB_SML plane 7
82  // 104 x162y86 SB_SML plane 8,7
2A  // 105 x162y86 SB_SML plane 8
A8  // 106 x162y86 SB_SML plane 9
82  // 107 x162y86 SB_SML plane 10,9
2A  // 108 x162y86 SB_SML plane 10
A8  // 109 x162y86 SB_SML plane 11
82  // 110 x162y86 SB_SML plane 12,11
2A  // 111 x162y86 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7A34     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2C // y_sel: 87
B0 // -- CRC low byte
17 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7A3C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y87
00  // 14 left_edge_EN1 at x-2y87
00  // 15 left_edge_EN2 at x-2y87
00  // 16 left_edge_EN0 at x-2y88
00  // 17 left_edge_EN1 at x-2y88
00  // 18 left_edge_EN2 at x-2y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y87 SB_BIG plane 1
12  // 65 x-1y87 SB_BIG plane 1
00  // 66 x-1y87 SB_DRIVE plane 2,1
48  // 67 x-1y87 SB_BIG plane 2
12  // 68 x-1y87 SB_BIG plane 2
48  // 69 x-1y87 SB_BIG plane 3
12  // 70 x-1y87 SB_BIG plane 3
00  // 71 x-1y87 SB_DRIVE plane 4,3
48  // 72 x-1y87 SB_BIG plane 4
12  // 73 x-1y87 SB_BIG plane 4
48  // 74 x-1y87 SB_BIG plane 5
12  // 75 x-1y87 SB_BIG plane 5
00  // 76 x-1y87 SB_DRIVE plane 6,5
48  // 77 x-1y87 SB_BIG plane 6
12  // 78 x-1y87 SB_BIG plane 6
48  // 79 x-1y87 SB_BIG plane 7
12  // 80 x-1y87 SB_BIG plane 7
00  // 81 x-1y87 SB_DRIVE plane 8,7
48  // 82 x-1y87 SB_BIG plane 8
12  // 83 x-1y87 SB_BIG plane 8
48  // 84 x-1y87 SB_BIG plane 9
12  // 85 x-1y87 SB_BIG plane 9
00  // 86 x-1y87 SB_DRIVE plane 10,9
48  // 87 x-1y87 SB_BIG plane 10
12  // 88 x-1y87 SB_BIG plane 10
48  // 89 x-1y87 SB_BIG plane 11
12  // 90 x-1y87 SB_BIG plane 11
00  // 91 x-1y87 SB_DRIVE plane 12,11
48  // 92 x-1y87 SB_BIG plane 12
12  // 93 x-1y87 SB_BIG plane 12
A8  // 94 x0y88 SB_SML plane 1
82  // 95 x0y88 SB_SML plane 2,1
2A  // 96 x0y88 SB_SML plane 2
A8  // 97 x0y88 SB_SML plane 3
82  // 98 x0y88 SB_SML plane 4,3
2A  // 99 x0y88 SB_SML plane 4
A8  // 100 x0y88 SB_SML plane 5
82  // 101 x0y88 SB_SML plane 6,5
2A  // 102 x0y88 SB_SML plane 6
A8  // 103 x0y88 SB_SML plane 7
82  // 104 x0y88 SB_SML plane 8,7
2A  // 105 x0y88 SB_SML plane 8
A8  // 106 x0y88 SB_SML plane 9
82  // 107 x0y88 SB_SML plane 10,9
2A  // 108 x0y88 SB_SML plane 10
A8  // 109 x0y88 SB_SML plane 11
82  // 110 x0y88 SB_SML plane 12,11
2A  // 111 x0y88 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y87
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7AB2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2C // y_sel: 87
9F // -- CRC low byte
DD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7ABA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y87
00  // 14 right_edge_EN1 at x163y87
00  // 15 right_edge_EN2 at x163y87
00  // 16 right_edge_EN0 at x163y88
00  // 17 right_edge_EN1 at x163y88
00  // 18 right_edge_EN2 at x163y88
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y88 SB_BIG plane 1
12  // 65 x162y88 SB_BIG plane 1
00  // 66 x162y88 SB_DRIVE plane 2,1
48  // 67 x162y88 SB_BIG plane 2
12  // 68 x162y88 SB_BIG plane 2
48  // 69 x162y88 SB_BIG plane 3
12  // 70 x162y88 SB_BIG plane 3
00  // 71 x162y88 SB_DRIVE plane 4,3
48  // 72 x162y88 SB_BIG plane 4
12  // 73 x162y88 SB_BIG plane 4
48  // 74 x162y88 SB_BIG plane 5
12  // 75 x162y88 SB_BIG plane 5
00  // 76 x162y88 SB_DRIVE plane 6,5
48  // 77 x162y88 SB_BIG plane 6
12  // 78 x162y88 SB_BIG plane 6
48  // 79 x162y88 SB_BIG plane 7
12  // 80 x162y88 SB_BIG plane 7
00  // 81 x162y88 SB_DRIVE plane 8,7
48  // 82 x162y88 SB_BIG plane 8
12  // 83 x162y88 SB_BIG plane 8
48  // 84 x162y88 SB_BIG plane 9
12  // 85 x162y88 SB_BIG plane 9
00  // 86 x162y88 SB_DRIVE plane 10,9
48  // 87 x162y88 SB_BIG plane 10
12  // 88 x162y88 SB_BIG plane 10
48  // 89 x162y88 SB_BIG plane 11
12  // 90 x162y88 SB_BIG plane 11
00  // 91 x162y88 SB_DRIVE plane 12,11
48  // 92 x162y88 SB_BIG plane 12
12  // 93 x162y88 SB_BIG plane 12
A8  // 94 x161y87 SB_SML plane 1
82  // 95 x161y87 SB_SML plane 2,1
2A  // 96 x161y87 SB_SML plane 2
A8  // 97 x161y87 SB_SML plane 3
82  // 98 x161y87 SB_SML plane 4,3
2A  // 99 x161y87 SB_SML plane 4
A8  // 100 x161y87 SB_SML plane 5
82  // 101 x161y87 SB_SML plane 6,5
2A  // 102 x161y87 SB_SML plane 6
A8  // 103 x161y87 SB_SML plane 7
82  // 104 x161y87 SB_SML plane 8,7
2A  // 105 x161y87 SB_SML plane 8
A8  // 106 x161y87 SB_SML plane 9
82  // 107 x161y87 SB_SML plane 10,9
2A  // 108 x161y87 SB_SML plane 10
A8  // 109 x161y87 SB_SML plane 11
82  // 110 x161y87 SB_SML plane 12,11
2A  // 111 x161y87 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7B30     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2D // y_sel: 89
39 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7B38
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y89
00  // 14 left_edge_EN1 at x-2y89
00  // 15 left_edge_EN2 at x-2y89
00  // 16 left_edge_EN0 at x-2y90
00  // 17 left_edge_EN1 at x-2y90
00  // 18 left_edge_EN2 at x-2y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y90 SB_BIG plane 1
12  // 65 x0y90 SB_BIG plane 1
00  // 66 x0y90 SB_DRIVE plane 2,1
48  // 67 x0y90 SB_BIG plane 2
12  // 68 x0y90 SB_BIG plane 2
48  // 69 x0y90 SB_BIG plane 3
12  // 70 x0y90 SB_BIG plane 3
00  // 71 x0y90 SB_DRIVE plane 4,3
48  // 72 x0y90 SB_BIG plane 4
12  // 73 x0y90 SB_BIG plane 4
48  // 74 x0y90 SB_BIG plane 5
12  // 75 x0y90 SB_BIG plane 5
00  // 76 x0y90 SB_DRIVE plane 6,5
48  // 77 x0y90 SB_BIG plane 6
12  // 78 x0y90 SB_BIG plane 6
48  // 79 x0y90 SB_BIG plane 7
12  // 80 x0y90 SB_BIG plane 7
00  // 81 x0y90 SB_DRIVE plane 8,7
48  // 82 x0y90 SB_BIG plane 8
12  // 83 x0y90 SB_BIG plane 8
48  // 84 x0y90 SB_BIG plane 9
12  // 85 x0y90 SB_BIG plane 9
00  // 86 x0y90 SB_DRIVE plane 10,9
48  // 87 x0y90 SB_BIG plane 10
12  // 88 x0y90 SB_BIG plane 10
48  // 89 x0y90 SB_BIG plane 11
12  // 90 x0y90 SB_BIG plane 11
00  // 91 x0y90 SB_DRIVE plane 12,11
48  // 92 x0y90 SB_BIG plane 12
12  // 93 x0y90 SB_BIG plane 12
A8  // 94 x-1y89 SB_SML plane 1
82  // 95 x-1y89 SB_SML plane 2,1
2A  // 96 x-1y89 SB_SML plane 2
A8  // 97 x-1y89 SB_SML plane 3
82  // 98 x-1y89 SB_SML plane 4,3
2A  // 99 x-1y89 SB_SML plane 4
A8  // 100 x-1y89 SB_SML plane 5
82  // 101 x-1y89 SB_SML plane 6,5
2A  // 102 x-1y89 SB_SML plane 6
A8  // 103 x-1y89 SB_SML plane 7
82  // 104 x-1y89 SB_SML plane 8,7
2A  // 105 x-1y89 SB_SML plane 8
A8  // 106 x-1y89 SB_SML plane 9
82  // 107 x-1y89 SB_SML plane 10,9
2A  // 108 x-1y89 SB_SML plane 10
A8  // 109 x-1y89 SB_SML plane 11
82  // 110 x-1y89 SB_SML plane 12,11
2A  // 111 x-1y89 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y89
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7BAE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2D // y_sel: 89
16 // -- CRC low byte
CC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7BB6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y89
00  // 14 right_edge_EN1 at x163y89
00  // 15 right_edge_EN2 at x163y89
00  // 16 right_edge_EN0 at x163y90
00  // 17 right_edge_EN1 at x163y90
00  // 18 right_edge_EN2 at x163y90
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y89 SB_BIG plane 1
12  // 65 x161y89 SB_BIG plane 1
00  // 66 x161y89 SB_DRIVE plane 2,1
48  // 67 x161y89 SB_BIG plane 2
12  // 68 x161y89 SB_BIG plane 2
48  // 69 x161y89 SB_BIG plane 3
12  // 70 x161y89 SB_BIG plane 3
00  // 71 x161y89 SB_DRIVE plane 4,3
48  // 72 x161y89 SB_BIG plane 4
12  // 73 x161y89 SB_BIG plane 4
48  // 74 x161y89 SB_BIG plane 5
12  // 75 x161y89 SB_BIG plane 5
00  // 76 x161y89 SB_DRIVE plane 6,5
48  // 77 x161y89 SB_BIG plane 6
12  // 78 x161y89 SB_BIG plane 6
48  // 79 x161y89 SB_BIG plane 7
12  // 80 x161y89 SB_BIG plane 7
00  // 81 x161y89 SB_DRIVE plane 8,7
48  // 82 x161y89 SB_BIG plane 8
12  // 83 x161y89 SB_BIG plane 8
48  // 84 x161y89 SB_BIG plane 9
12  // 85 x161y89 SB_BIG plane 9
00  // 86 x161y89 SB_DRIVE plane 10,9
48  // 87 x161y89 SB_BIG plane 10
12  // 88 x161y89 SB_BIG plane 10
48  // 89 x161y89 SB_BIG plane 11
12  // 90 x161y89 SB_BIG plane 11
00  // 91 x161y89 SB_DRIVE plane 12,11
48  // 92 x161y89 SB_BIG plane 12
12  // 93 x161y89 SB_BIG plane 12
A8  // 94 x162y90 SB_SML plane 1
82  // 95 x162y90 SB_SML plane 2,1
2A  // 96 x162y90 SB_SML plane 2
A8  // 97 x162y90 SB_SML plane 3
82  // 98 x162y90 SB_SML plane 4,3
2A  // 99 x162y90 SB_SML plane 4
A8  // 100 x162y90 SB_SML plane 5
82  // 101 x162y90 SB_SML plane 6,5
2A  // 102 x162y90 SB_SML plane 6
A8  // 103 x162y90 SB_SML plane 7
82  // 104 x162y90 SB_SML plane 8,7
2A  // 105 x162y90 SB_SML plane 8
A8  // 106 x162y90 SB_SML plane 9
82  // 107 x162y90 SB_SML plane 10,9
2A  // 108 x162y90 SB_SML plane 10
A8  // 109 x162y90 SB_SML plane 11
82  // 110 x162y90 SB_SML plane 12,11
2A  // 111 x162y90 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7C2C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2E // y_sel: 91
A2 // -- CRC low byte
34 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7C34
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y91
00  // 14 left_edge_EN1 at x-2y91
00  // 15 left_edge_EN2 at x-2y91
00  // 16 left_edge_EN0 at x-2y92
00  // 17 left_edge_EN1 at x-2y92
00  // 18 left_edge_EN2 at x-2y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y91 SB_BIG plane 1
12  // 65 x-1y91 SB_BIG plane 1
00  // 66 x-1y91 SB_DRIVE plane 2,1
48  // 67 x-1y91 SB_BIG plane 2
12  // 68 x-1y91 SB_BIG plane 2
48  // 69 x-1y91 SB_BIG plane 3
12  // 70 x-1y91 SB_BIG plane 3
00  // 71 x-1y91 SB_DRIVE plane 4,3
48  // 72 x-1y91 SB_BIG plane 4
12  // 73 x-1y91 SB_BIG plane 4
48  // 74 x-1y91 SB_BIG plane 5
12  // 75 x-1y91 SB_BIG plane 5
00  // 76 x-1y91 SB_DRIVE plane 6,5
48  // 77 x-1y91 SB_BIG plane 6
12  // 78 x-1y91 SB_BIG plane 6
48  // 79 x-1y91 SB_BIG plane 7
12  // 80 x-1y91 SB_BIG plane 7
00  // 81 x-1y91 SB_DRIVE plane 8,7
48  // 82 x-1y91 SB_BIG plane 8
12  // 83 x-1y91 SB_BIG plane 8
48  // 84 x-1y91 SB_BIG plane 9
12  // 85 x-1y91 SB_BIG plane 9
00  // 86 x-1y91 SB_DRIVE plane 10,9
48  // 87 x-1y91 SB_BIG plane 10
12  // 88 x-1y91 SB_BIG plane 10
48  // 89 x-1y91 SB_BIG plane 11
12  // 90 x-1y91 SB_BIG plane 11
00  // 91 x-1y91 SB_DRIVE plane 12,11
48  // 92 x-1y91 SB_BIG plane 12
12  // 93 x-1y91 SB_BIG plane 12
A8  // 94 x0y92 SB_SML plane 1
82  // 95 x0y92 SB_SML plane 2,1
2A  // 96 x0y92 SB_SML plane 2
A8  // 97 x0y92 SB_SML plane 3
82  // 98 x0y92 SB_SML plane 4,3
2A  // 99 x0y92 SB_SML plane 4
A8  // 100 x0y92 SB_SML plane 5
82  // 101 x0y92 SB_SML plane 6,5
2A  // 102 x0y92 SB_SML plane 6
A8  // 103 x0y92 SB_SML plane 7
82  // 104 x0y92 SB_SML plane 8,7
2A  // 105 x0y92 SB_SML plane 8
A8  // 106 x0y92 SB_SML plane 9
82  // 107 x0y92 SB_SML plane 10,9
2A  // 108 x0y92 SB_SML plane 10
A8  // 109 x0y92 SB_SML plane 11
82  // 110 x0y92 SB_SML plane 12,11
2A  // 111 x0y92 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y91
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7CAA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2E // y_sel: 91
8D // -- CRC low byte
FE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7CB2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y91
00  // 14 right_edge_EN1 at x163y91
00  // 15 right_edge_EN2 at x163y91
00  // 16 right_edge_EN0 at x163y92
00  // 17 right_edge_EN1 at x163y92
00  // 18 right_edge_EN2 at x163y92
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y92 SB_BIG plane 1
12  // 65 x162y92 SB_BIG plane 1
00  // 66 x162y92 SB_DRIVE plane 2,1
48  // 67 x162y92 SB_BIG plane 2
12  // 68 x162y92 SB_BIG plane 2
48  // 69 x162y92 SB_BIG plane 3
12  // 70 x162y92 SB_BIG plane 3
00  // 71 x162y92 SB_DRIVE plane 4,3
48  // 72 x162y92 SB_BIG plane 4
12  // 73 x162y92 SB_BIG plane 4
48  // 74 x162y92 SB_BIG plane 5
12  // 75 x162y92 SB_BIG plane 5
00  // 76 x162y92 SB_DRIVE plane 6,5
48  // 77 x162y92 SB_BIG plane 6
12  // 78 x162y92 SB_BIG plane 6
48  // 79 x162y92 SB_BIG plane 7
12  // 80 x162y92 SB_BIG plane 7
00  // 81 x162y92 SB_DRIVE plane 8,7
48  // 82 x162y92 SB_BIG plane 8
12  // 83 x162y92 SB_BIG plane 8
48  // 84 x162y92 SB_BIG plane 9
12  // 85 x162y92 SB_BIG plane 9
00  // 86 x162y92 SB_DRIVE plane 10,9
48  // 87 x162y92 SB_BIG plane 10
12  // 88 x162y92 SB_BIG plane 10
48  // 89 x162y92 SB_BIG plane 11
12  // 90 x162y92 SB_BIG plane 11
00  // 91 x162y92 SB_DRIVE plane 12,11
48  // 92 x162y92 SB_BIG plane 12
12  // 93 x162y92 SB_BIG plane 12
A8  // 94 x161y91 SB_SML plane 1
82  // 95 x161y91 SB_SML plane 2,1
2A  // 96 x161y91 SB_SML plane 2
A8  // 97 x161y91 SB_SML plane 3
82  // 98 x161y91 SB_SML plane 4,3
2A  // 99 x161y91 SB_SML plane 4
A8  // 100 x161y91 SB_SML plane 5
82  // 101 x161y91 SB_SML plane 6,5
2A  // 102 x161y91 SB_SML plane 6
A8  // 103 x161y91 SB_SML plane 7
82  // 104 x161y91 SB_SML plane 8,7
2A  // 105 x161y91 SB_SML plane 8
A8  // 106 x161y91 SB_SML plane 9
82  // 107 x161y91 SB_SML plane 10,9
2A  // 108 x161y91 SB_SML plane 10
A8  // 109 x161y91 SB_SML plane 11
82  // 110 x161y91 SB_SML plane 12,11
2A  // 111 x161y91 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7D28     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
2F // y_sel: 93
2B // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7D30
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y93
00  // 14 left_edge_EN1 at x-2y93
00  // 15 left_edge_EN2 at x-2y93
00  // 16 left_edge_EN0 at x-2y94
00  // 17 left_edge_EN1 at x-2y94
00  // 18 left_edge_EN2 at x-2y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y94 SB_BIG plane 1
12  // 65 x0y94 SB_BIG plane 1
00  // 66 x0y94 SB_DRIVE plane 2,1
48  // 67 x0y94 SB_BIG plane 2
12  // 68 x0y94 SB_BIG plane 2
48  // 69 x0y94 SB_BIG plane 3
12  // 70 x0y94 SB_BIG plane 3
00  // 71 x0y94 SB_DRIVE plane 4,3
48  // 72 x0y94 SB_BIG plane 4
12  // 73 x0y94 SB_BIG plane 4
48  // 74 x0y94 SB_BIG plane 5
12  // 75 x0y94 SB_BIG plane 5
00  // 76 x0y94 SB_DRIVE plane 6,5
48  // 77 x0y94 SB_BIG plane 6
12  // 78 x0y94 SB_BIG plane 6
48  // 79 x0y94 SB_BIG plane 7
12  // 80 x0y94 SB_BIG plane 7
00  // 81 x0y94 SB_DRIVE plane 8,7
48  // 82 x0y94 SB_BIG plane 8
12  // 83 x0y94 SB_BIG plane 8
48  // 84 x0y94 SB_BIG plane 9
12  // 85 x0y94 SB_BIG plane 9
00  // 86 x0y94 SB_DRIVE plane 10,9
48  // 87 x0y94 SB_BIG plane 10
12  // 88 x0y94 SB_BIG plane 10
48  // 89 x0y94 SB_BIG plane 11
12  // 90 x0y94 SB_BIG plane 11
00  // 91 x0y94 SB_DRIVE plane 12,11
48  // 92 x0y94 SB_BIG plane 12
12  // 93 x0y94 SB_BIG plane 12
A8  // 94 x-1y93 SB_SML plane 1
82  // 95 x-1y93 SB_SML plane 2,1
2A  // 96 x-1y93 SB_SML plane 2
A8  // 97 x-1y93 SB_SML plane 3
82  // 98 x-1y93 SB_SML plane 4,3
2A  // 99 x-1y93 SB_SML plane 4
A8  // 100 x-1y93 SB_SML plane 5
82  // 101 x-1y93 SB_SML plane 6,5
2A  // 102 x-1y93 SB_SML plane 6
A8  // 103 x-1y93 SB_SML plane 7
82  // 104 x-1y93 SB_SML plane 8,7
2A  // 105 x-1y93 SB_SML plane 8
A8  // 106 x-1y93 SB_SML plane 9
82  // 107 x-1y93 SB_SML plane 10,9
2A  // 108 x-1y93 SB_SML plane 10
A8  // 109 x-1y93 SB_SML plane 11
82  // 110 x-1y93 SB_SML plane 12,11
2A  // 111 x-1y93 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y93
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7DA6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
2F // y_sel: 93
04 // -- CRC low byte
EF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7DAE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y93
00  // 14 right_edge_EN1 at x163y93
00  // 15 right_edge_EN2 at x163y93
00  // 16 right_edge_EN0 at x163y94
00  // 17 right_edge_EN1 at x163y94
00  // 18 right_edge_EN2 at x163y94
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y93 SB_BIG plane 1
12  // 65 x161y93 SB_BIG plane 1
00  // 66 x161y93 SB_DRIVE plane 2,1
48  // 67 x161y93 SB_BIG plane 2
12  // 68 x161y93 SB_BIG plane 2
48  // 69 x161y93 SB_BIG plane 3
12  // 70 x161y93 SB_BIG plane 3
00  // 71 x161y93 SB_DRIVE plane 4,3
48  // 72 x161y93 SB_BIG plane 4
12  // 73 x161y93 SB_BIG plane 4
48  // 74 x161y93 SB_BIG plane 5
12  // 75 x161y93 SB_BIG plane 5
00  // 76 x161y93 SB_DRIVE plane 6,5
48  // 77 x161y93 SB_BIG plane 6
12  // 78 x161y93 SB_BIG plane 6
48  // 79 x161y93 SB_BIG plane 7
12  // 80 x161y93 SB_BIG plane 7
00  // 81 x161y93 SB_DRIVE plane 8,7
48  // 82 x161y93 SB_BIG plane 8
12  // 83 x161y93 SB_BIG plane 8
48  // 84 x161y93 SB_BIG plane 9
12  // 85 x161y93 SB_BIG plane 9
00  // 86 x161y93 SB_DRIVE plane 10,9
48  // 87 x161y93 SB_BIG plane 10
12  // 88 x161y93 SB_BIG plane 10
48  // 89 x161y93 SB_BIG plane 11
12  // 90 x161y93 SB_BIG plane 11
00  // 91 x161y93 SB_DRIVE plane 12,11
48  // 92 x161y93 SB_BIG plane 12
12  // 93 x161y93 SB_BIG plane 12
A8  // 94 x162y94 SB_SML plane 1
82  // 95 x162y94 SB_SML plane 2,1
2A  // 96 x162y94 SB_SML plane 2
A8  // 97 x162y94 SB_SML plane 3
82  // 98 x162y94 SB_SML plane 4,3
2A  // 99 x162y94 SB_SML plane 4
A8  // 100 x162y94 SB_SML plane 5
82  // 101 x162y94 SB_SML plane 6,5
2A  // 102 x162y94 SB_SML plane 6
A8  // 103 x162y94 SB_SML plane 7
82  // 104 x162y94 SB_SML plane 8,7
2A  // 105 x162y94 SB_SML plane 8
A8  // 106 x162y94 SB_SML plane 9
82  // 107 x162y94 SB_SML plane 10,9
2A  // 108 x162y94 SB_SML plane 10
A8  // 109 x162y94 SB_SML plane 11
82  // 110 x162y94 SB_SML plane 12,11
2A  // 111 x162y94 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7E24     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
30 // y_sel: 95
5D // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7E2C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y95
00  // 14 left_edge_EN1 at x-2y95
00  // 15 left_edge_EN2 at x-2y95
00  // 16 left_edge_EN0 at x-2y96
00  // 17 left_edge_EN1 at x-2y96
00  // 18 left_edge_EN2 at x-2y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y95 SB_BIG plane 1
12  // 65 x-1y95 SB_BIG plane 1
00  // 66 x-1y95 SB_DRIVE plane 2,1
48  // 67 x-1y95 SB_BIG plane 2
12  // 68 x-1y95 SB_BIG plane 2
48  // 69 x-1y95 SB_BIG plane 3
12  // 70 x-1y95 SB_BIG plane 3
00  // 71 x-1y95 SB_DRIVE plane 4,3
48  // 72 x-1y95 SB_BIG plane 4
12  // 73 x-1y95 SB_BIG plane 4
48  // 74 x-1y95 SB_BIG plane 5
12  // 75 x-1y95 SB_BIG plane 5
00  // 76 x-1y95 SB_DRIVE plane 6,5
48  // 77 x-1y95 SB_BIG plane 6
12  // 78 x-1y95 SB_BIG plane 6
48  // 79 x-1y95 SB_BIG plane 7
12  // 80 x-1y95 SB_BIG plane 7
00  // 81 x-1y95 SB_DRIVE plane 8,7
48  // 82 x-1y95 SB_BIG plane 8
12  // 83 x-1y95 SB_BIG plane 8
48  // 84 x-1y95 SB_BIG plane 9
12  // 85 x-1y95 SB_BIG plane 9
00  // 86 x-1y95 SB_DRIVE plane 10,9
48  // 87 x-1y95 SB_BIG plane 10
12  // 88 x-1y95 SB_BIG plane 10
48  // 89 x-1y95 SB_BIG plane 11
12  // 90 x-1y95 SB_BIG plane 11
00  // 91 x-1y95 SB_DRIVE plane 12,11
48  // 92 x-1y95 SB_BIG plane 12
12  // 93 x-1y95 SB_BIG plane 12
A8  // 94 x0y96 SB_SML plane 1
82  // 95 x0y96 SB_SML plane 2,1
2A  // 96 x0y96 SB_SML plane 2
A8  // 97 x0y96 SB_SML plane 3
82  // 98 x0y96 SB_SML plane 4,3
2A  // 99 x0y96 SB_SML plane 4
A8  // 100 x0y96 SB_SML plane 5
82  // 101 x0y96 SB_SML plane 6,5
2A  // 102 x0y96 SB_SML plane 6
A8  // 103 x0y96 SB_SML plane 7
82  // 104 x0y96 SB_SML plane 8,7
2A  // 105 x0y96 SB_SML plane 8
A8  // 106 x0y96 SB_SML plane 9
82  // 107 x0y96 SB_SML plane 10,9
2A  // 108 x0y96 SB_SML plane 10
A8  // 109 x0y96 SB_SML plane 11
82  // 110 x0y96 SB_SML plane 12,11
2A  // 111 x0y96 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y95
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7EA2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
30 // y_sel: 95
72 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7EAA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y95
00  // 14 right_edge_EN1 at x163y95
00  // 15 right_edge_EN2 at x163y95
00  // 16 right_edge_EN0 at x163y96
00  // 17 right_edge_EN1 at x163y96
00  // 18 right_edge_EN2 at x163y96
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y96 SB_BIG plane 1
12  // 65 x162y96 SB_BIG plane 1
00  // 66 x162y96 SB_DRIVE plane 2,1
48  // 67 x162y96 SB_BIG plane 2
12  // 68 x162y96 SB_BIG plane 2
48  // 69 x162y96 SB_BIG plane 3
12  // 70 x162y96 SB_BIG plane 3
00  // 71 x162y96 SB_DRIVE plane 4,3
48  // 72 x162y96 SB_BIG plane 4
12  // 73 x162y96 SB_BIG plane 4
48  // 74 x162y96 SB_BIG plane 5
12  // 75 x162y96 SB_BIG plane 5
00  // 76 x162y96 SB_DRIVE plane 6,5
48  // 77 x162y96 SB_BIG plane 6
12  // 78 x162y96 SB_BIG plane 6
48  // 79 x162y96 SB_BIG plane 7
12  // 80 x162y96 SB_BIG plane 7
00  // 81 x162y96 SB_DRIVE plane 8,7
48  // 82 x162y96 SB_BIG plane 8
12  // 83 x162y96 SB_BIG plane 8
48  // 84 x162y96 SB_BIG plane 9
12  // 85 x162y96 SB_BIG plane 9
00  // 86 x162y96 SB_DRIVE plane 10,9
48  // 87 x162y96 SB_BIG plane 10
12  // 88 x162y96 SB_BIG plane 10
48  // 89 x162y96 SB_BIG plane 11
12  // 90 x162y96 SB_BIG plane 11
00  // 91 x162y96 SB_DRIVE plane 12,11
48  // 92 x162y96 SB_BIG plane 12
12  // 93 x162y96 SB_BIG plane 12
A8  // 94 x161y95 SB_SML plane 1
82  // 95 x161y95 SB_SML plane 2,1
2A  // 96 x161y95 SB_SML plane 2
A8  // 97 x161y95 SB_SML plane 3
82  // 98 x161y95 SB_SML plane 4,3
2A  // 99 x161y95 SB_SML plane 4
A8  // 100 x161y95 SB_SML plane 5
82  // 101 x161y95 SB_SML plane 6,5
2A  // 102 x161y95 SB_SML plane 6
A8  // 103 x161y95 SB_SML plane 7
82  // 104 x161y95 SB_SML plane 8,7
2A  // 105 x161y95 SB_SML plane 8
A8  // 106 x161y95 SB_SML plane 9
82  // 107 x161y95 SB_SML plane 10,9
2A  // 108 x161y95 SB_SML plane 10
A8  // 109 x161y95 SB_SML plane 11
82  // 110 x161y95 SB_SML plane 12,11
2A  // 111 x161y95 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F20     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
31 // y_sel: 97
D4 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7F28
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y97
00  // 14 left_edge_EN1 at x-2y97
00  // 15 left_edge_EN2 at x-2y97
00  // 16 left_edge_EN0 at x-2y98
00  // 17 left_edge_EN1 at x-2y98
00  // 18 left_edge_EN2 at x-2y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y98 SB_BIG plane 1
12  // 65 x0y98 SB_BIG plane 1
00  // 66 x0y98 SB_DRIVE plane 2,1
48  // 67 x0y98 SB_BIG plane 2
12  // 68 x0y98 SB_BIG plane 2
48  // 69 x0y98 SB_BIG plane 3
12  // 70 x0y98 SB_BIG plane 3
00  // 71 x0y98 SB_DRIVE plane 4,3
48  // 72 x0y98 SB_BIG plane 4
12  // 73 x0y98 SB_BIG plane 4
48  // 74 x0y98 SB_BIG plane 5
12  // 75 x0y98 SB_BIG plane 5
00  // 76 x0y98 SB_DRIVE plane 6,5
48  // 77 x0y98 SB_BIG plane 6
12  // 78 x0y98 SB_BIG plane 6
48  // 79 x0y98 SB_BIG plane 7
12  // 80 x0y98 SB_BIG plane 7
00  // 81 x0y98 SB_DRIVE plane 8,7
48  // 82 x0y98 SB_BIG plane 8
12  // 83 x0y98 SB_BIG plane 8
48  // 84 x0y98 SB_BIG plane 9
12  // 85 x0y98 SB_BIG plane 9
00  // 86 x0y98 SB_DRIVE plane 10,9
48  // 87 x0y98 SB_BIG plane 10
12  // 88 x0y98 SB_BIG plane 10
48  // 89 x0y98 SB_BIG plane 11
12  // 90 x0y98 SB_BIG plane 11
00  // 91 x0y98 SB_DRIVE plane 12,11
48  // 92 x0y98 SB_BIG plane 12
12  // 93 x0y98 SB_BIG plane 12
A8  // 94 x-1y97 SB_SML plane 1
82  // 95 x-1y97 SB_SML plane 2,1
2A  // 96 x-1y97 SB_SML plane 2
A8  // 97 x-1y97 SB_SML plane 3
82  // 98 x-1y97 SB_SML plane 4,3
2A  // 99 x-1y97 SB_SML plane 4
A8  // 100 x-1y97 SB_SML plane 5
82  // 101 x-1y97 SB_SML plane 6,5
2A  // 102 x-1y97 SB_SML plane 6
A8  // 103 x-1y97 SB_SML plane 7
82  // 104 x-1y97 SB_SML plane 8,7
2A  // 105 x-1y97 SB_SML plane 8
A8  // 106 x-1y97 SB_SML plane 9
82  // 107 x-1y97 SB_SML plane 10,9
2A  // 108 x-1y97 SB_SML plane 10
A8  // 109 x-1y97 SB_SML plane 11
82  // 110 x-1y97 SB_SML plane 12,11
2A  // 111 x-1y97 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y97
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 7F9E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
31 // y_sel: 97
FB // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 7FA6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y97
00  // 14 right_edge_EN1 at x163y97
00  // 15 right_edge_EN2 at x163y97
00  // 16 right_edge_EN0 at x163y98
00  // 17 right_edge_EN1 at x163y98
00  // 18 right_edge_EN2 at x163y98
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y97 SB_BIG plane 1
12  // 65 x161y97 SB_BIG plane 1
00  // 66 x161y97 SB_DRIVE plane 2,1
48  // 67 x161y97 SB_BIG plane 2
12  // 68 x161y97 SB_BIG plane 2
48  // 69 x161y97 SB_BIG plane 3
12  // 70 x161y97 SB_BIG plane 3
00  // 71 x161y97 SB_DRIVE plane 4,3
48  // 72 x161y97 SB_BIG plane 4
12  // 73 x161y97 SB_BIG plane 4
48  // 74 x161y97 SB_BIG plane 5
12  // 75 x161y97 SB_BIG plane 5
00  // 76 x161y97 SB_DRIVE plane 6,5
48  // 77 x161y97 SB_BIG plane 6
12  // 78 x161y97 SB_BIG plane 6
48  // 79 x161y97 SB_BIG plane 7
12  // 80 x161y97 SB_BIG plane 7
00  // 81 x161y97 SB_DRIVE plane 8,7
48  // 82 x161y97 SB_BIG plane 8
12  // 83 x161y97 SB_BIG plane 8
48  // 84 x161y97 SB_BIG plane 9
12  // 85 x161y97 SB_BIG plane 9
00  // 86 x161y97 SB_DRIVE plane 10,9
48  // 87 x161y97 SB_BIG plane 10
12  // 88 x161y97 SB_BIG plane 10
48  // 89 x161y97 SB_BIG plane 11
12  // 90 x161y97 SB_BIG plane 11
00  // 91 x161y97 SB_DRIVE plane 12,11
48  // 92 x161y97 SB_BIG plane 12
12  // 93 x161y97 SB_BIG plane 12
A8  // 94 x162y98 SB_SML plane 1
82  // 95 x162y98 SB_SML plane 2,1
2A  // 96 x162y98 SB_SML plane 2
A8  // 97 x162y98 SB_SML plane 3
82  // 98 x162y98 SB_SML plane 4,3
2A  // 99 x162y98 SB_SML plane 4
A8  // 100 x162y98 SB_SML plane 5
82  // 101 x162y98 SB_SML plane 6,5
2A  // 102 x162y98 SB_SML plane 6
A8  // 103 x162y98 SB_SML plane 7
82  // 104 x162y98 SB_SML plane 8,7
2A  // 105 x162y98 SB_SML plane 8
A8  // 106 x162y98 SB_SML plane 9
82  // 107 x162y98 SB_SML plane 10,9
2A  // 108 x162y98 SB_SML plane 10
A8  // 109 x162y98 SB_SML plane 11
82  // 110 x162y98 SB_SML plane 12,11
2A  // 111 x162y98 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 801C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
32 // y_sel: 99
4F // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8024
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y99
00  // 14 left_edge_EN1 at x-2y99
00  // 15 left_edge_EN2 at x-2y99
00  // 16 left_edge_EN0 at x-2y100
00  // 17 left_edge_EN1 at x-2y100
00  // 18 left_edge_EN2 at x-2y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y99 SB_BIG plane 1
12  // 65 x-1y99 SB_BIG plane 1
00  // 66 x-1y99 SB_DRIVE plane 2,1
48  // 67 x-1y99 SB_BIG plane 2
12  // 68 x-1y99 SB_BIG plane 2
48  // 69 x-1y99 SB_BIG plane 3
12  // 70 x-1y99 SB_BIG plane 3
00  // 71 x-1y99 SB_DRIVE plane 4,3
48  // 72 x-1y99 SB_BIG plane 4
12  // 73 x-1y99 SB_BIG plane 4
48  // 74 x-1y99 SB_BIG plane 5
12  // 75 x-1y99 SB_BIG plane 5
00  // 76 x-1y99 SB_DRIVE plane 6,5
48  // 77 x-1y99 SB_BIG plane 6
12  // 78 x-1y99 SB_BIG plane 6
48  // 79 x-1y99 SB_BIG plane 7
12  // 80 x-1y99 SB_BIG plane 7
00  // 81 x-1y99 SB_DRIVE plane 8,7
48  // 82 x-1y99 SB_BIG plane 8
12  // 83 x-1y99 SB_BIG plane 8
48  // 84 x-1y99 SB_BIG plane 9
12  // 85 x-1y99 SB_BIG plane 9
00  // 86 x-1y99 SB_DRIVE plane 10,9
48  // 87 x-1y99 SB_BIG plane 10
12  // 88 x-1y99 SB_BIG plane 10
48  // 89 x-1y99 SB_BIG plane 11
12  // 90 x-1y99 SB_BIG plane 11
00  // 91 x-1y99 SB_DRIVE plane 12,11
48  // 92 x-1y99 SB_BIG plane 12
12  // 93 x-1y99 SB_BIG plane 12
A8  // 94 x0y100 SB_SML plane 1
82  // 95 x0y100 SB_SML plane 2,1
2A  // 96 x0y100 SB_SML plane 2
A8  // 97 x0y100 SB_SML plane 3
82  // 98 x0y100 SB_SML plane 4,3
2A  // 99 x0y100 SB_SML plane 4
A8  // 100 x0y100 SB_SML plane 5
82  // 101 x0y100 SB_SML plane 6,5
2A  // 102 x0y100 SB_SML plane 6
A8  // 103 x0y100 SB_SML plane 7
82  // 104 x0y100 SB_SML plane 8,7
2A  // 105 x0y100 SB_SML plane 8
A8  // 106 x0y100 SB_SML plane 9
82  // 107 x0y100 SB_SML plane 10,9
2A  // 108 x0y100 SB_SML plane 10
A8  // 109 x0y100 SB_SML plane 11
82  // 110 x0y100 SB_SML plane 12,11
2A  // 111 x0y100 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y99
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 809A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
32 // y_sel: 99
60 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 80A2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y99
00  // 14 right_edge_EN1 at x163y99
00  // 15 right_edge_EN2 at x163y99
00  // 16 right_edge_EN0 at x163y100
00  // 17 right_edge_EN1 at x163y100
00  // 18 right_edge_EN2 at x163y100
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y100 SB_BIG plane 1
12  // 65 x162y100 SB_BIG plane 1
00  // 66 x162y100 SB_DRIVE plane 2,1
48  // 67 x162y100 SB_BIG plane 2
12  // 68 x162y100 SB_BIG plane 2
48  // 69 x162y100 SB_BIG plane 3
12  // 70 x162y100 SB_BIG plane 3
00  // 71 x162y100 SB_DRIVE plane 4,3
48  // 72 x162y100 SB_BIG plane 4
12  // 73 x162y100 SB_BIG plane 4
48  // 74 x162y100 SB_BIG plane 5
12  // 75 x162y100 SB_BIG plane 5
00  // 76 x162y100 SB_DRIVE plane 6,5
48  // 77 x162y100 SB_BIG plane 6
12  // 78 x162y100 SB_BIG plane 6
48  // 79 x162y100 SB_BIG plane 7
12  // 80 x162y100 SB_BIG plane 7
00  // 81 x162y100 SB_DRIVE plane 8,7
48  // 82 x162y100 SB_BIG plane 8
12  // 83 x162y100 SB_BIG plane 8
48  // 84 x162y100 SB_BIG plane 9
12  // 85 x162y100 SB_BIG plane 9
00  // 86 x162y100 SB_DRIVE plane 10,9
48  // 87 x162y100 SB_BIG plane 10
12  // 88 x162y100 SB_BIG plane 10
48  // 89 x162y100 SB_BIG plane 11
12  // 90 x162y100 SB_BIG plane 11
00  // 91 x162y100 SB_DRIVE plane 12,11
48  // 92 x162y100 SB_BIG plane 12
12  // 93 x162y100 SB_BIG plane 12
A8  // 94 x161y99 SB_SML plane 1
82  // 95 x161y99 SB_SML plane 2,1
2A  // 96 x161y99 SB_SML plane 2
A8  // 97 x161y99 SB_SML plane 3
82  // 98 x161y99 SB_SML plane 4,3
2A  // 99 x161y99 SB_SML plane 4
A8  // 100 x161y99 SB_SML plane 5
82  // 101 x161y99 SB_SML plane 6,5
2A  // 102 x161y99 SB_SML plane 6
A8  // 103 x161y99 SB_SML plane 7
82  // 104 x161y99 SB_SML plane 8,7
2A  // 105 x161y99 SB_SML plane 8
A8  // 106 x161y99 SB_SML plane 9
82  // 107 x161y99 SB_SML plane 10,9
2A  // 108 x161y99 SB_SML plane 10
A8  // 109 x161y99 SB_SML plane 11
82  // 110 x161y99 SB_SML plane 12,11
2A  // 111 x161y99 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8118     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
33 // y_sel: 101
C6 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8120
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
90  //  0 GPIO_W2_A[8]  _a312  IBF  at x0y101
00  //  1 GPIO_W2_A[8]
00  //  2 GPIO_W2_A[8]
00  //  3 GPIO_W2_A[8]
00  //  4 GPIO_W2_A[8]
00  //  5 GPIO_W2_A[8]
01  //  6 GPIO_W2_A[8]
00  //  7 GPIO_W2_A[8]
00  //  8 no LVDS used
00  //  9 edge_io_EN0 at x-2y101
00  // 10 edge_io_EN1 at x-2y101
00  // 11 edge_io_EN0 at x-2y102
00  // 12 edge_io_EN1 at x-2y102
00  // 13 left_edge_EN0 at x-2y101
00  // 14 left_edge_EN1 at x-2y101
00  // 15 left_edge_EN2 at x-2y101
00  // 16 left_edge_EN0 at x-2y102
00  // 17 left_edge_EN1 at x-2y102
00  // 18 left_edge_EN2 at x-2y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y102 SB_BIG plane 1
12  // 65 x0y102 SB_BIG plane 1
00  // 66 x0y102 SB_DRIVE plane 2,1
48  // 67 x0y102 SB_BIG plane 2
12  // 68 x0y102 SB_BIG plane 2
48  // 69 x0y102 SB_BIG plane 3
12  // 70 x0y102 SB_BIG plane 3
00  // 71 x0y102 SB_DRIVE plane 4,3
48  // 72 x0y102 SB_BIG plane 4
12  // 73 x0y102 SB_BIG plane 4
48  // 74 x0y102 SB_BIG plane 5
12  // 75 x0y102 SB_BIG plane 5
00  // 76 x0y102 SB_DRIVE plane 6,5
48  // 77 x0y102 SB_BIG plane 6
12  // 78 x0y102 SB_BIG plane 6
48  // 79 x0y102 SB_BIG plane 7
12  // 80 x0y102 SB_BIG plane 7
00  // 81 x0y102 SB_DRIVE plane 8,7
48  // 82 x0y102 SB_BIG plane 8
12  // 83 x0y102 SB_BIG plane 8
48  // 84 x0y102 SB_BIG plane 9
12  // 85 x0y102 SB_BIG plane 9
00  // 86 x0y102 SB_DRIVE plane 10,9
48  // 87 x0y102 SB_BIG plane 10
12  // 88 x0y102 SB_BIG plane 10
48  // 89 x0y102 SB_BIG plane 11
12  // 90 x0y102 SB_BIG plane 11
00  // 91 x0y102 SB_DRIVE plane 12,11
48  // 92 x0y102 SB_BIG plane 12
12  // 93 x0y102 SB_BIG plane 12
A8  // 94 x-1y101 SB_SML plane 1
82  // 95 x-1y101 SB_SML plane 2,1
2A  // 96 x-1y101 SB_SML plane 2
A8  // 97 x-1y101 SB_SML plane 3
82  // 98 x-1y101 SB_SML plane 4,3
2A  // 99 x-1y101 SB_SML plane 4
A8  // 100 x-1y101 SB_SML plane 5
82  // 101 x-1y101 SB_SML plane 6,5
2A  // 102 x-1y101 SB_SML plane 6
A8  // 103 x-1y101 SB_SML plane 7
82  // 104 x-1y101 SB_SML plane 8,7
2A  // 105 x-1y101 SB_SML plane 8
A8  // 106 x-1y101 SB_SML plane 9
82  // 107 x-1y101 SB_SML plane 10,9
2A  // 108 x-1y101 SB_SML plane 10
A8  // 109 x-1y101 SB_SML plane 11
82  // 110 x-1y101 SB_SML plane 12,11
2A  // 111 x-1y101 SB_SML plane 12
A7 // -- CRC low byte
E1 // -- CRC high byte


// Config Latches on x161y101
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8196     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
33 // y_sel: 101
E9 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 819E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y101
00  // 14 right_edge_EN1 at x163y101
00  // 15 right_edge_EN2 at x163y101
00  // 16 right_edge_EN0 at x163y102
00  // 17 right_edge_EN1 at x163y102
00  // 18 right_edge_EN2 at x163y102
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y101 SB_BIG plane 1
12  // 65 x161y101 SB_BIG plane 1
00  // 66 x161y101 SB_DRIVE plane 2,1
48  // 67 x161y101 SB_BIG plane 2
12  // 68 x161y101 SB_BIG plane 2
48  // 69 x161y101 SB_BIG plane 3
12  // 70 x161y101 SB_BIG plane 3
00  // 71 x161y101 SB_DRIVE plane 4,3
48  // 72 x161y101 SB_BIG plane 4
12  // 73 x161y101 SB_BIG plane 4
48  // 74 x161y101 SB_BIG plane 5
12  // 75 x161y101 SB_BIG plane 5
00  // 76 x161y101 SB_DRIVE plane 6,5
48  // 77 x161y101 SB_BIG plane 6
12  // 78 x161y101 SB_BIG plane 6
48  // 79 x161y101 SB_BIG plane 7
12  // 80 x161y101 SB_BIG plane 7
00  // 81 x161y101 SB_DRIVE plane 8,7
48  // 82 x161y101 SB_BIG plane 8
12  // 83 x161y101 SB_BIG plane 8
48  // 84 x161y101 SB_BIG plane 9
12  // 85 x161y101 SB_BIG plane 9
00  // 86 x161y101 SB_DRIVE plane 10,9
48  // 87 x161y101 SB_BIG plane 10
12  // 88 x161y101 SB_BIG plane 10
48  // 89 x161y101 SB_BIG plane 11
12  // 90 x161y101 SB_BIG plane 11
00  // 91 x161y101 SB_DRIVE plane 12,11
48  // 92 x161y101 SB_BIG plane 12
12  // 93 x161y101 SB_BIG plane 12
A8  // 94 x162y102 SB_SML plane 1
82  // 95 x162y102 SB_SML plane 2,1
2A  // 96 x162y102 SB_SML plane 2
A8  // 97 x162y102 SB_SML plane 3
82  // 98 x162y102 SB_SML plane 4,3
2A  // 99 x162y102 SB_SML plane 4
A8  // 100 x162y102 SB_SML plane 5
82  // 101 x162y102 SB_SML plane 6,5
2A  // 102 x162y102 SB_SML plane 6
A8  // 103 x162y102 SB_SML plane 7
82  // 104 x162y102 SB_SML plane 8,7
2A  // 105 x162y102 SB_SML plane 8
A8  // 106 x162y102 SB_SML plane 9
82  // 107 x162y102 SB_SML plane 10,9
2A  // 108 x162y102 SB_SML plane 10
A8  // 109 x162y102 SB_SML plane 11
82  // 110 x162y102 SB_SML plane 12,11
2A  // 111 x162y102 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8214     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
34 // y_sel: 103
79 // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 821C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y103
00  // 14 left_edge_EN1 at x-2y103
00  // 15 left_edge_EN2 at x-2y103
00  // 16 left_edge_EN0 at x-2y104
00  // 17 left_edge_EN1 at x-2y104
00  // 18 left_edge_EN2 at x-2y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y103 SB_BIG plane 1
12  // 65 x-1y103 SB_BIG plane 1
00  // 66 x-1y103 SB_DRIVE plane 2,1
48  // 67 x-1y103 SB_BIG plane 2
12  // 68 x-1y103 SB_BIG plane 2
48  // 69 x-1y103 SB_BIG plane 3
12  // 70 x-1y103 SB_BIG plane 3
00  // 71 x-1y103 SB_DRIVE plane 4,3
48  // 72 x-1y103 SB_BIG plane 4
12  // 73 x-1y103 SB_BIG plane 4
48  // 74 x-1y103 SB_BIG plane 5
12  // 75 x-1y103 SB_BIG plane 5
00  // 76 x-1y103 SB_DRIVE plane 6,5
48  // 77 x-1y103 SB_BIG plane 6
12  // 78 x-1y103 SB_BIG plane 6
48  // 79 x-1y103 SB_BIG plane 7
12  // 80 x-1y103 SB_BIG plane 7
00  // 81 x-1y103 SB_DRIVE plane 8,7
48  // 82 x-1y103 SB_BIG plane 8
12  // 83 x-1y103 SB_BIG plane 8
48  // 84 x-1y103 SB_BIG plane 9
12  // 85 x-1y103 SB_BIG plane 9
00  // 86 x-1y103 SB_DRIVE plane 10,9
48  // 87 x-1y103 SB_BIG plane 10
12  // 88 x-1y103 SB_BIG plane 10
48  // 89 x-1y103 SB_BIG plane 11
12  // 90 x-1y103 SB_BIG plane 11
00  // 91 x-1y103 SB_DRIVE plane 12,11
48  // 92 x-1y103 SB_BIG plane 12
12  // 93 x-1y103 SB_BIG plane 12
A8  // 94 x0y104 SB_SML plane 1
82  // 95 x0y104 SB_SML plane 2,1
2A  // 96 x0y104 SB_SML plane 2
A8  // 97 x0y104 SB_SML plane 3
82  // 98 x0y104 SB_SML plane 4,3
2A  // 99 x0y104 SB_SML plane 4
A8  // 100 x0y104 SB_SML plane 5
82  // 101 x0y104 SB_SML plane 6,5
2A  // 102 x0y104 SB_SML plane 6
A8  // 103 x0y104 SB_SML plane 7
82  // 104 x0y104 SB_SML plane 8,7
2A  // 105 x0y104 SB_SML plane 8
A8  // 106 x0y104 SB_SML plane 9
82  // 107 x0y104 SB_SML plane 10,9
2A  // 108 x0y104 SB_SML plane 10
A8  // 109 x0y104 SB_SML plane 11
82  // 110 x0y104 SB_SML plane 12,11
2A  // 111 x0y104 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y103
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8292     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
34 // y_sel: 103
56 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 829A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y103
00  // 14 right_edge_EN1 at x163y103
00  // 15 right_edge_EN2 at x163y103
00  // 16 right_edge_EN0 at x163y104
00  // 17 right_edge_EN1 at x163y104
00  // 18 right_edge_EN2 at x163y104
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y104 SB_BIG plane 1
12  // 65 x162y104 SB_BIG plane 1
00  // 66 x162y104 SB_DRIVE plane 2,1
48  // 67 x162y104 SB_BIG plane 2
12  // 68 x162y104 SB_BIG plane 2
48  // 69 x162y104 SB_BIG plane 3
12  // 70 x162y104 SB_BIG plane 3
00  // 71 x162y104 SB_DRIVE plane 4,3
48  // 72 x162y104 SB_BIG plane 4
12  // 73 x162y104 SB_BIG plane 4
48  // 74 x162y104 SB_BIG plane 5
12  // 75 x162y104 SB_BIG plane 5
00  // 76 x162y104 SB_DRIVE plane 6,5
48  // 77 x162y104 SB_BIG plane 6
12  // 78 x162y104 SB_BIG plane 6
48  // 79 x162y104 SB_BIG plane 7
12  // 80 x162y104 SB_BIG plane 7
00  // 81 x162y104 SB_DRIVE plane 8,7
48  // 82 x162y104 SB_BIG plane 8
12  // 83 x162y104 SB_BIG plane 8
48  // 84 x162y104 SB_BIG plane 9
12  // 85 x162y104 SB_BIG plane 9
00  // 86 x162y104 SB_DRIVE plane 10,9
48  // 87 x162y104 SB_BIG plane 10
12  // 88 x162y104 SB_BIG plane 10
48  // 89 x162y104 SB_BIG plane 11
12  // 90 x162y104 SB_BIG plane 11
00  // 91 x162y104 SB_DRIVE plane 12,11
48  // 92 x162y104 SB_BIG plane 12
12  // 93 x162y104 SB_BIG plane 12
A8  // 94 x161y103 SB_SML plane 1
82  // 95 x161y103 SB_SML plane 2,1
2A  // 96 x161y103 SB_SML plane 2
A8  // 97 x161y103 SB_SML plane 3
82  // 98 x161y103 SB_SML plane 4,3
2A  // 99 x161y103 SB_SML plane 4
A8  // 100 x161y103 SB_SML plane 5
82  // 101 x161y103 SB_SML plane 6,5
2A  // 102 x161y103 SB_SML plane 6
A8  // 103 x161y103 SB_SML plane 7
82  // 104 x161y103 SB_SML plane 8,7
2A  // 105 x161y103 SB_SML plane 8
A8  // 106 x161y103 SB_SML plane 9
82  // 107 x161y103 SB_SML plane 10,9
2A  // 108 x161y103 SB_SML plane 10
A8  // 109 x161y103 SB_SML plane 11
82  // 110 x161y103 SB_SML plane 12,11
2A  // 111 x161y103 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8310     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
35 // y_sel: 105
F0 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8318
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y105
00  // 14 left_edge_EN1 at x-2y105
00  // 15 left_edge_EN2 at x-2y105
00  // 16 left_edge_EN0 at x-2y106
00  // 17 left_edge_EN1 at x-2y106
00  // 18 left_edge_EN2 at x-2y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y106 SB_BIG plane 1
12  // 65 x0y106 SB_BIG plane 1
00  // 66 x0y106 SB_DRIVE plane 2,1
48  // 67 x0y106 SB_BIG plane 2
12  // 68 x0y106 SB_BIG plane 2
48  // 69 x0y106 SB_BIG plane 3
12  // 70 x0y106 SB_BIG plane 3
00  // 71 x0y106 SB_DRIVE plane 4,3
48  // 72 x0y106 SB_BIG plane 4
12  // 73 x0y106 SB_BIG plane 4
48  // 74 x0y106 SB_BIG plane 5
12  // 75 x0y106 SB_BIG plane 5
00  // 76 x0y106 SB_DRIVE plane 6,5
48  // 77 x0y106 SB_BIG plane 6
12  // 78 x0y106 SB_BIG plane 6
48  // 79 x0y106 SB_BIG plane 7
12  // 80 x0y106 SB_BIG plane 7
00  // 81 x0y106 SB_DRIVE plane 8,7
48  // 82 x0y106 SB_BIG plane 8
12  // 83 x0y106 SB_BIG plane 8
48  // 84 x0y106 SB_BIG plane 9
12  // 85 x0y106 SB_BIG plane 9
00  // 86 x0y106 SB_DRIVE plane 10,9
48  // 87 x0y106 SB_BIG plane 10
12  // 88 x0y106 SB_BIG plane 10
48  // 89 x0y106 SB_BIG plane 11
12  // 90 x0y106 SB_BIG plane 11
00  // 91 x0y106 SB_DRIVE plane 12,11
48  // 92 x0y106 SB_BIG plane 12
12  // 93 x0y106 SB_BIG plane 12
A8  // 94 x-1y105 SB_SML plane 1
82  // 95 x-1y105 SB_SML plane 2,1
2A  // 96 x-1y105 SB_SML plane 2
A8  // 97 x-1y105 SB_SML plane 3
82  // 98 x-1y105 SB_SML plane 4,3
2A  // 99 x-1y105 SB_SML plane 4
A8  // 100 x-1y105 SB_SML plane 5
82  // 101 x-1y105 SB_SML plane 6,5
2A  // 102 x-1y105 SB_SML plane 6
A8  // 103 x-1y105 SB_SML plane 7
82  // 104 x-1y105 SB_SML plane 8,7
2A  // 105 x-1y105 SB_SML plane 8
A8  // 106 x-1y105 SB_SML plane 9
82  // 107 x-1y105 SB_SML plane 10,9
2A  // 108 x-1y105 SB_SML plane 10
A8  // 109 x-1y105 SB_SML plane 11
82  // 110 x-1y105 SB_SML plane 12,11
2A  // 111 x-1y105 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y105
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 838E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
35 // y_sel: 105
DF // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8396
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y105
00  // 14 right_edge_EN1 at x163y105
00  // 15 right_edge_EN2 at x163y105
00  // 16 right_edge_EN0 at x163y106
00  // 17 right_edge_EN1 at x163y106
00  // 18 right_edge_EN2 at x163y106
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y105 SB_BIG plane 1
12  // 65 x161y105 SB_BIG plane 1
00  // 66 x161y105 SB_DRIVE plane 2,1
48  // 67 x161y105 SB_BIG plane 2
12  // 68 x161y105 SB_BIG plane 2
48  // 69 x161y105 SB_BIG plane 3
12  // 70 x161y105 SB_BIG plane 3
00  // 71 x161y105 SB_DRIVE plane 4,3
48  // 72 x161y105 SB_BIG plane 4
12  // 73 x161y105 SB_BIG plane 4
48  // 74 x161y105 SB_BIG plane 5
12  // 75 x161y105 SB_BIG plane 5
00  // 76 x161y105 SB_DRIVE plane 6,5
48  // 77 x161y105 SB_BIG plane 6
12  // 78 x161y105 SB_BIG plane 6
48  // 79 x161y105 SB_BIG plane 7
12  // 80 x161y105 SB_BIG plane 7
00  // 81 x161y105 SB_DRIVE plane 8,7
48  // 82 x161y105 SB_BIG plane 8
12  // 83 x161y105 SB_BIG plane 8
48  // 84 x161y105 SB_BIG plane 9
12  // 85 x161y105 SB_BIG plane 9
00  // 86 x161y105 SB_DRIVE plane 10,9
48  // 87 x161y105 SB_BIG plane 10
12  // 88 x161y105 SB_BIG plane 10
48  // 89 x161y105 SB_BIG plane 11
12  // 90 x161y105 SB_BIG plane 11
00  // 91 x161y105 SB_DRIVE plane 12,11
48  // 92 x161y105 SB_BIG plane 12
12  // 93 x161y105 SB_BIG plane 12
A8  // 94 x162y106 SB_SML plane 1
82  // 95 x162y106 SB_SML plane 2,1
2A  // 96 x162y106 SB_SML plane 2
A8  // 97 x162y106 SB_SML plane 3
82  // 98 x162y106 SB_SML plane 4,3
2A  // 99 x162y106 SB_SML plane 4
A8  // 100 x162y106 SB_SML plane 5
82  // 101 x162y106 SB_SML plane 6,5
2A  // 102 x162y106 SB_SML plane 6
A8  // 103 x162y106 SB_SML plane 7
82  // 104 x162y106 SB_SML plane 8,7
2A  // 105 x162y106 SB_SML plane 8
A8  // 106 x162y106 SB_SML plane 9
82  // 107 x162y106 SB_SML plane 10,9
2A  // 108 x162y106 SB_SML plane 10
A8  // 109 x162y106 SB_SML plane 11
82  // 110 x162y106 SB_SML plane 12,11
2A  // 111 x162y106 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 840C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
36 // y_sel: 107
6B // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8414
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y107
00  // 14 left_edge_EN1 at x-2y107
00  // 15 left_edge_EN2 at x-2y107
00  // 16 left_edge_EN0 at x-2y108
00  // 17 left_edge_EN1 at x-2y108
00  // 18 left_edge_EN2 at x-2y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y107 SB_BIG plane 1
12  // 65 x-1y107 SB_BIG plane 1
00  // 66 x-1y107 SB_DRIVE plane 2,1
48  // 67 x-1y107 SB_BIG plane 2
12  // 68 x-1y107 SB_BIG plane 2
48  // 69 x-1y107 SB_BIG plane 3
12  // 70 x-1y107 SB_BIG plane 3
00  // 71 x-1y107 SB_DRIVE plane 4,3
48  // 72 x-1y107 SB_BIG plane 4
12  // 73 x-1y107 SB_BIG plane 4
48  // 74 x-1y107 SB_BIG plane 5
12  // 75 x-1y107 SB_BIG plane 5
00  // 76 x-1y107 SB_DRIVE plane 6,5
48  // 77 x-1y107 SB_BIG plane 6
12  // 78 x-1y107 SB_BIG plane 6
48  // 79 x-1y107 SB_BIG plane 7
12  // 80 x-1y107 SB_BIG plane 7
00  // 81 x-1y107 SB_DRIVE plane 8,7
48  // 82 x-1y107 SB_BIG plane 8
12  // 83 x-1y107 SB_BIG plane 8
48  // 84 x-1y107 SB_BIG plane 9
12  // 85 x-1y107 SB_BIG plane 9
00  // 86 x-1y107 SB_DRIVE plane 10,9
48  // 87 x-1y107 SB_BIG plane 10
12  // 88 x-1y107 SB_BIG plane 10
48  // 89 x-1y107 SB_BIG plane 11
12  // 90 x-1y107 SB_BIG plane 11
00  // 91 x-1y107 SB_DRIVE plane 12,11
48  // 92 x-1y107 SB_BIG plane 12
12  // 93 x-1y107 SB_BIG plane 12
A8  // 94 x0y108 SB_SML plane 1
82  // 95 x0y108 SB_SML plane 2,1
2A  // 96 x0y108 SB_SML plane 2
A8  // 97 x0y108 SB_SML plane 3
82  // 98 x0y108 SB_SML plane 4,3
2A  // 99 x0y108 SB_SML plane 4
A8  // 100 x0y108 SB_SML plane 5
82  // 101 x0y108 SB_SML plane 6,5
2A  // 102 x0y108 SB_SML plane 6
A8  // 103 x0y108 SB_SML plane 7
82  // 104 x0y108 SB_SML plane 8,7
2A  // 105 x0y108 SB_SML plane 8
A8  // 106 x0y108 SB_SML plane 9
82  // 107 x0y108 SB_SML plane 10,9
2A  // 108 x0y108 SB_SML plane 10
A8  // 109 x0y108 SB_SML plane 11
82  // 110 x0y108 SB_SML plane 12,11
2A  // 111 x0y108 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y107
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 848A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
36 // y_sel: 107
44 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8492
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y107
00  // 14 right_edge_EN1 at x163y107
00  // 15 right_edge_EN2 at x163y107
00  // 16 right_edge_EN0 at x163y108
00  // 17 right_edge_EN1 at x163y108
00  // 18 right_edge_EN2 at x163y108
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y108 SB_BIG plane 1
12  // 65 x162y108 SB_BIG plane 1
00  // 66 x162y108 SB_DRIVE plane 2,1
48  // 67 x162y108 SB_BIG plane 2
12  // 68 x162y108 SB_BIG plane 2
48  // 69 x162y108 SB_BIG plane 3
12  // 70 x162y108 SB_BIG plane 3
00  // 71 x162y108 SB_DRIVE plane 4,3
48  // 72 x162y108 SB_BIG plane 4
12  // 73 x162y108 SB_BIG plane 4
48  // 74 x162y108 SB_BIG plane 5
12  // 75 x162y108 SB_BIG plane 5
00  // 76 x162y108 SB_DRIVE plane 6,5
48  // 77 x162y108 SB_BIG plane 6
12  // 78 x162y108 SB_BIG plane 6
48  // 79 x162y108 SB_BIG plane 7
12  // 80 x162y108 SB_BIG plane 7
00  // 81 x162y108 SB_DRIVE plane 8,7
48  // 82 x162y108 SB_BIG plane 8
12  // 83 x162y108 SB_BIG plane 8
48  // 84 x162y108 SB_BIG plane 9
12  // 85 x162y108 SB_BIG plane 9
00  // 86 x162y108 SB_DRIVE plane 10,9
48  // 87 x162y108 SB_BIG plane 10
12  // 88 x162y108 SB_BIG plane 10
48  // 89 x162y108 SB_BIG plane 11
12  // 90 x162y108 SB_BIG plane 11
00  // 91 x162y108 SB_DRIVE plane 12,11
48  // 92 x162y108 SB_BIG plane 12
12  // 93 x162y108 SB_BIG plane 12
A8  // 94 x161y107 SB_SML plane 1
82  // 95 x161y107 SB_SML plane 2,1
2A  // 96 x161y107 SB_SML plane 2
A8  // 97 x161y107 SB_SML plane 3
82  // 98 x161y107 SB_SML plane 4,3
2A  // 99 x161y107 SB_SML plane 4
A8  // 100 x161y107 SB_SML plane 5
82  // 101 x161y107 SB_SML plane 6,5
2A  // 102 x161y107 SB_SML plane 6
A8  // 103 x161y107 SB_SML plane 7
82  // 104 x161y107 SB_SML plane 8,7
2A  // 105 x161y107 SB_SML plane 8
A8  // 106 x161y107 SB_SML plane 9
82  // 107 x161y107 SB_SML plane 10,9
2A  // 108 x161y107 SB_SML plane 10
A8  // 109 x161y107 SB_SML plane 11
82  // 110 x161y107 SB_SML plane 12,11
2A  // 111 x161y107 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8508     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
37 // y_sel: 109
E2 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8510
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y109
00  // 14 left_edge_EN1 at x-2y109
00  // 15 left_edge_EN2 at x-2y109
00  // 16 left_edge_EN0 at x-2y110
00  // 17 left_edge_EN1 at x-2y110
00  // 18 left_edge_EN2 at x-2y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y110 SB_BIG plane 1
12  // 65 x0y110 SB_BIG plane 1
00  // 66 x0y110 SB_DRIVE plane 2,1
48  // 67 x0y110 SB_BIG plane 2
12  // 68 x0y110 SB_BIG plane 2
48  // 69 x0y110 SB_BIG plane 3
12  // 70 x0y110 SB_BIG plane 3
00  // 71 x0y110 SB_DRIVE plane 4,3
48  // 72 x0y110 SB_BIG plane 4
12  // 73 x0y110 SB_BIG plane 4
48  // 74 x0y110 SB_BIG plane 5
12  // 75 x0y110 SB_BIG plane 5
00  // 76 x0y110 SB_DRIVE plane 6,5
48  // 77 x0y110 SB_BIG plane 6
12  // 78 x0y110 SB_BIG plane 6
48  // 79 x0y110 SB_BIG plane 7
12  // 80 x0y110 SB_BIG plane 7
00  // 81 x0y110 SB_DRIVE plane 8,7
48  // 82 x0y110 SB_BIG plane 8
12  // 83 x0y110 SB_BIG plane 8
48  // 84 x0y110 SB_BIG plane 9
12  // 85 x0y110 SB_BIG plane 9
00  // 86 x0y110 SB_DRIVE plane 10,9
48  // 87 x0y110 SB_BIG plane 10
12  // 88 x0y110 SB_BIG plane 10
48  // 89 x0y110 SB_BIG plane 11
12  // 90 x0y110 SB_BIG plane 11
00  // 91 x0y110 SB_DRIVE plane 12,11
48  // 92 x0y110 SB_BIG plane 12
12  // 93 x0y110 SB_BIG plane 12
A8  // 94 x-1y109 SB_SML plane 1
82  // 95 x-1y109 SB_SML plane 2,1
2A  // 96 x-1y109 SB_SML plane 2
A8  // 97 x-1y109 SB_SML plane 3
82  // 98 x-1y109 SB_SML plane 4,3
2A  // 99 x-1y109 SB_SML plane 4
A8  // 100 x-1y109 SB_SML plane 5
82  // 101 x-1y109 SB_SML plane 6,5
2A  // 102 x-1y109 SB_SML plane 6
A8  // 103 x-1y109 SB_SML plane 7
82  // 104 x-1y109 SB_SML plane 8,7
2A  // 105 x-1y109 SB_SML plane 8
A8  // 106 x-1y109 SB_SML plane 9
82  // 107 x-1y109 SB_SML plane 10,9
2A  // 108 x-1y109 SB_SML plane 10
A8  // 109 x-1y109 SB_SML plane 11
82  // 110 x-1y109 SB_SML plane 12,11
2A  // 111 x-1y109 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y109
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8586     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
37 // y_sel: 109
CD // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 858E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y109
00  // 14 right_edge_EN1 at x163y109
00  // 15 right_edge_EN2 at x163y109
00  // 16 right_edge_EN0 at x163y110
00  // 17 right_edge_EN1 at x163y110
00  // 18 right_edge_EN2 at x163y110
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y109 SB_BIG plane 1
12  // 65 x161y109 SB_BIG plane 1
00  // 66 x161y109 SB_DRIVE plane 2,1
48  // 67 x161y109 SB_BIG plane 2
12  // 68 x161y109 SB_BIG plane 2
48  // 69 x161y109 SB_BIG plane 3
12  // 70 x161y109 SB_BIG plane 3
00  // 71 x161y109 SB_DRIVE plane 4,3
48  // 72 x161y109 SB_BIG plane 4
12  // 73 x161y109 SB_BIG plane 4
48  // 74 x161y109 SB_BIG plane 5
12  // 75 x161y109 SB_BIG plane 5
00  // 76 x161y109 SB_DRIVE plane 6,5
48  // 77 x161y109 SB_BIG plane 6
12  // 78 x161y109 SB_BIG plane 6
48  // 79 x161y109 SB_BIG plane 7
12  // 80 x161y109 SB_BIG plane 7
00  // 81 x161y109 SB_DRIVE plane 8,7
48  // 82 x161y109 SB_BIG plane 8
12  // 83 x161y109 SB_BIG plane 8
48  // 84 x161y109 SB_BIG plane 9
12  // 85 x161y109 SB_BIG plane 9
00  // 86 x161y109 SB_DRIVE plane 10,9
48  // 87 x161y109 SB_BIG plane 10
12  // 88 x161y109 SB_BIG plane 10
48  // 89 x161y109 SB_BIG plane 11
12  // 90 x161y109 SB_BIG plane 11
00  // 91 x161y109 SB_DRIVE plane 12,11
48  // 92 x161y109 SB_BIG plane 12
12  // 93 x161y109 SB_BIG plane 12
A8  // 94 x162y110 SB_SML plane 1
82  // 95 x162y110 SB_SML plane 2,1
2A  // 96 x162y110 SB_SML plane 2
A8  // 97 x162y110 SB_SML plane 3
82  // 98 x162y110 SB_SML plane 4,3
2A  // 99 x162y110 SB_SML plane 4
A8  // 100 x162y110 SB_SML plane 5
82  // 101 x162y110 SB_SML plane 6,5
2A  // 102 x162y110 SB_SML plane 6
A8  // 103 x162y110 SB_SML plane 7
82  // 104 x162y110 SB_SML plane 8,7
2A  // 105 x162y110 SB_SML plane 8
A8  // 106 x162y110 SB_SML plane 9
82  // 107 x162y110 SB_SML plane 10,9
2A  // 108 x162y110 SB_SML plane 10
A8  // 109 x162y110 SB_SML plane 11
82  // 110 x162y110 SB_SML plane 12,11
2A  // 111 x162y110 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8604     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
38 // y_sel: 111
15 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 860C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y111
00  // 14 left_edge_EN1 at x-2y111
00  // 15 left_edge_EN2 at x-2y111
00  // 16 left_edge_EN0 at x-2y112
00  // 17 left_edge_EN1 at x-2y112
00  // 18 left_edge_EN2 at x-2y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y111 SB_BIG plane 1
12  // 65 x-1y111 SB_BIG plane 1
00  // 66 x-1y111 SB_DRIVE plane 2,1
48  // 67 x-1y111 SB_BIG plane 2
12  // 68 x-1y111 SB_BIG plane 2
48  // 69 x-1y111 SB_BIG plane 3
12  // 70 x-1y111 SB_BIG plane 3
00  // 71 x-1y111 SB_DRIVE plane 4,3
48  // 72 x-1y111 SB_BIG plane 4
12  // 73 x-1y111 SB_BIG plane 4
48  // 74 x-1y111 SB_BIG plane 5
12  // 75 x-1y111 SB_BIG plane 5
00  // 76 x-1y111 SB_DRIVE plane 6,5
48  // 77 x-1y111 SB_BIG plane 6
12  // 78 x-1y111 SB_BIG plane 6
48  // 79 x-1y111 SB_BIG plane 7
12  // 80 x-1y111 SB_BIG plane 7
00  // 81 x-1y111 SB_DRIVE plane 8,7
48  // 82 x-1y111 SB_BIG plane 8
12  // 83 x-1y111 SB_BIG plane 8
48  // 84 x-1y111 SB_BIG plane 9
12  // 85 x-1y111 SB_BIG plane 9
00  // 86 x-1y111 SB_DRIVE plane 10,9
48  // 87 x-1y111 SB_BIG plane 10
12  // 88 x-1y111 SB_BIG plane 10
48  // 89 x-1y111 SB_BIG plane 11
12  // 90 x-1y111 SB_BIG plane 11
00  // 91 x-1y111 SB_DRIVE plane 12,11
48  // 92 x-1y111 SB_BIG plane 12
12  // 93 x-1y111 SB_BIG plane 12
A8  // 94 x0y112 SB_SML plane 1
82  // 95 x0y112 SB_SML plane 2,1
2A  // 96 x0y112 SB_SML plane 2
A8  // 97 x0y112 SB_SML plane 3
82  // 98 x0y112 SB_SML plane 4,3
2A  // 99 x0y112 SB_SML plane 4
A8  // 100 x0y112 SB_SML plane 5
82  // 101 x0y112 SB_SML plane 6,5
2A  // 102 x0y112 SB_SML plane 6
A8  // 103 x0y112 SB_SML plane 7
82  // 104 x0y112 SB_SML plane 8,7
2A  // 105 x0y112 SB_SML plane 8
A8  // 106 x0y112 SB_SML plane 9
82  // 107 x0y112 SB_SML plane 10,9
2A  // 108 x0y112 SB_SML plane 10
A8  // 109 x0y112 SB_SML plane 11
82  // 110 x0y112 SB_SML plane 12,11
2A  // 111 x0y112 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y111
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8682     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
38 // y_sel: 111
3A // -- CRC low byte
8B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 868A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y111
00  // 14 right_edge_EN1 at x163y111
00  // 15 right_edge_EN2 at x163y111
00  // 16 right_edge_EN0 at x163y112
00  // 17 right_edge_EN1 at x163y112
00  // 18 right_edge_EN2 at x163y112
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y112 SB_BIG plane 1
12  // 65 x162y112 SB_BIG plane 1
00  // 66 x162y112 SB_DRIVE plane 2,1
48  // 67 x162y112 SB_BIG plane 2
12  // 68 x162y112 SB_BIG plane 2
48  // 69 x162y112 SB_BIG plane 3
12  // 70 x162y112 SB_BIG plane 3
00  // 71 x162y112 SB_DRIVE plane 4,3
48  // 72 x162y112 SB_BIG plane 4
12  // 73 x162y112 SB_BIG plane 4
48  // 74 x162y112 SB_BIG plane 5
12  // 75 x162y112 SB_BIG plane 5
00  // 76 x162y112 SB_DRIVE plane 6,5
48  // 77 x162y112 SB_BIG plane 6
12  // 78 x162y112 SB_BIG plane 6
48  // 79 x162y112 SB_BIG plane 7
12  // 80 x162y112 SB_BIG plane 7
00  // 81 x162y112 SB_DRIVE plane 8,7
48  // 82 x162y112 SB_BIG plane 8
12  // 83 x162y112 SB_BIG plane 8
48  // 84 x162y112 SB_BIG plane 9
12  // 85 x162y112 SB_BIG plane 9
00  // 86 x162y112 SB_DRIVE plane 10,9
48  // 87 x162y112 SB_BIG plane 10
12  // 88 x162y112 SB_BIG plane 10
48  // 89 x162y112 SB_BIG plane 11
12  // 90 x162y112 SB_BIG plane 11
00  // 91 x162y112 SB_DRIVE plane 12,11
48  // 92 x162y112 SB_BIG plane 12
12  // 93 x162y112 SB_BIG plane 12
A8  // 94 x161y111 SB_SML plane 1
82  // 95 x161y111 SB_SML plane 2,1
2A  // 96 x161y111 SB_SML plane 2
A8  // 97 x161y111 SB_SML plane 3
82  // 98 x161y111 SB_SML plane 4,3
2A  // 99 x161y111 SB_SML plane 4
A8  // 100 x161y111 SB_SML plane 5
82  // 101 x161y111 SB_SML plane 6,5
2A  // 102 x161y111 SB_SML plane 6
A8  // 103 x161y111 SB_SML plane 7
82  // 104 x161y111 SB_SML plane 8,7
2A  // 105 x161y111 SB_SML plane 8
A8  // 106 x161y111 SB_SML plane 9
82  // 107 x161y111 SB_SML plane 10,9
2A  // 108 x161y111 SB_SML plane 10
A8  // 109 x161y111 SB_SML plane 11
82  // 110 x161y111 SB_SML plane 12,11
2A  // 111 x161y111 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8700     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
39 // y_sel: 113
9C // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8708
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y113
00  // 14 left_edge_EN1 at x-2y113
00  // 15 left_edge_EN2 at x-2y113
00  // 16 left_edge_EN0 at x-2y114
00  // 17 left_edge_EN1 at x-2y114
00  // 18 left_edge_EN2 at x-2y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y114 SB_BIG plane 1
12  // 65 x0y114 SB_BIG plane 1
00  // 66 x0y114 SB_DRIVE plane 2,1
48  // 67 x0y114 SB_BIG plane 2
12  // 68 x0y114 SB_BIG plane 2
48  // 69 x0y114 SB_BIG plane 3
12  // 70 x0y114 SB_BIG plane 3
00  // 71 x0y114 SB_DRIVE plane 4,3
48  // 72 x0y114 SB_BIG plane 4
12  // 73 x0y114 SB_BIG plane 4
48  // 74 x0y114 SB_BIG plane 5
12  // 75 x0y114 SB_BIG plane 5
00  // 76 x0y114 SB_DRIVE plane 6,5
48  // 77 x0y114 SB_BIG plane 6
12  // 78 x0y114 SB_BIG plane 6
48  // 79 x0y114 SB_BIG plane 7
12  // 80 x0y114 SB_BIG plane 7
00  // 81 x0y114 SB_DRIVE plane 8,7
48  // 82 x0y114 SB_BIG plane 8
12  // 83 x0y114 SB_BIG plane 8
48  // 84 x0y114 SB_BIG plane 9
12  // 85 x0y114 SB_BIG plane 9
00  // 86 x0y114 SB_DRIVE plane 10,9
48  // 87 x0y114 SB_BIG plane 10
12  // 88 x0y114 SB_BIG plane 10
48  // 89 x0y114 SB_BIG plane 11
12  // 90 x0y114 SB_BIG plane 11
00  // 91 x0y114 SB_DRIVE plane 12,11
48  // 92 x0y114 SB_BIG plane 12
12  // 93 x0y114 SB_BIG plane 12
A8  // 94 x-1y113 SB_SML plane 1
82  // 95 x-1y113 SB_SML plane 2,1
2A  // 96 x-1y113 SB_SML plane 2
A8  // 97 x-1y113 SB_SML plane 3
82  // 98 x-1y113 SB_SML plane 4,3
2A  // 99 x-1y113 SB_SML plane 4
A8  // 100 x-1y113 SB_SML plane 5
82  // 101 x-1y113 SB_SML plane 6,5
2A  // 102 x-1y113 SB_SML plane 6
A8  // 103 x-1y113 SB_SML plane 7
82  // 104 x-1y113 SB_SML plane 8,7
2A  // 105 x-1y113 SB_SML plane 8
A8  // 106 x-1y113 SB_SML plane 9
82  // 107 x-1y113 SB_SML plane 10,9
2A  // 108 x-1y113 SB_SML plane 10
A8  // 109 x-1y113 SB_SML plane 11
82  // 110 x-1y113 SB_SML plane 12,11
2A  // 111 x-1y113 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y113
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 877E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
39 // y_sel: 113
B3 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8786
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y113
00  // 14 right_edge_EN1 at x163y113
00  // 15 right_edge_EN2 at x163y113
00  // 16 right_edge_EN0 at x163y114
00  // 17 right_edge_EN1 at x163y114
00  // 18 right_edge_EN2 at x163y114
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y113 SB_BIG plane 1
12  // 65 x161y113 SB_BIG plane 1
00  // 66 x161y113 SB_DRIVE plane 2,1
48  // 67 x161y113 SB_BIG plane 2
12  // 68 x161y113 SB_BIG plane 2
48  // 69 x161y113 SB_BIG plane 3
12  // 70 x161y113 SB_BIG plane 3
00  // 71 x161y113 SB_DRIVE plane 4,3
48  // 72 x161y113 SB_BIG plane 4
12  // 73 x161y113 SB_BIG plane 4
48  // 74 x161y113 SB_BIG plane 5
12  // 75 x161y113 SB_BIG plane 5
00  // 76 x161y113 SB_DRIVE plane 6,5
48  // 77 x161y113 SB_BIG plane 6
12  // 78 x161y113 SB_BIG plane 6
48  // 79 x161y113 SB_BIG plane 7
12  // 80 x161y113 SB_BIG plane 7
00  // 81 x161y113 SB_DRIVE plane 8,7
48  // 82 x161y113 SB_BIG plane 8
12  // 83 x161y113 SB_BIG plane 8
48  // 84 x161y113 SB_BIG plane 9
12  // 85 x161y113 SB_BIG plane 9
00  // 86 x161y113 SB_DRIVE plane 10,9
48  // 87 x161y113 SB_BIG plane 10
12  // 88 x161y113 SB_BIG plane 10
48  // 89 x161y113 SB_BIG plane 11
12  // 90 x161y113 SB_BIG plane 11
00  // 91 x161y113 SB_DRIVE plane 12,11
48  // 92 x161y113 SB_BIG plane 12
12  // 93 x161y113 SB_BIG plane 12
A8  // 94 x162y114 SB_SML plane 1
82  // 95 x162y114 SB_SML plane 2,1
2A  // 96 x162y114 SB_SML plane 2
A8  // 97 x162y114 SB_SML plane 3
82  // 98 x162y114 SB_SML plane 4,3
2A  // 99 x162y114 SB_SML plane 4
A8  // 100 x162y114 SB_SML plane 5
82  // 101 x162y114 SB_SML plane 6,5
2A  // 102 x162y114 SB_SML plane 6
A8  // 103 x162y114 SB_SML plane 7
82  // 104 x162y114 SB_SML plane 8,7
2A  // 105 x162y114 SB_SML plane 8
A8  // 106 x162y114 SB_SML plane 9
82  // 107 x162y114 SB_SML plane 10,9
2A  // 108 x162y114 SB_SML plane 10
A8  // 109 x162y114 SB_SML plane 11
82  // 110 x162y114 SB_SML plane 12,11
2A  // 111 x162y114 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 87FC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3A // y_sel: 115
07 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8804
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y115
00  // 14 left_edge_EN1 at x-2y115
00  // 15 left_edge_EN2 at x-2y115
00  // 16 left_edge_EN0 at x-2y116
00  // 17 left_edge_EN1 at x-2y116
00  // 18 left_edge_EN2 at x-2y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y115 SB_BIG plane 1
12  // 65 x-1y115 SB_BIG plane 1
00  // 66 x-1y115 SB_DRIVE plane 2,1
48  // 67 x-1y115 SB_BIG plane 2
12  // 68 x-1y115 SB_BIG plane 2
48  // 69 x-1y115 SB_BIG plane 3
12  // 70 x-1y115 SB_BIG plane 3
00  // 71 x-1y115 SB_DRIVE plane 4,3
48  // 72 x-1y115 SB_BIG plane 4
12  // 73 x-1y115 SB_BIG plane 4
48  // 74 x-1y115 SB_BIG plane 5
12  // 75 x-1y115 SB_BIG plane 5
00  // 76 x-1y115 SB_DRIVE plane 6,5
48  // 77 x-1y115 SB_BIG plane 6
12  // 78 x-1y115 SB_BIG plane 6
48  // 79 x-1y115 SB_BIG plane 7
12  // 80 x-1y115 SB_BIG plane 7
00  // 81 x-1y115 SB_DRIVE plane 8,7
48  // 82 x-1y115 SB_BIG plane 8
12  // 83 x-1y115 SB_BIG plane 8
48  // 84 x-1y115 SB_BIG plane 9
12  // 85 x-1y115 SB_BIG plane 9
00  // 86 x-1y115 SB_DRIVE plane 10,9
48  // 87 x-1y115 SB_BIG plane 10
12  // 88 x-1y115 SB_BIG plane 10
48  // 89 x-1y115 SB_BIG plane 11
12  // 90 x-1y115 SB_BIG plane 11
00  // 91 x-1y115 SB_DRIVE plane 12,11
48  // 92 x-1y115 SB_BIG plane 12
12  // 93 x-1y115 SB_BIG plane 12
A8  // 94 x0y116 SB_SML plane 1
82  // 95 x0y116 SB_SML plane 2,1
2A  // 96 x0y116 SB_SML plane 2
A8  // 97 x0y116 SB_SML plane 3
82  // 98 x0y116 SB_SML plane 4,3
2A  // 99 x0y116 SB_SML plane 4
A8  // 100 x0y116 SB_SML plane 5
82  // 101 x0y116 SB_SML plane 6,5
2A  // 102 x0y116 SB_SML plane 6
A8  // 103 x0y116 SB_SML plane 7
82  // 104 x0y116 SB_SML plane 8,7
2A  // 105 x0y116 SB_SML plane 8
A8  // 106 x0y116 SB_SML plane 9
82  // 107 x0y116 SB_SML plane 10,9
2A  // 108 x0y116 SB_SML plane 10
A8  // 109 x0y116 SB_SML plane 11
82  // 110 x0y116 SB_SML plane 12,11
2A  // 111 x0y116 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y115
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 887A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3A // y_sel: 115
28 // -- CRC low byte
A8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8882
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y115
00  // 14 right_edge_EN1 at x163y115
00  // 15 right_edge_EN2 at x163y115
00  // 16 right_edge_EN0 at x163y116
00  // 17 right_edge_EN1 at x163y116
00  // 18 right_edge_EN2 at x163y116
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y116 SB_BIG plane 1
12  // 65 x162y116 SB_BIG plane 1
00  // 66 x162y116 SB_DRIVE plane 2,1
48  // 67 x162y116 SB_BIG plane 2
12  // 68 x162y116 SB_BIG plane 2
48  // 69 x162y116 SB_BIG plane 3
12  // 70 x162y116 SB_BIG plane 3
00  // 71 x162y116 SB_DRIVE plane 4,3
48  // 72 x162y116 SB_BIG plane 4
12  // 73 x162y116 SB_BIG plane 4
48  // 74 x162y116 SB_BIG plane 5
12  // 75 x162y116 SB_BIG plane 5
00  // 76 x162y116 SB_DRIVE plane 6,5
48  // 77 x162y116 SB_BIG plane 6
12  // 78 x162y116 SB_BIG plane 6
48  // 79 x162y116 SB_BIG plane 7
12  // 80 x162y116 SB_BIG plane 7
00  // 81 x162y116 SB_DRIVE plane 8,7
48  // 82 x162y116 SB_BIG plane 8
12  // 83 x162y116 SB_BIG plane 8
48  // 84 x162y116 SB_BIG plane 9
12  // 85 x162y116 SB_BIG plane 9
00  // 86 x162y116 SB_DRIVE plane 10,9
48  // 87 x162y116 SB_BIG plane 10
12  // 88 x162y116 SB_BIG plane 10
48  // 89 x162y116 SB_BIG plane 11
12  // 90 x162y116 SB_BIG plane 11
00  // 91 x162y116 SB_DRIVE plane 12,11
48  // 92 x162y116 SB_BIG plane 12
12  // 93 x162y116 SB_BIG plane 12
A8  // 94 x161y115 SB_SML plane 1
82  // 95 x161y115 SB_SML plane 2,1
2A  // 96 x161y115 SB_SML plane 2
A8  // 97 x161y115 SB_SML plane 3
82  // 98 x161y115 SB_SML plane 4,3
2A  // 99 x161y115 SB_SML plane 4
A8  // 100 x161y115 SB_SML plane 5
82  // 101 x161y115 SB_SML plane 6,5
2A  // 102 x161y115 SB_SML plane 6
A8  // 103 x161y115 SB_SML plane 7
82  // 104 x161y115 SB_SML plane 8,7
2A  // 105 x161y115 SB_SML plane 8
A8  // 106 x161y115 SB_SML plane 9
82  // 107 x161y115 SB_SML plane 10,9
2A  // 108 x161y115 SB_SML plane 10
A8  // 109 x161y115 SB_SML plane 11
82  // 110 x161y115 SB_SML plane 12,11
2A  // 111 x161y115 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 88F8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3B // y_sel: 117
8E // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8900
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y117
00  // 14 left_edge_EN1 at x-2y117
00  // 15 left_edge_EN2 at x-2y117
00  // 16 left_edge_EN0 at x-2y118
00  // 17 left_edge_EN1 at x-2y118
00  // 18 left_edge_EN2 at x-2y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y118 SB_BIG plane 1
12  // 65 x0y118 SB_BIG plane 1
00  // 66 x0y118 SB_DRIVE plane 2,1
48  // 67 x0y118 SB_BIG plane 2
12  // 68 x0y118 SB_BIG plane 2
48  // 69 x0y118 SB_BIG plane 3
12  // 70 x0y118 SB_BIG plane 3
00  // 71 x0y118 SB_DRIVE plane 4,3
48  // 72 x0y118 SB_BIG plane 4
12  // 73 x0y118 SB_BIG plane 4
48  // 74 x0y118 SB_BIG plane 5
12  // 75 x0y118 SB_BIG plane 5
00  // 76 x0y118 SB_DRIVE plane 6,5
48  // 77 x0y118 SB_BIG plane 6
12  // 78 x0y118 SB_BIG plane 6
48  // 79 x0y118 SB_BIG plane 7
12  // 80 x0y118 SB_BIG plane 7
00  // 81 x0y118 SB_DRIVE plane 8,7
48  // 82 x0y118 SB_BIG plane 8
12  // 83 x0y118 SB_BIG plane 8
48  // 84 x0y118 SB_BIG plane 9
12  // 85 x0y118 SB_BIG plane 9
00  // 86 x0y118 SB_DRIVE plane 10,9
48  // 87 x0y118 SB_BIG plane 10
12  // 88 x0y118 SB_BIG plane 10
48  // 89 x0y118 SB_BIG plane 11
12  // 90 x0y118 SB_BIG plane 11
00  // 91 x0y118 SB_DRIVE plane 12,11
48  // 92 x0y118 SB_BIG plane 12
12  // 93 x0y118 SB_BIG plane 12
A8  // 94 x-1y117 SB_SML plane 1
82  // 95 x-1y117 SB_SML plane 2,1
2A  // 96 x-1y117 SB_SML plane 2
A8  // 97 x-1y117 SB_SML plane 3
82  // 98 x-1y117 SB_SML plane 4,3
2A  // 99 x-1y117 SB_SML plane 4
A8  // 100 x-1y117 SB_SML plane 5
82  // 101 x-1y117 SB_SML plane 6,5
2A  // 102 x-1y117 SB_SML plane 6
A8  // 103 x-1y117 SB_SML plane 7
82  // 104 x-1y117 SB_SML plane 8,7
2A  // 105 x-1y117 SB_SML plane 8
A8  // 106 x-1y117 SB_SML plane 9
82  // 107 x-1y117 SB_SML plane 10,9
2A  // 108 x-1y117 SB_SML plane 10
A8  // 109 x-1y117 SB_SML plane 11
82  // 110 x-1y117 SB_SML plane 12,11
2A  // 111 x-1y117 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y117
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8976     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3B // y_sel: 117
A1 // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 897E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y117
00  // 14 right_edge_EN1 at x163y117
00  // 15 right_edge_EN2 at x163y117
00  // 16 right_edge_EN0 at x163y118
00  // 17 right_edge_EN1 at x163y118
00  // 18 right_edge_EN2 at x163y118
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y117 SB_BIG plane 1
12  // 65 x161y117 SB_BIG plane 1
00  // 66 x161y117 SB_DRIVE plane 2,1
48  // 67 x161y117 SB_BIG plane 2
12  // 68 x161y117 SB_BIG plane 2
48  // 69 x161y117 SB_BIG plane 3
12  // 70 x161y117 SB_BIG plane 3
00  // 71 x161y117 SB_DRIVE plane 4,3
48  // 72 x161y117 SB_BIG plane 4
12  // 73 x161y117 SB_BIG plane 4
48  // 74 x161y117 SB_BIG plane 5
12  // 75 x161y117 SB_BIG plane 5
00  // 76 x161y117 SB_DRIVE plane 6,5
48  // 77 x161y117 SB_BIG plane 6
12  // 78 x161y117 SB_BIG plane 6
48  // 79 x161y117 SB_BIG plane 7
12  // 80 x161y117 SB_BIG plane 7
00  // 81 x161y117 SB_DRIVE plane 8,7
48  // 82 x161y117 SB_BIG plane 8
12  // 83 x161y117 SB_BIG plane 8
48  // 84 x161y117 SB_BIG plane 9
12  // 85 x161y117 SB_BIG plane 9
00  // 86 x161y117 SB_DRIVE plane 10,9
48  // 87 x161y117 SB_BIG plane 10
12  // 88 x161y117 SB_BIG plane 10
48  // 89 x161y117 SB_BIG plane 11
12  // 90 x161y117 SB_BIG plane 11
00  // 91 x161y117 SB_DRIVE plane 12,11
48  // 92 x161y117 SB_BIG plane 12
12  // 93 x161y117 SB_BIG plane 12
A8  // 94 x162y118 SB_SML plane 1
82  // 95 x162y118 SB_SML plane 2,1
2A  // 96 x162y118 SB_SML plane 2
A8  // 97 x162y118 SB_SML plane 3
82  // 98 x162y118 SB_SML plane 4,3
2A  // 99 x162y118 SB_SML plane 4
A8  // 100 x162y118 SB_SML plane 5
82  // 101 x162y118 SB_SML plane 6,5
2A  // 102 x162y118 SB_SML plane 6
A8  // 103 x162y118 SB_SML plane 7
82  // 104 x162y118 SB_SML plane 8,7
2A  // 105 x162y118 SB_SML plane 8
A8  // 106 x162y118 SB_SML plane 9
82  // 107 x162y118 SB_SML plane 10,9
2A  // 108 x162y118 SB_SML plane 10
A8  // 109 x162y118 SB_SML plane 11
82  // 110 x162y118 SB_SML plane 12,11
2A  // 111 x162y118 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 89F4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3C // y_sel: 119
31 // -- CRC low byte
07 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 89FC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y119
00  // 14 left_edge_EN1 at x-2y119
00  // 15 left_edge_EN2 at x-2y119
00  // 16 left_edge_EN0 at x-2y120
00  // 17 left_edge_EN1 at x-2y120
00  // 18 left_edge_EN2 at x-2y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y119 SB_BIG plane 1
12  // 65 x-1y119 SB_BIG plane 1
00  // 66 x-1y119 SB_DRIVE plane 2,1
48  // 67 x-1y119 SB_BIG plane 2
12  // 68 x-1y119 SB_BIG plane 2
48  // 69 x-1y119 SB_BIG plane 3
12  // 70 x-1y119 SB_BIG plane 3
00  // 71 x-1y119 SB_DRIVE plane 4,3
48  // 72 x-1y119 SB_BIG plane 4
12  // 73 x-1y119 SB_BIG plane 4
48  // 74 x-1y119 SB_BIG plane 5
12  // 75 x-1y119 SB_BIG plane 5
00  // 76 x-1y119 SB_DRIVE plane 6,5
48  // 77 x-1y119 SB_BIG plane 6
12  // 78 x-1y119 SB_BIG plane 6
48  // 79 x-1y119 SB_BIG plane 7
12  // 80 x-1y119 SB_BIG plane 7
00  // 81 x-1y119 SB_DRIVE plane 8,7
48  // 82 x-1y119 SB_BIG plane 8
12  // 83 x-1y119 SB_BIG plane 8
48  // 84 x-1y119 SB_BIG plane 9
12  // 85 x-1y119 SB_BIG plane 9
00  // 86 x-1y119 SB_DRIVE plane 10,9
48  // 87 x-1y119 SB_BIG plane 10
12  // 88 x-1y119 SB_BIG plane 10
48  // 89 x-1y119 SB_BIG plane 11
12  // 90 x-1y119 SB_BIG plane 11
00  // 91 x-1y119 SB_DRIVE plane 12,11
48  // 92 x-1y119 SB_BIG plane 12
12  // 93 x-1y119 SB_BIG plane 12
A8  // 94 x0y120 SB_SML plane 1
82  // 95 x0y120 SB_SML plane 2,1
2A  // 96 x0y120 SB_SML plane 2
A8  // 97 x0y120 SB_SML plane 3
82  // 98 x0y120 SB_SML plane 4,3
2A  // 99 x0y120 SB_SML plane 4
A8  // 100 x0y120 SB_SML plane 5
82  // 101 x0y120 SB_SML plane 6,5
2A  // 102 x0y120 SB_SML plane 6
A8  // 103 x0y120 SB_SML plane 7
82  // 104 x0y120 SB_SML plane 8,7
2A  // 105 x0y120 SB_SML plane 8
A8  // 106 x0y120 SB_SML plane 9
82  // 107 x0y120 SB_SML plane 10,9
2A  // 108 x0y120 SB_SML plane 10
A8  // 109 x0y120 SB_SML plane 11
82  // 110 x0y120 SB_SML plane 12,11
2A  // 111 x0y120 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y119
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8A72     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3C // y_sel: 119
1E // -- CRC low byte
CD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8A7A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y119
00  // 14 right_edge_EN1 at x163y119
00  // 15 right_edge_EN2 at x163y119
00  // 16 right_edge_EN0 at x163y120
00  // 17 right_edge_EN1 at x163y120
00  // 18 right_edge_EN2 at x163y120
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y120 SB_BIG plane 1
12  // 65 x162y120 SB_BIG plane 1
00  // 66 x162y120 SB_DRIVE plane 2,1
48  // 67 x162y120 SB_BIG plane 2
12  // 68 x162y120 SB_BIG plane 2
48  // 69 x162y120 SB_BIG plane 3
12  // 70 x162y120 SB_BIG plane 3
00  // 71 x162y120 SB_DRIVE plane 4,3
48  // 72 x162y120 SB_BIG plane 4
12  // 73 x162y120 SB_BIG plane 4
48  // 74 x162y120 SB_BIG plane 5
12  // 75 x162y120 SB_BIG plane 5
00  // 76 x162y120 SB_DRIVE plane 6,5
48  // 77 x162y120 SB_BIG plane 6
12  // 78 x162y120 SB_BIG plane 6
48  // 79 x162y120 SB_BIG plane 7
12  // 80 x162y120 SB_BIG plane 7
00  // 81 x162y120 SB_DRIVE plane 8,7
48  // 82 x162y120 SB_BIG plane 8
12  // 83 x162y120 SB_BIG plane 8
48  // 84 x162y120 SB_BIG plane 9
12  // 85 x162y120 SB_BIG plane 9
00  // 86 x162y120 SB_DRIVE plane 10,9
48  // 87 x162y120 SB_BIG plane 10
12  // 88 x162y120 SB_BIG plane 10
48  // 89 x162y120 SB_BIG plane 11
12  // 90 x162y120 SB_BIG plane 11
00  // 91 x162y120 SB_DRIVE plane 12,11
48  // 92 x162y120 SB_BIG plane 12
12  // 93 x162y120 SB_BIG plane 12
A8  // 94 x161y119 SB_SML plane 1
82  // 95 x161y119 SB_SML plane 2,1
2A  // 96 x161y119 SB_SML plane 2
A8  // 97 x161y119 SB_SML plane 3
82  // 98 x161y119 SB_SML plane 4,3
2A  // 99 x161y119 SB_SML plane 4
A8  // 100 x161y119 SB_SML plane 5
82  // 101 x161y119 SB_SML plane 6,5
2A  // 102 x161y119 SB_SML plane 6
A8  // 103 x161y119 SB_SML plane 7
82  // 104 x161y119 SB_SML plane 8,7
2A  // 105 x161y119 SB_SML plane 8
A8  // 106 x161y119 SB_SML plane 9
82  // 107 x161y119 SB_SML plane 10,9
2A  // 108 x161y119 SB_SML plane 10
A8  // 109 x161y119 SB_SML plane 11
82  // 110 x161y119 SB_SML plane 12,11
2A  // 111 x161y119 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8AF0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3D // y_sel: 121
B8 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8AF8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y121
00  // 14 left_edge_EN1 at x-2y121
00  // 15 left_edge_EN2 at x-2y121
00  // 16 left_edge_EN0 at x-2y122
00  // 17 left_edge_EN1 at x-2y122
00  // 18 left_edge_EN2 at x-2y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y122 SB_BIG plane 1
12  // 65 x0y122 SB_BIG plane 1
00  // 66 x0y122 SB_DRIVE plane 2,1
48  // 67 x0y122 SB_BIG plane 2
12  // 68 x0y122 SB_BIG plane 2
48  // 69 x0y122 SB_BIG plane 3
12  // 70 x0y122 SB_BIG plane 3
00  // 71 x0y122 SB_DRIVE plane 4,3
48  // 72 x0y122 SB_BIG plane 4
12  // 73 x0y122 SB_BIG plane 4
48  // 74 x0y122 SB_BIG plane 5
12  // 75 x0y122 SB_BIG plane 5
00  // 76 x0y122 SB_DRIVE plane 6,5
48  // 77 x0y122 SB_BIG plane 6
12  // 78 x0y122 SB_BIG plane 6
48  // 79 x0y122 SB_BIG plane 7
12  // 80 x0y122 SB_BIG plane 7
00  // 81 x0y122 SB_DRIVE plane 8,7
48  // 82 x0y122 SB_BIG plane 8
12  // 83 x0y122 SB_BIG plane 8
48  // 84 x0y122 SB_BIG plane 9
12  // 85 x0y122 SB_BIG plane 9
00  // 86 x0y122 SB_DRIVE plane 10,9
48  // 87 x0y122 SB_BIG plane 10
12  // 88 x0y122 SB_BIG plane 10
48  // 89 x0y122 SB_BIG plane 11
12  // 90 x0y122 SB_BIG plane 11
00  // 91 x0y122 SB_DRIVE plane 12,11
48  // 92 x0y122 SB_BIG plane 12
12  // 93 x0y122 SB_BIG plane 12
A8  // 94 x-1y121 SB_SML plane 1
82  // 95 x-1y121 SB_SML plane 2,1
2A  // 96 x-1y121 SB_SML plane 2
A8  // 97 x-1y121 SB_SML plane 3
82  // 98 x-1y121 SB_SML plane 4,3
2A  // 99 x-1y121 SB_SML plane 4
A8  // 100 x-1y121 SB_SML plane 5
82  // 101 x-1y121 SB_SML plane 6,5
2A  // 102 x-1y121 SB_SML plane 6
A8  // 103 x-1y121 SB_SML plane 7
82  // 104 x-1y121 SB_SML plane 8,7
2A  // 105 x-1y121 SB_SML plane 8
A8  // 106 x-1y121 SB_SML plane 9
82  // 107 x-1y121 SB_SML plane 10,9
2A  // 108 x-1y121 SB_SML plane 10
A8  // 109 x-1y121 SB_SML plane 11
82  // 110 x-1y121 SB_SML plane 12,11
2A  // 111 x-1y121 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y121
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8B6E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3D // y_sel: 121
97 // -- CRC low byte
DC // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8B76
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y121
00  // 14 right_edge_EN1 at x163y121
00  // 15 right_edge_EN2 at x163y121
00  // 16 right_edge_EN0 at x163y122
00  // 17 right_edge_EN1 at x163y122
00  // 18 right_edge_EN2 at x163y122
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y121 SB_BIG plane 1
12  // 65 x161y121 SB_BIG plane 1
00  // 66 x161y121 SB_DRIVE plane 2,1
48  // 67 x161y121 SB_BIG plane 2
12  // 68 x161y121 SB_BIG plane 2
48  // 69 x161y121 SB_BIG plane 3
12  // 70 x161y121 SB_BIG plane 3
00  // 71 x161y121 SB_DRIVE plane 4,3
48  // 72 x161y121 SB_BIG plane 4
12  // 73 x161y121 SB_BIG plane 4
48  // 74 x161y121 SB_BIG plane 5
12  // 75 x161y121 SB_BIG plane 5
00  // 76 x161y121 SB_DRIVE plane 6,5
48  // 77 x161y121 SB_BIG plane 6
12  // 78 x161y121 SB_BIG plane 6
48  // 79 x161y121 SB_BIG plane 7
12  // 80 x161y121 SB_BIG plane 7
00  // 81 x161y121 SB_DRIVE plane 8,7
48  // 82 x161y121 SB_BIG plane 8
12  // 83 x161y121 SB_BIG plane 8
48  // 84 x161y121 SB_BIG plane 9
12  // 85 x161y121 SB_BIG plane 9
00  // 86 x161y121 SB_DRIVE plane 10,9
48  // 87 x161y121 SB_BIG plane 10
12  // 88 x161y121 SB_BIG plane 10
48  // 89 x161y121 SB_BIG plane 11
12  // 90 x161y121 SB_BIG plane 11
00  // 91 x161y121 SB_DRIVE plane 12,11
48  // 92 x161y121 SB_BIG plane 12
12  // 93 x161y121 SB_BIG plane 12
A8  // 94 x162y122 SB_SML plane 1
82  // 95 x162y122 SB_SML plane 2,1
2A  // 96 x162y122 SB_SML plane 2
A8  // 97 x162y122 SB_SML plane 3
82  // 98 x162y122 SB_SML plane 4,3
2A  // 99 x162y122 SB_SML plane 4
A8  // 100 x162y122 SB_SML plane 5
82  // 101 x162y122 SB_SML plane 6,5
2A  // 102 x162y122 SB_SML plane 6
A8  // 103 x162y122 SB_SML plane 7
82  // 104 x162y122 SB_SML plane 8,7
2A  // 105 x162y122 SB_SML plane 8
A8  // 106 x162y122 SB_SML plane 9
82  // 107 x162y122 SB_SML plane 10,9
2A  // 108 x162y122 SB_SML plane 10
A8  // 109 x162y122 SB_SML plane 11
82  // 110 x162y122 SB_SML plane 12,11
2A  // 111 x162y122 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8BEC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3E // y_sel: 123
23 // -- CRC low byte
24 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8BF4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y123
00  // 14 left_edge_EN1 at x-2y123
00  // 15 left_edge_EN2 at x-2y123
00  // 16 left_edge_EN0 at x-2y124
00  // 17 left_edge_EN1 at x-2y124
00  // 18 left_edge_EN2 at x-2y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y123 SB_BIG plane 1
12  // 65 x-1y123 SB_BIG plane 1
00  // 66 x-1y123 SB_DRIVE plane 2,1
48  // 67 x-1y123 SB_BIG plane 2
12  // 68 x-1y123 SB_BIG plane 2
48  // 69 x-1y123 SB_BIG plane 3
12  // 70 x-1y123 SB_BIG plane 3
00  // 71 x-1y123 SB_DRIVE plane 4,3
48  // 72 x-1y123 SB_BIG plane 4
12  // 73 x-1y123 SB_BIG plane 4
48  // 74 x-1y123 SB_BIG plane 5
12  // 75 x-1y123 SB_BIG plane 5
00  // 76 x-1y123 SB_DRIVE plane 6,5
48  // 77 x-1y123 SB_BIG plane 6
12  // 78 x-1y123 SB_BIG plane 6
48  // 79 x-1y123 SB_BIG plane 7
12  // 80 x-1y123 SB_BIG plane 7
00  // 81 x-1y123 SB_DRIVE plane 8,7
48  // 82 x-1y123 SB_BIG plane 8
12  // 83 x-1y123 SB_BIG plane 8
48  // 84 x-1y123 SB_BIG plane 9
12  // 85 x-1y123 SB_BIG plane 9
00  // 86 x-1y123 SB_DRIVE plane 10,9
48  // 87 x-1y123 SB_BIG plane 10
12  // 88 x-1y123 SB_BIG plane 10
48  // 89 x-1y123 SB_BIG plane 11
12  // 90 x-1y123 SB_BIG plane 11
00  // 91 x-1y123 SB_DRIVE plane 12,11
48  // 92 x-1y123 SB_BIG plane 12
12  // 93 x-1y123 SB_BIG plane 12
A8  // 94 x0y124 SB_SML plane 1
82  // 95 x0y124 SB_SML plane 2,1
2A  // 96 x0y124 SB_SML plane 2
A8  // 97 x0y124 SB_SML plane 3
82  // 98 x0y124 SB_SML plane 4,3
2A  // 99 x0y124 SB_SML plane 4
A8  // 100 x0y124 SB_SML plane 5
82  // 101 x0y124 SB_SML plane 6,5
2A  // 102 x0y124 SB_SML plane 6
A8  // 103 x0y124 SB_SML plane 7
82  // 104 x0y124 SB_SML plane 8,7
2A  // 105 x0y124 SB_SML plane 8
A8  // 106 x0y124 SB_SML plane 9
82  // 107 x0y124 SB_SML plane 10,9
2A  // 108 x0y124 SB_SML plane 10
A8  // 109 x0y124 SB_SML plane 11
82  // 110 x0y124 SB_SML plane 12,11
2A  // 111 x0y124 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y123
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8C6A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3E // y_sel: 123
0C // -- CRC low byte
EE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8C72
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y123
00  // 14 right_edge_EN1 at x163y123
00  // 15 right_edge_EN2 at x163y123
00  // 16 right_edge_EN0 at x163y124
00  // 17 right_edge_EN1 at x163y124
00  // 18 right_edge_EN2 at x163y124
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y124 SB_BIG plane 1
12  // 65 x162y124 SB_BIG plane 1
00  // 66 x162y124 SB_DRIVE plane 2,1
48  // 67 x162y124 SB_BIG plane 2
12  // 68 x162y124 SB_BIG plane 2
48  // 69 x162y124 SB_BIG plane 3
12  // 70 x162y124 SB_BIG plane 3
00  // 71 x162y124 SB_DRIVE plane 4,3
48  // 72 x162y124 SB_BIG plane 4
12  // 73 x162y124 SB_BIG plane 4
48  // 74 x162y124 SB_BIG plane 5
12  // 75 x162y124 SB_BIG plane 5
00  // 76 x162y124 SB_DRIVE plane 6,5
48  // 77 x162y124 SB_BIG plane 6
12  // 78 x162y124 SB_BIG plane 6
48  // 79 x162y124 SB_BIG plane 7
12  // 80 x162y124 SB_BIG plane 7
00  // 81 x162y124 SB_DRIVE plane 8,7
48  // 82 x162y124 SB_BIG plane 8
12  // 83 x162y124 SB_BIG plane 8
48  // 84 x162y124 SB_BIG plane 9
12  // 85 x162y124 SB_BIG plane 9
00  // 86 x162y124 SB_DRIVE plane 10,9
48  // 87 x162y124 SB_BIG plane 10
12  // 88 x162y124 SB_BIG plane 10
48  // 89 x162y124 SB_BIG plane 11
12  // 90 x162y124 SB_BIG plane 11
00  // 91 x162y124 SB_DRIVE plane 12,11
48  // 92 x162y124 SB_BIG plane 12
12  // 93 x162y124 SB_BIG plane 12
A8  // 94 x161y123 SB_SML plane 1
82  // 95 x161y123 SB_SML plane 2,1
2A  // 96 x161y123 SB_SML plane 2
A8  // 97 x161y123 SB_SML plane 3
82  // 98 x161y123 SB_SML plane 4,3
2A  // 99 x161y123 SB_SML plane 4
A8  // 100 x161y123 SB_SML plane 5
82  // 101 x161y123 SB_SML plane 6,5
2A  // 102 x161y123 SB_SML plane 6
A8  // 103 x161y123 SB_SML plane 7
82  // 104 x161y123 SB_SML plane 8,7
2A  // 105 x161y123 SB_SML plane 8
A8  // 106 x161y123 SB_SML plane 9
82  // 107 x161y123 SB_SML plane 10,9
2A  // 108 x161y123 SB_SML plane 10
A8  // 109 x161y123 SB_SML plane 11
82  // 110 x161y123 SB_SML plane 12,11
2A  // 111 x161y123 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8CE8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
3F // y_sel: 125
AA // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8CF0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y125
00  // 14 left_edge_EN1 at x-2y125
00  // 15 left_edge_EN2 at x-2y125
00  // 16 left_edge_EN0 at x-2y126
00  // 17 left_edge_EN1 at x-2y126
00  // 18 left_edge_EN2 at x-2y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y126 SB_BIG plane 1
12  // 65 x0y126 SB_BIG plane 1
00  // 66 x0y126 SB_DRIVE plane 2,1
48  // 67 x0y126 SB_BIG plane 2
12  // 68 x0y126 SB_BIG plane 2
48  // 69 x0y126 SB_BIG plane 3
12  // 70 x0y126 SB_BIG plane 3
00  // 71 x0y126 SB_DRIVE plane 4,3
48  // 72 x0y126 SB_BIG plane 4
12  // 73 x0y126 SB_BIG plane 4
48  // 74 x0y126 SB_BIG plane 5
12  // 75 x0y126 SB_BIG plane 5
00  // 76 x0y126 SB_DRIVE plane 6,5
48  // 77 x0y126 SB_BIG plane 6
12  // 78 x0y126 SB_BIG plane 6
48  // 79 x0y126 SB_BIG plane 7
12  // 80 x0y126 SB_BIG plane 7
00  // 81 x0y126 SB_DRIVE plane 8,7
48  // 82 x0y126 SB_BIG plane 8
12  // 83 x0y126 SB_BIG plane 8
48  // 84 x0y126 SB_BIG plane 9
12  // 85 x0y126 SB_BIG plane 9
00  // 86 x0y126 SB_DRIVE plane 10,9
48  // 87 x0y126 SB_BIG plane 10
12  // 88 x0y126 SB_BIG plane 10
48  // 89 x0y126 SB_BIG plane 11
12  // 90 x0y126 SB_BIG plane 11
00  // 91 x0y126 SB_DRIVE plane 12,11
48  // 92 x0y126 SB_BIG plane 12
12  // 93 x0y126 SB_BIG plane 12
A8  // 94 x-1y125 SB_SML plane 1
82  // 95 x-1y125 SB_SML plane 2,1
2A  // 96 x-1y125 SB_SML plane 2
A8  // 97 x-1y125 SB_SML plane 3
82  // 98 x-1y125 SB_SML plane 4,3
2A  // 99 x-1y125 SB_SML plane 4
A8  // 100 x-1y125 SB_SML plane 5
82  // 101 x-1y125 SB_SML plane 6,5
2A  // 102 x-1y125 SB_SML plane 6
A8  // 103 x-1y125 SB_SML plane 7
82  // 104 x-1y125 SB_SML plane 8,7
2A  // 105 x-1y125 SB_SML plane 8
A8  // 106 x-1y125 SB_SML plane 9
82  // 107 x-1y125 SB_SML plane 10,9
2A  // 108 x-1y125 SB_SML plane 10
A8  // 109 x-1y125 SB_SML plane 11
82  // 110 x-1y125 SB_SML plane 12,11
2A  // 111 x-1y125 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y125
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8D66     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
3F // y_sel: 125
85 // -- CRC low byte
FF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8D6E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y125
00  // 14 right_edge_EN1 at x163y125
00  // 15 right_edge_EN2 at x163y125
00  // 16 right_edge_EN0 at x163y126
00  // 17 right_edge_EN1 at x163y126
00  // 18 right_edge_EN2 at x163y126
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y125 SB_BIG plane 1
12  // 65 x161y125 SB_BIG plane 1
00  // 66 x161y125 SB_DRIVE plane 2,1
48  // 67 x161y125 SB_BIG plane 2
12  // 68 x161y125 SB_BIG plane 2
48  // 69 x161y125 SB_BIG plane 3
12  // 70 x161y125 SB_BIG plane 3
00  // 71 x161y125 SB_DRIVE plane 4,3
48  // 72 x161y125 SB_BIG plane 4
12  // 73 x161y125 SB_BIG plane 4
48  // 74 x161y125 SB_BIG plane 5
12  // 75 x161y125 SB_BIG plane 5
00  // 76 x161y125 SB_DRIVE plane 6,5
48  // 77 x161y125 SB_BIG plane 6
12  // 78 x161y125 SB_BIG plane 6
48  // 79 x161y125 SB_BIG plane 7
12  // 80 x161y125 SB_BIG plane 7
00  // 81 x161y125 SB_DRIVE plane 8,7
48  // 82 x161y125 SB_BIG plane 8
12  // 83 x161y125 SB_BIG plane 8
48  // 84 x161y125 SB_BIG plane 9
12  // 85 x161y125 SB_BIG plane 9
00  // 86 x161y125 SB_DRIVE plane 10,9
48  // 87 x161y125 SB_BIG plane 10
12  // 88 x161y125 SB_BIG plane 10
48  // 89 x161y125 SB_BIG plane 11
12  // 90 x161y125 SB_BIG plane 11
00  // 91 x161y125 SB_DRIVE plane 12,11
48  // 92 x161y125 SB_BIG plane 12
12  // 93 x161y125 SB_BIG plane 12
A8  // 94 x162y126 SB_SML plane 1
82  // 95 x162y126 SB_SML plane 2,1
2A  // 96 x162y126 SB_SML plane 2
A8  // 97 x162y126 SB_SML plane 3
82  // 98 x162y126 SB_SML plane 4,3
2A  // 99 x162y126 SB_SML plane 4
A8  // 100 x162y126 SB_SML plane 5
82  // 101 x162y126 SB_SML plane 6,5
2A  // 102 x162y126 SB_SML plane 6
A8  // 103 x162y126 SB_SML plane 7
82  // 104 x162y126 SB_SML plane 8,7
2A  // 105 x162y126 SB_SML plane 8
A8  // 106 x162y126 SB_SML plane 9
82  // 107 x162y126 SB_SML plane 10,9
2A  // 108 x162y126 SB_SML plane 10
A8  // 109 x162y126 SB_SML plane 11
82  // 110 x162y126 SB_SML plane 12,11
2A  // 111 x162y126 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8DE4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
40 // y_sel: 127
DA // -- CRC low byte
BE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8DEC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y127
00  // 14 left_edge_EN1 at x-2y127
00  // 15 left_edge_EN2 at x-2y127
00  // 16 left_edge_EN0 at x-2y128
00  // 17 left_edge_EN1 at x-2y128
00  // 18 left_edge_EN2 at x-2y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x-1y127 SB_BIG plane 1
12  // 65 x-1y127 SB_BIG plane 1
00  // 66 x-1y127 SB_DRIVE plane 2,1
48  // 67 x-1y127 SB_BIG plane 2
12  // 68 x-1y127 SB_BIG plane 2
48  // 69 x-1y127 SB_BIG plane 3
12  // 70 x-1y127 SB_BIG plane 3
00  // 71 x-1y127 SB_DRIVE plane 4,3
48  // 72 x-1y127 SB_BIG plane 4
12  // 73 x-1y127 SB_BIG plane 4
48  // 74 x-1y127 SB_BIG plane 5
12  // 75 x-1y127 SB_BIG plane 5
00  // 76 x-1y127 SB_DRIVE plane 6,5
48  // 77 x-1y127 SB_BIG plane 6
12  // 78 x-1y127 SB_BIG plane 6
48  // 79 x-1y127 SB_BIG plane 7
12  // 80 x-1y127 SB_BIG plane 7
00  // 81 x-1y127 SB_DRIVE plane 8,7
48  // 82 x-1y127 SB_BIG plane 8
12  // 83 x-1y127 SB_BIG plane 8
48  // 84 x-1y127 SB_BIG plane 9
12  // 85 x-1y127 SB_BIG plane 9
00  // 86 x-1y127 SB_DRIVE plane 10,9
48  // 87 x-1y127 SB_BIG plane 10
12  // 88 x-1y127 SB_BIG plane 10
48  // 89 x-1y127 SB_BIG plane 11
12  // 90 x-1y127 SB_BIG plane 11
00  // 91 x-1y127 SB_DRIVE plane 12,11
48  // 92 x-1y127 SB_BIG plane 12
12  // 93 x-1y127 SB_BIG plane 12
A8  // 94 x0y128 SB_SML plane 1
82  // 95 x0y128 SB_SML plane 2,1
2A  // 96 x0y128 SB_SML plane 2
A8  // 97 x0y128 SB_SML plane 3
82  // 98 x0y128 SB_SML plane 4,3
2A  // 99 x0y128 SB_SML plane 4
A8  // 100 x0y128 SB_SML plane 5
82  // 101 x0y128 SB_SML plane 6,5
2A  // 102 x0y128 SB_SML plane 6
A8  // 103 x0y128 SB_SML plane 7
82  // 104 x0y128 SB_SML plane 8,7
2A  // 105 x0y128 SB_SML plane 8
A8  // 106 x0y128 SB_SML plane 9
82  // 107 x0y128 SB_SML plane 10,9
2A  // 108 x0y128 SB_SML plane 10
A8  // 109 x0y128 SB_SML plane 11
82  // 110 x0y128 SB_SML plane 12,11
2A  // 111 x0y128 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y127
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8E62     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
40 // y_sel: 127
F5 // -- CRC low byte
74 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8E6A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 right_edge_EN0 at x163y127
00  // 14 right_edge_EN1 at x163y127
00  // 15 right_edge_EN2 at x163y127
00  // 16 right_edge_EN0 at x163y128
00  // 17 right_edge_EN1 at x163y128
00  // 18 right_edge_EN2 at x163y128
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x162y128 SB_BIG plane 1
12  // 65 x162y128 SB_BIG plane 1
00  // 66 x162y128 SB_DRIVE plane 2,1
48  // 67 x162y128 SB_BIG plane 2
12  // 68 x162y128 SB_BIG plane 2
48  // 69 x162y128 SB_BIG plane 3
12  // 70 x162y128 SB_BIG plane 3
00  // 71 x162y128 SB_DRIVE plane 4,3
48  // 72 x162y128 SB_BIG plane 4
12  // 73 x162y128 SB_BIG plane 4
48  // 74 x162y128 SB_BIG plane 5
12  // 75 x162y128 SB_BIG plane 5
00  // 76 x162y128 SB_DRIVE plane 6,5
48  // 77 x162y128 SB_BIG plane 6
12  // 78 x162y128 SB_BIG plane 6
48  // 79 x162y128 SB_BIG plane 7
12  // 80 x162y128 SB_BIG plane 7
00  // 81 x162y128 SB_DRIVE plane 8,7
48  // 82 x162y128 SB_BIG plane 8
12  // 83 x162y128 SB_BIG plane 8
48  // 84 x162y128 SB_BIG plane 9
12  // 85 x162y128 SB_BIG plane 9
00  // 86 x162y128 SB_DRIVE plane 10,9
48  // 87 x162y128 SB_BIG plane 10
12  // 88 x162y128 SB_BIG plane 10
48  // 89 x162y128 SB_BIG plane 11
12  // 90 x162y128 SB_BIG plane 11
00  // 91 x162y128 SB_DRIVE plane 12,11
48  // 92 x162y128 SB_BIG plane 12
12  // 93 x162y128 SB_BIG plane 12
A8  // 94 x161y127 SB_SML plane 1
82  // 95 x161y127 SB_SML plane 2,1
2A  // 96 x161y127 SB_SML plane 2
A8  // 97 x161y127 SB_SML plane 3
82  // 98 x161y127 SB_SML plane 4,3
2A  // 99 x161y127 SB_SML plane 4
A8  // 100 x161y127 SB_SML plane 5
82  // 101 x161y127 SB_SML plane 6,5
2A  // 102 x161y127 SB_SML plane 6
A8  // 103 x161y127 SB_SML plane 7
82  // 104 x161y127 SB_SML plane 8,7
2A  // 105 x161y127 SB_SML plane 8
A8  // 106 x161y127 SB_SML plane 9
82  // 107 x161y127 SB_SML plane 10,9
2A  // 108 x161y127 SB_SML plane 10
A8  // 109 x161y127 SB_SML plane 11
82  // 110 x161y127 SB_SML plane 12,11
2A  // 111 x161y127 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x-1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8EE0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
00 // x_sel: -1
41 // y_sel: 129
53 // -- CRC low byte
AF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8EE8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 left_edge_EN0 at x-2y129
00  // 14 left_edge_EN1 at x-2y129
00  // 15 left_edge_EN2 at x-2y129
00  // 16 left_edge_EN0 at x-2y130
00  // 17 left_edge_EN1 at x-2y130
00  // 18 left_edge_EN2 at x-2y130
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x0y130 SB_BIG plane 1
12  // 65 x0y130 SB_BIG plane 1
00  // 66 x0y130 SB_DRIVE plane 2,1
48  // 67 x0y130 SB_BIG plane 2
12  // 68 x0y130 SB_BIG plane 2
48  // 69 x0y130 SB_BIG plane 3
12  // 70 x0y130 SB_BIG plane 3
00  // 71 x0y130 SB_DRIVE plane 4,3
48  // 72 x0y130 SB_BIG plane 4
12  // 73 x0y130 SB_BIG plane 4
48  // 74 x0y130 SB_BIG plane 5
12  // 75 x0y130 SB_BIG plane 5
00  // 76 x0y130 SB_DRIVE plane 6,5
48  // 77 x0y130 SB_BIG plane 6
12  // 78 x0y130 SB_BIG plane 6
48  // 79 x0y130 SB_BIG plane 7
12  // 80 x0y130 SB_BIG plane 7
00  // 81 x0y130 SB_DRIVE plane 8,7
48  // 82 x0y130 SB_BIG plane 8
12  // 83 x0y130 SB_BIG plane 8
48  // 84 x0y130 SB_BIG plane 9
12  // 85 x0y130 SB_BIG plane 9
00  // 86 x0y130 SB_DRIVE plane 10,9
48  // 87 x0y130 SB_BIG plane 10
12  // 88 x0y130 SB_BIG plane 10
48  // 89 x0y130 SB_BIG plane 11
12  // 90 x0y130 SB_BIG plane 11
00  // 91 x0y130 SB_DRIVE plane 12,11
48  // 92 x0y130 SB_BIG plane 12
12  // 93 x0y130 SB_BIG plane 12
A8  // 94 x-1y129 SB_SML plane 1
82  // 95 x-1y129 SB_SML plane 2,1
2A  // 96 x-1y129 SB_SML plane 2
A8  // 97 x-1y129 SB_SML plane 3
82  // 98 x-1y129 SB_SML plane 4,3
2A  // 99 x-1y129 SB_SML plane 4
A8  // 100 x-1y129 SB_SML plane 5
82  // 101 x-1y129 SB_SML plane 6,5
2A  // 102 x-1y129 SB_SML plane 6
A8  // 103 x-1y129 SB_SML plane 7
82  // 104 x-1y129 SB_SML plane 8,7
2A  // 105 x-1y129 SB_SML plane 8
A8  // 106 x-1y129 SB_SML plane 9
82  // 107 x-1y129 SB_SML plane 10,9
2A  // 108 x-1y129 SB_SML plane 10
A8  // 109 x-1y129 SB_SML plane 11
82  // 110 x-1y129 SB_SML plane 12,11
2A  // 111 x-1y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8F5E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
41 // y_sel: 129
8B // -- CRC low byte
B6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8F66
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x1y131
00  // 14 top_edge_EN1 at x1y131
00  // 15 top_edge_EN2 at x1y131
00  // 16 top_edge_EN0 at x2y131
00  // 17 top_edge_EN1 at x2y131
00  // 18 top_edge_EN2 at x2y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x1y129 SB_BIG plane 1
12  // 65 x1y129 SB_BIG plane 1
00  // 66 x1y129 SB_DRIVE plane 2,1
48  // 67 x1y129 SB_BIG plane 2
12  // 68 x1y129 SB_BIG plane 2
48  // 69 x1y129 SB_BIG plane 3
12  // 70 x1y129 SB_BIG plane 3
00  // 71 x1y129 SB_DRIVE plane 4,3
48  // 72 x1y129 SB_BIG plane 4
12  // 73 x1y129 SB_BIG plane 4
48  // 74 x1y129 SB_BIG plane 5
12  // 75 x1y129 SB_BIG plane 5
00  // 76 x1y129 SB_DRIVE plane 6,5
48  // 77 x1y129 SB_BIG plane 6
12  // 78 x1y129 SB_BIG plane 6
48  // 79 x1y129 SB_BIG plane 7
12  // 80 x1y129 SB_BIG plane 7
00  // 81 x1y129 SB_DRIVE plane 8,7
48  // 82 x1y129 SB_BIG plane 8
12  // 83 x1y129 SB_BIG plane 8
48  // 84 x1y129 SB_BIG plane 9
12  // 85 x1y129 SB_BIG plane 9
00  // 86 x1y129 SB_DRIVE plane 10,9
48  // 87 x1y129 SB_BIG plane 10
12  // 88 x1y129 SB_BIG plane 10
48  // 89 x1y129 SB_BIG plane 11
12  // 90 x1y129 SB_BIG plane 11
00  // 91 x1y129 SB_DRIVE plane 12,11
48  // 92 x1y129 SB_BIG plane 12
12  // 93 x1y129 SB_BIG plane 12
A8  // 94 x2y130 SB_SML plane 1
82  // 95 x2y130 SB_SML plane 2,1
2A  // 96 x2y130 SB_SML plane 2
A8  // 97 x2y130 SB_SML plane 3
82  // 98 x2y130 SB_SML plane 4,3
2A  // 99 x2y130 SB_SML plane 4
A8  // 100 x2y130 SB_SML plane 5
82  // 101 x2y130 SB_SML plane 6,5
2A  // 102 x2y130 SB_SML plane 6
A8  // 103 x2y130 SB_SML plane 7
82  // 104 x2y130 SB_SML plane 8,7
2A  // 105 x2y130 SB_SML plane 8
A8  // 106 x2y130 SB_SML plane 9
82  // 107 x2y130 SB_SML plane 10,9
2A  // 108 x2y130 SB_SML plane 10
A8  // 109 x2y130 SB_SML plane 11
82  // 110 x2y130 SB_SML plane 12,11
2A  // 111 x2y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x3y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 8FDC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
41 // y_sel: 129
E3 // -- CRC low byte
9C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 8FE4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x3y131
00  // 14 top_edge_EN1 at x3y131
00  // 15 top_edge_EN2 at x3y131
00  // 16 top_edge_EN0 at x4y131
00  // 17 top_edge_EN1 at x4y131
00  // 18 top_edge_EN2 at x4y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x4y130 SB_BIG plane 1
12  // 65 x4y130 SB_BIG plane 1
00  // 66 x4y130 SB_DRIVE plane 2,1
48  // 67 x4y130 SB_BIG plane 2
12  // 68 x4y130 SB_BIG plane 2
48  // 69 x4y130 SB_BIG plane 3
12  // 70 x4y130 SB_BIG plane 3
00  // 71 x4y130 SB_DRIVE plane 4,3
48  // 72 x4y130 SB_BIG plane 4
12  // 73 x4y130 SB_BIG plane 4
48  // 74 x4y130 SB_BIG plane 5
12  // 75 x4y130 SB_BIG plane 5
00  // 76 x4y130 SB_DRIVE plane 6,5
48  // 77 x4y130 SB_BIG plane 6
12  // 78 x4y130 SB_BIG plane 6
48  // 79 x4y130 SB_BIG plane 7
12  // 80 x4y130 SB_BIG plane 7
00  // 81 x4y130 SB_DRIVE plane 8,7
48  // 82 x4y130 SB_BIG plane 8
12  // 83 x4y130 SB_BIG plane 8
48  // 84 x4y130 SB_BIG plane 9
12  // 85 x4y130 SB_BIG plane 9
00  // 86 x4y130 SB_DRIVE plane 10,9
48  // 87 x4y130 SB_BIG plane 10
12  // 88 x4y130 SB_BIG plane 10
48  // 89 x4y130 SB_BIG plane 11
12  // 90 x4y130 SB_BIG plane 11
00  // 91 x4y130 SB_DRIVE plane 12,11
48  // 92 x4y130 SB_BIG plane 12
12  // 93 x4y130 SB_BIG plane 12
A8  // 94 x3y129 SB_SML plane 1
82  // 95 x3y129 SB_SML plane 2,1
2A  // 96 x3y129 SB_SML plane 2
A8  // 97 x3y129 SB_SML plane 3
82  // 98 x3y129 SB_SML plane 4,3
2A  // 99 x3y129 SB_SML plane 4
A8  // 100 x3y129 SB_SML plane 5
82  // 101 x3y129 SB_SML plane 6,5
2A  // 102 x3y129 SB_SML plane 6
A8  // 103 x3y129 SB_SML plane 7
82  // 104 x3y129 SB_SML plane 8,7
2A  // 105 x3y129 SB_SML plane 8
A8  // 106 x3y129 SB_SML plane 9
82  // 107 x3y129 SB_SML plane 10,9
2A  // 108 x3y129 SB_SML plane 10
A8  // 109 x3y129 SB_SML plane 11
82  // 110 x3y129 SB_SML plane 12,11
2A  // 111 x3y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x5y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 905A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
41 // y_sel: 129
3B // -- CRC low byte
85 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9062
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x5y131
00  // 14 top_edge_EN1 at x5y131
00  // 15 top_edge_EN2 at x5y131
00  // 16 top_edge_EN0 at x6y131
00  // 17 top_edge_EN1 at x6y131
00  // 18 top_edge_EN2 at x6y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x5y129 SB_BIG plane 1
12  // 65 x5y129 SB_BIG plane 1
00  // 66 x5y129 SB_DRIVE plane 2,1
48  // 67 x5y129 SB_BIG plane 2
12  // 68 x5y129 SB_BIG plane 2
48  // 69 x5y129 SB_BIG plane 3
12  // 70 x5y129 SB_BIG plane 3
00  // 71 x5y129 SB_DRIVE plane 4,3
48  // 72 x5y129 SB_BIG plane 4
12  // 73 x5y129 SB_BIG plane 4
48  // 74 x5y129 SB_BIG plane 5
12  // 75 x5y129 SB_BIG plane 5
00  // 76 x5y129 SB_DRIVE plane 6,5
48  // 77 x5y129 SB_BIG plane 6
12  // 78 x5y129 SB_BIG plane 6
48  // 79 x5y129 SB_BIG plane 7
12  // 80 x5y129 SB_BIG plane 7
00  // 81 x5y129 SB_DRIVE plane 8,7
48  // 82 x5y129 SB_BIG plane 8
12  // 83 x5y129 SB_BIG plane 8
48  // 84 x5y129 SB_BIG plane 9
12  // 85 x5y129 SB_BIG plane 9
00  // 86 x5y129 SB_DRIVE plane 10,9
48  // 87 x5y129 SB_BIG plane 10
12  // 88 x5y129 SB_BIG plane 10
48  // 89 x5y129 SB_BIG plane 11
12  // 90 x5y129 SB_BIG plane 11
00  // 91 x5y129 SB_DRIVE plane 12,11
48  // 92 x5y129 SB_BIG plane 12
12  // 93 x5y129 SB_BIG plane 12
A8  // 94 x6y130 SB_SML plane 1
82  // 95 x6y130 SB_SML plane 2,1
2A  // 96 x6y130 SB_SML plane 2
A8  // 97 x6y130 SB_SML plane 3
82  // 98 x6y130 SB_SML plane 4,3
2A  // 99 x6y130 SB_SML plane 4
A8  // 100 x6y130 SB_SML plane 5
82  // 101 x6y130 SB_SML plane 6,5
2A  // 102 x6y130 SB_SML plane 6
A8  // 103 x6y130 SB_SML plane 7
82  // 104 x6y130 SB_SML plane 8,7
2A  // 105 x6y130 SB_SML plane 8
A8  // 106 x6y130 SB_SML plane 9
82  // 107 x6y130 SB_SML plane 10,9
2A  // 108 x6y130 SB_SML plane 10
A8  // 109 x6y130 SB_SML plane 11
82  // 110 x6y130 SB_SML plane 12,11
2A  // 111 x6y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x7y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 90D8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
41 // y_sel: 129
33 // -- CRC low byte
C8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 90E0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x7y131
00  // 14 top_edge_EN1 at x7y131
00  // 15 top_edge_EN2 at x7y131
00  // 16 top_edge_EN0 at x8y131
00  // 17 top_edge_EN1 at x8y131
00  // 18 top_edge_EN2 at x8y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x8y130 SB_BIG plane 1
12  // 65 x8y130 SB_BIG plane 1
00  // 66 x8y130 SB_DRIVE plane 2,1
48  // 67 x8y130 SB_BIG plane 2
12  // 68 x8y130 SB_BIG plane 2
48  // 69 x8y130 SB_BIG plane 3
12  // 70 x8y130 SB_BIG plane 3
00  // 71 x8y130 SB_DRIVE plane 4,3
48  // 72 x8y130 SB_BIG plane 4
12  // 73 x8y130 SB_BIG plane 4
48  // 74 x8y130 SB_BIG plane 5
12  // 75 x8y130 SB_BIG plane 5
00  // 76 x8y130 SB_DRIVE plane 6,5
48  // 77 x8y130 SB_BIG plane 6
12  // 78 x8y130 SB_BIG plane 6
48  // 79 x8y130 SB_BIG plane 7
12  // 80 x8y130 SB_BIG plane 7
00  // 81 x8y130 SB_DRIVE plane 8,7
48  // 82 x8y130 SB_BIG plane 8
12  // 83 x8y130 SB_BIG plane 8
48  // 84 x8y130 SB_BIG plane 9
12  // 85 x8y130 SB_BIG plane 9
00  // 86 x8y130 SB_DRIVE plane 10,9
48  // 87 x8y130 SB_BIG plane 10
12  // 88 x8y130 SB_BIG plane 10
48  // 89 x8y130 SB_BIG plane 11
12  // 90 x8y130 SB_BIG plane 11
00  // 91 x8y130 SB_DRIVE plane 12,11
48  // 92 x8y130 SB_BIG plane 12
12  // 93 x8y130 SB_BIG plane 12
A8  // 94 x7y129 SB_SML plane 1
82  // 95 x7y129 SB_SML plane 2,1
2A  // 96 x7y129 SB_SML plane 2
A8  // 97 x7y129 SB_SML plane 3
82  // 98 x7y129 SB_SML plane 4,3
2A  // 99 x7y129 SB_SML plane 4
A8  // 100 x7y129 SB_SML plane 5
82  // 101 x7y129 SB_SML plane 6,5
2A  // 102 x7y129 SB_SML plane 6
A8  // 103 x7y129 SB_SML plane 7
82  // 104 x7y129 SB_SML plane 8,7
2A  // 105 x7y129 SB_SML plane 8
A8  // 106 x7y129 SB_SML plane 9
82  // 107 x7y129 SB_SML plane 10,9
2A  // 108 x7y129 SB_SML plane 10
A8  // 109 x7y129 SB_SML plane 11
82  // 110 x7y129 SB_SML plane 12,11
2A  // 111 x7y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x9y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9156     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
41 // y_sel: 129
EB // -- CRC low byte
D1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 915E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x9y131
00  // 14 top_edge_EN1 at x9y131
00  // 15 top_edge_EN2 at x9y131
00  // 16 top_edge_EN0 at x10y131
00  // 17 top_edge_EN1 at x10y131
00  // 18 top_edge_EN2 at x10y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x9y129 SB_BIG plane 1
12  // 65 x9y129 SB_BIG plane 1
00  // 66 x9y129 SB_DRIVE plane 2,1
48  // 67 x9y129 SB_BIG plane 2
12  // 68 x9y129 SB_BIG plane 2
48  // 69 x9y129 SB_BIG plane 3
12  // 70 x9y129 SB_BIG plane 3
00  // 71 x9y129 SB_DRIVE plane 4,3
48  // 72 x9y129 SB_BIG plane 4
12  // 73 x9y129 SB_BIG plane 4
48  // 74 x9y129 SB_BIG plane 5
12  // 75 x9y129 SB_BIG plane 5
00  // 76 x9y129 SB_DRIVE plane 6,5
48  // 77 x9y129 SB_BIG plane 6
12  // 78 x9y129 SB_BIG plane 6
48  // 79 x9y129 SB_BIG plane 7
12  // 80 x9y129 SB_BIG plane 7
00  // 81 x9y129 SB_DRIVE plane 8,7
48  // 82 x9y129 SB_BIG plane 8
12  // 83 x9y129 SB_BIG plane 8
48  // 84 x9y129 SB_BIG plane 9
12  // 85 x9y129 SB_BIG plane 9
00  // 86 x9y129 SB_DRIVE plane 10,9
48  // 87 x9y129 SB_BIG plane 10
12  // 88 x9y129 SB_BIG plane 10
48  // 89 x9y129 SB_BIG plane 11
12  // 90 x9y129 SB_BIG plane 11
00  // 91 x9y129 SB_DRIVE plane 12,11
48  // 92 x9y129 SB_BIG plane 12
12  // 93 x9y129 SB_BIG plane 12
A8  // 94 x10y130 SB_SML plane 1
82  // 95 x10y130 SB_SML plane 2,1
2A  // 96 x10y130 SB_SML plane 2
A8  // 97 x10y130 SB_SML plane 3
82  // 98 x10y130 SB_SML plane 4,3
2A  // 99 x10y130 SB_SML plane 4
A8  // 100 x10y130 SB_SML plane 5
82  // 101 x10y130 SB_SML plane 6,5
2A  // 102 x10y130 SB_SML plane 6
A8  // 103 x10y130 SB_SML plane 7
82  // 104 x10y130 SB_SML plane 8,7
2A  // 105 x10y130 SB_SML plane 8
A8  // 106 x10y130 SB_SML plane 9
82  // 107 x10y130 SB_SML plane 10,9
2A  // 108 x10y130 SB_SML plane 10
A8  // 109 x10y130 SB_SML plane 11
82  // 110 x10y130 SB_SML plane 12,11
2A  // 111 x10y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x11y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 91D4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
41 // y_sel: 129
83 // -- CRC low byte
FB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 91DC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x11y131
00  // 14 top_edge_EN1 at x11y131
00  // 15 top_edge_EN2 at x11y131
00  // 16 top_edge_EN0 at x12y131
00  // 17 top_edge_EN1 at x12y131
00  // 18 top_edge_EN2 at x12y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x12y130 SB_BIG plane 1
12  // 65 x12y130 SB_BIG plane 1
00  // 66 x12y130 SB_DRIVE plane 2,1
48  // 67 x12y130 SB_BIG plane 2
12  // 68 x12y130 SB_BIG plane 2
48  // 69 x12y130 SB_BIG plane 3
12  // 70 x12y130 SB_BIG plane 3
00  // 71 x12y130 SB_DRIVE plane 4,3
48  // 72 x12y130 SB_BIG plane 4
12  // 73 x12y130 SB_BIG plane 4
48  // 74 x12y130 SB_BIG plane 5
12  // 75 x12y130 SB_BIG plane 5
00  // 76 x12y130 SB_DRIVE plane 6,5
48  // 77 x12y130 SB_BIG plane 6
12  // 78 x12y130 SB_BIG plane 6
48  // 79 x12y130 SB_BIG plane 7
12  // 80 x12y130 SB_BIG plane 7
00  // 81 x12y130 SB_DRIVE plane 8,7
48  // 82 x12y130 SB_BIG plane 8
12  // 83 x12y130 SB_BIG plane 8
48  // 84 x12y130 SB_BIG plane 9
12  // 85 x12y130 SB_BIG plane 9
00  // 86 x12y130 SB_DRIVE plane 10,9
48  // 87 x12y130 SB_BIG plane 10
12  // 88 x12y130 SB_BIG plane 10
48  // 89 x12y130 SB_BIG plane 11
12  // 90 x12y130 SB_BIG plane 11
00  // 91 x12y130 SB_DRIVE plane 12,11
48  // 92 x12y130 SB_BIG plane 12
12  // 93 x12y130 SB_BIG plane 12
A8  // 94 x11y129 SB_SML plane 1
82  // 95 x11y129 SB_SML plane 2,1
2A  // 96 x11y129 SB_SML plane 2
A8  // 97 x11y129 SB_SML plane 3
82  // 98 x11y129 SB_SML plane 4,3
2A  // 99 x11y129 SB_SML plane 4
A8  // 100 x11y129 SB_SML plane 5
82  // 101 x11y129 SB_SML plane 6,5
2A  // 102 x11y129 SB_SML plane 6
A8  // 103 x11y129 SB_SML plane 7
82  // 104 x11y129 SB_SML plane 8,7
2A  // 105 x11y129 SB_SML plane 8
A8  // 106 x11y129 SB_SML plane 9
82  // 107 x11y129 SB_SML plane 10,9
2A  // 108 x11y129 SB_SML plane 10
A8  // 109 x11y129 SB_SML plane 11
82  // 110 x11y129 SB_SML plane 12,11
2A  // 111 x11y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x13y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9252     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
41 // y_sel: 129
5B // -- CRC low byte
E2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 925A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x13y131
00  // 14 top_edge_EN1 at x13y131
00  // 15 top_edge_EN2 at x13y131
00  // 16 top_edge_EN0 at x14y131
00  // 17 top_edge_EN1 at x14y131
00  // 18 top_edge_EN2 at x14y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x13y129 SB_BIG plane 1
12  // 65 x13y129 SB_BIG plane 1
00  // 66 x13y129 SB_DRIVE plane 2,1
48  // 67 x13y129 SB_BIG plane 2
12  // 68 x13y129 SB_BIG plane 2
48  // 69 x13y129 SB_BIG plane 3
12  // 70 x13y129 SB_BIG plane 3
00  // 71 x13y129 SB_DRIVE plane 4,3
48  // 72 x13y129 SB_BIG plane 4
12  // 73 x13y129 SB_BIG plane 4
48  // 74 x13y129 SB_BIG plane 5
12  // 75 x13y129 SB_BIG plane 5
00  // 76 x13y129 SB_DRIVE plane 6,5
48  // 77 x13y129 SB_BIG plane 6
12  // 78 x13y129 SB_BIG plane 6
48  // 79 x13y129 SB_BIG plane 7
12  // 80 x13y129 SB_BIG plane 7
00  // 81 x13y129 SB_DRIVE plane 8,7
48  // 82 x13y129 SB_BIG plane 8
12  // 83 x13y129 SB_BIG plane 8
48  // 84 x13y129 SB_BIG plane 9
12  // 85 x13y129 SB_BIG plane 9
00  // 86 x13y129 SB_DRIVE plane 10,9
48  // 87 x13y129 SB_BIG plane 10
12  // 88 x13y129 SB_BIG plane 10
48  // 89 x13y129 SB_BIG plane 11
12  // 90 x13y129 SB_BIG plane 11
00  // 91 x13y129 SB_DRIVE plane 12,11
48  // 92 x13y129 SB_BIG plane 12
12  // 93 x13y129 SB_BIG plane 12
A8  // 94 x14y130 SB_SML plane 1
82  // 95 x14y130 SB_SML plane 2,1
2A  // 96 x14y130 SB_SML plane 2
A8  // 97 x14y130 SB_SML plane 3
82  // 98 x14y130 SB_SML plane 4,3
2A  // 99 x14y130 SB_SML plane 4
A8  // 100 x14y130 SB_SML plane 5
82  // 101 x14y130 SB_SML plane 6,5
2A  // 102 x14y130 SB_SML plane 6
A8  // 103 x14y130 SB_SML plane 7
82  // 104 x14y130 SB_SML plane 8,7
2A  // 105 x14y130 SB_SML plane 8
A8  // 106 x14y130 SB_SML plane 9
82  // 107 x14y130 SB_SML plane 10,9
2A  // 108 x14y130 SB_SML plane 10
A8  // 109 x14y130 SB_SML plane 11
82  // 110 x14y130 SB_SML plane 12,11
2A  // 111 x14y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x15y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 92D0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
41 // y_sel: 129
93 // -- CRC low byte
61 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 92D8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x15y131
00  // 14 top_edge_EN1 at x15y131
00  // 15 top_edge_EN2 at x15y131
00  // 16 top_edge_EN0 at x16y131
00  // 17 top_edge_EN1 at x16y131
00  // 18 top_edge_EN2 at x16y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x16y130 SB_BIG plane 1
12  // 65 x16y130 SB_BIG plane 1
00  // 66 x16y130 SB_DRIVE plane 2,1
48  // 67 x16y130 SB_BIG plane 2
12  // 68 x16y130 SB_BIG plane 2
48  // 69 x16y130 SB_BIG plane 3
12  // 70 x16y130 SB_BIG plane 3
00  // 71 x16y130 SB_DRIVE plane 4,3
48  // 72 x16y130 SB_BIG plane 4
12  // 73 x16y130 SB_BIG plane 4
48  // 74 x16y130 SB_BIG plane 5
12  // 75 x16y130 SB_BIG plane 5
00  // 76 x16y130 SB_DRIVE plane 6,5
48  // 77 x16y130 SB_BIG plane 6
12  // 78 x16y130 SB_BIG plane 6
48  // 79 x16y130 SB_BIG plane 7
12  // 80 x16y130 SB_BIG plane 7
00  // 81 x16y130 SB_DRIVE plane 8,7
48  // 82 x16y130 SB_BIG plane 8
12  // 83 x16y130 SB_BIG plane 8
48  // 84 x16y130 SB_BIG plane 9
12  // 85 x16y130 SB_BIG plane 9
00  // 86 x16y130 SB_DRIVE plane 10,9
48  // 87 x16y130 SB_BIG plane 10
12  // 88 x16y130 SB_BIG plane 10
48  // 89 x16y130 SB_BIG plane 11
12  // 90 x16y130 SB_BIG plane 11
00  // 91 x16y130 SB_DRIVE plane 12,11
48  // 92 x16y130 SB_BIG plane 12
12  // 93 x16y130 SB_BIG plane 12
A8  // 94 x15y129 SB_SML plane 1
82  // 95 x15y129 SB_SML plane 2,1
2A  // 96 x15y129 SB_SML plane 2
A8  // 97 x15y129 SB_SML plane 3
82  // 98 x15y129 SB_SML plane 4,3
2A  // 99 x15y129 SB_SML plane 4
A8  // 100 x15y129 SB_SML plane 5
82  // 101 x15y129 SB_SML plane 6,5
2A  // 102 x15y129 SB_SML plane 6
A8  // 103 x15y129 SB_SML plane 7
82  // 104 x15y129 SB_SML plane 8,7
2A  // 105 x15y129 SB_SML plane 8
A8  // 106 x15y129 SB_SML plane 9
82  // 107 x15y129 SB_SML plane 10,9
2A  // 108 x15y129 SB_SML plane 10
A8  // 109 x15y129 SB_SML plane 11
82  // 110 x15y129 SB_SML plane 12,11
2A  // 111 x15y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x17y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 934E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
41 // y_sel: 129
4B // -- CRC low byte
78 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9356
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x17y131
00  // 14 top_edge_EN1 at x17y131
00  // 15 top_edge_EN2 at x17y131
00  // 16 top_edge_EN0 at x18y131
00  // 17 top_edge_EN1 at x18y131
00  // 18 top_edge_EN2 at x18y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x17y129 SB_BIG plane 1
12  // 65 x17y129 SB_BIG plane 1
00  // 66 x17y129 SB_DRIVE plane 2,1
48  // 67 x17y129 SB_BIG plane 2
12  // 68 x17y129 SB_BIG plane 2
48  // 69 x17y129 SB_BIG plane 3
12  // 70 x17y129 SB_BIG plane 3
00  // 71 x17y129 SB_DRIVE plane 4,3
48  // 72 x17y129 SB_BIG plane 4
12  // 73 x17y129 SB_BIG plane 4
48  // 74 x17y129 SB_BIG plane 5
12  // 75 x17y129 SB_BIG plane 5
00  // 76 x17y129 SB_DRIVE plane 6,5
48  // 77 x17y129 SB_BIG plane 6
12  // 78 x17y129 SB_BIG plane 6
48  // 79 x17y129 SB_BIG plane 7
12  // 80 x17y129 SB_BIG plane 7
00  // 81 x17y129 SB_DRIVE plane 8,7
48  // 82 x17y129 SB_BIG plane 8
12  // 83 x17y129 SB_BIG plane 8
48  // 84 x17y129 SB_BIG plane 9
12  // 85 x17y129 SB_BIG plane 9
00  // 86 x17y129 SB_DRIVE plane 10,9
48  // 87 x17y129 SB_BIG plane 10
12  // 88 x17y129 SB_BIG plane 10
48  // 89 x17y129 SB_BIG plane 11
12  // 90 x17y129 SB_BIG plane 11
00  // 91 x17y129 SB_DRIVE plane 12,11
48  // 92 x17y129 SB_BIG plane 12
12  // 93 x17y129 SB_BIG plane 12
A8  // 94 x18y130 SB_SML plane 1
82  // 95 x18y130 SB_SML plane 2,1
2A  // 96 x18y130 SB_SML plane 2
A8  // 97 x18y130 SB_SML plane 3
82  // 98 x18y130 SB_SML plane 4,3
2A  // 99 x18y130 SB_SML plane 4
A8  // 100 x18y130 SB_SML plane 5
82  // 101 x18y130 SB_SML plane 6,5
2A  // 102 x18y130 SB_SML plane 6
A8  // 103 x18y130 SB_SML plane 7
82  // 104 x18y130 SB_SML plane 8,7
2A  // 105 x18y130 SB_SML plane 8
A8  // 106 x18y130 SB_SML plane 9
82  // 107 x18y130 SB_SML plane 10,9
2A  // 108 x18y130 SB_SML plane 10
A8  // 109 x18y130 SB_SML plane 11
82  // 110 x18y130 SB_SML plane 12,11
2A  // 111 x18y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x19y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 93CC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
41 // y_sel: 129
23 // -- CRC low byte
52 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 93D4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x19y131
00  // 14 top_edge_EN1 at x19y131
00  // 15 top_edge_EN2 at x19y131
00  // 16 top_edge_EN0 at x20y131
00  // 17 top_edge_EN1 at x20y131
00  // 18 top_edge_EN2 at x20y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x20y130 SB_BIG plane 1
12  // 65 x20y130 SB_BIG plane 1
00  // 66 x20y130 SB_DRIVE plane 2,1
48  // 67 x20y130 SB_BIG plane 2
12  // 68 x20y130 SB_BIG plane 2
48  // 69 x20y130 SB_BIG plane 3
12  // 70 x20y130 SB_BIG plane 3
00  // 71 x20y130 SB_DRIVE plane 4,3
48  // 72 x20y130 SB_BIG plane 4
12  // 73 x20y130 SB_BIG plane 4
48  // 74 x20y130 SB_BIG plane 5
12  // 75 x20y130 SB_BIG plane 5
00  // 76 x20y130 SB_DRIVE plane 6,5
48  // 77 x20y130 SB_BIG plane 6
12  // 78 x20y130 SB_BIG plane 6
48  // 79 x20y130 SB_BIG plane 7
12  // 80 x20y130 SB_BIG plane 7
00  // 81 x20y130 SB_DRIVE plane 8,7
48  // 82 x20y130 SB_BIG plane 8
12  // 83 x20y130 SB_BIG plane 8
48  // 84 x20y130 SB_BIG plane 9
12  // 85 x20y130 SB_BIG plane 9
00  // 86 x20y130 SB_DRIVE plane 10,9
48  // 87 x20y130 SB_BIG plane 10
12  // 88 x20y130 SB_BIG plane 10
48  // 89 x20y130 SB_BIG plane 11
12  // 90 x20y130 SB_BIG plane 11
00  // 91 x20y130 SB_DRIVE plane 12,11
48  // 92 x20y130 SB_BIG plane 12
12  // 93 x20y130 SB_BIG plane 12
A8  // 94 x19y129 SB_SML plane 1
82  // 95 x19y129 SB_SML plane 2,1
2A  // 96 x19y129 SB_SML plane 2
A8  // 97 x19y129 SB_SML plane 3
82  // 98 x19y129 SB_SML plane 4,3
2A  // 99 x19y129 SB_SML plane 4
A8  // 100 x19y129 SB_SML plane 5
82  // 101 x19y129 SB_SML plane 6,5
2A  // 102 x19y129 SB_SML plane 6
A8  // 103 x19y129 SB_SML plane 7
82  // 104 x19y129 SB_SML plane 8,7
2A  // 105 x19y129 SB_SML plane 8
A8  // 106 x19y129 SB_SML plane 9
82  // 107 x19y129 SB_SML plane 10,9
2A  // 108 x19y129 SB_SML plane 10
A8  // 109 x19y129 SB_SML plane 11
82  // 110 x19y129 SB_SML plane 12,11
2A  // 111 x19y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x21y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 944A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0B // x_sel: 21
41 // y_sel: 129
FB // -- CRC low byte
4B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9452
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x21y131
00  // 14 top_edge_EN1 at x21y131
00  // 15 top_edge_EN2 at x21y131
00  // 16 top_edge_EN0 at x22y131
00  // 17 top_edge_EN1 at x22y131
00  // 18 top_edge_EN2 at x22y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x21y129 SB_BIG plane 1
12  // 65 x21y129 SB_BIG plane 1
00  // 66 x21y129 SB_DRIVE plane 2,1
48  // 67 x21y129 SB_BIG plane 2
12  // 68 x21y129 SB_BIG plane 2
48  // 69 x21y129 SB_BIG plane 3
12  // 70 x21y129 SB_BIG plane 3
00  // 71 x21y129 SB_DRIVE plane 4,3
48  // 72 x21y129 SB_BIG plane 4
12  // 73 x21y129 SB_BIG plane 4
48  // 74 x21y129 SB_BIG plane 5
12  // 75 x21y129 SB_BIG plane 5
00  // 76 x21y129 SB_DRIVE plane 6,5
48  // 77 x21y129 SB_BIG plane 6
12  // 78 x21y129 SB_BIG plane 6
48  // 79 x21y129 SB_BIG plane 7
12  // 80 x21y129 SB_BIG plane 7
00  // 81 x21y129 SB_DRIVE plane 8,7
48  // 82 x21y129 SB_BIG plane 8
12  // 83 x21y129 SB_BIG plane 8
48  // 84 x21y129 SB_BIG plane 9
12  // 85 x21y129 SB_BIG plane 9
00  // 86 x21y129 SB_DRIVE plane 10,9
48  // 87 x21y129 SB_BIG plane 10
12  // 88 x21y129 SB_BIG plane 10
48  // 89 x21y129 SB_BIG plane 11
12  // 90 x21y129 SB_BIG plane 11
00  // 91 x21y129 SB_DRIVE plane 12,11
48  // 92 x21y129 SB_BIG plane 12
12  // 93 x21y129 SB_BIG plane 12
A8  // 94 x22y130 SB_SML plane 1
82  // 95 x22y130 SB_SML plane 2,1
2A  // 96 x22y130 SB_SML plane 2
A8  // 97 x22y130 SB_SML plane 3
82  // 98 x22y130 SB_SML plane 4,3
2A  // 99 x22y130 SB_SML plane 4
A8  // 100 x22y130 SB_SML plane 5
82  // 101 x22y130 SB_SML plane 6,5
2A  // 102 x22y130 SB_SML plane 6
A8  // 103 x22y130 SB_SML plane 7
82  // 104 x22y130 SB_SML plane 8,7
2A  // 105 x22y130 SB_SML plane 8
A8  // 106 x22y130 SB_SML plane 9
82  // 107 x22y130 SB_SML plane 10,9
2A  // 108 x22y130 SB_SML plane 10
A8  // 109 x22y130 SB_SML plane 11
82  // 110 x22y130 SB_SML plane 12,11
2A  // 111 x22y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x23y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 94C8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0C // x_sel: 23
41 // y_sel: 129
F3 // -- CRC low byte
06 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 94D0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x23y131
00  // 14 top_edge_EN1 at x23y131
00  // 15 top_edge_EN2 at x23y131
00  // 16 top_edge_EN0 at x24y131
00  // 17 top_edge_EN1 at x24y131
00  // 18 top_edge_EN2 at x24y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x24y130 SB_BIG plane 1
12  // 65 x24y130 SB_BIG plane 1
00  // 66 x24y130 SB_DRIVE plane 2,1
48  // 67 x24y130 SB_BIG plane 2
12  // 68 x24y130 SB_BIG plane 2
48  // 69 x24y130 SB_BIG plane 3
12  // 70 x24y130 SB_BIG plane 3
00  // 71 x24y130 SB_DRIVE plane 4,3
48  // 72 x24y130 SB_BIG plane 4
12  // 73 x24y130 SB_BIG plane 4
48  // 74 x24y130 SB_BIG plane 5
12  // 75 x24y130 SB_BIG plane 5
00  // 76 x24y130 SB_DRIVE plane 6,5
48  // 77 x24y130 SB_BIG plane 6
12  // 78 x24y130 SB_BIG plane 6
48  // 79 x24y130 SB_BIG plane 7
12  // 80 x24y130 SB_BIG plane 7
00  // 81 x24y130 SB_DRIVE plane 8,7
48  // 82 x24y130 SB_BIG plane 8
12  // 83 x24y130 SB_BIG plane 8
48  // 84 x24y130 SB_BIG plane 9
12  // 85 x24y130 SB_BIG plane 9
00  // 86 x24y130 SB_DRIVE plane 10,9
48  // 87 x24y130 SB_BIG plane 10
12  // 88 x24y130 SB_BIG plane 10
48  // 89 x24y130 SB_BIG plane 11
12  // 90 x24y130 SB_BIG plane 11
00  // 91 x24y130 SB_DRIVE plane 12,11
48  // 92 x24y130 SB_BIG plane 12
12  // 93 x24y130 SB_BIG plane 12
A8  // 94 x23y129 SB_SML plane 1
82  // 95 x23y129 SB_SML plane 2,1
2A  // 96 x23y129 SB_SML plane 2
A8  // 97 x23y129 SB_SML plane 3
82  // 98 x23y129 SB_SML plane 4,3
2A  // 99 x23y129 SB_SML plane 4
A8  // 100 x23y129 SB_SML plane 5
82  // 101 x23y129 SB_SML plane 6,5
2A  // 102 x23y129 SB_SML plane 6
A8  // 103 x23y129 SB_SML plane 7
82  // 104 x23y129 SB_SML plane 8,7
2A  // 105 x23y129 SB_SML plane 8
A8  // 106 x23y129 SB_SML plane 9
82  // 107 x23y129 SB_SML plane 10,9
2A  // 108 x23y129 SB_SML plane 10
A8  // 109 x23y129 SB_SML plane 11
82  // 110 x23y129 SB_SML plane 12,11
2A  // 111 x23y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x25y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9546     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0D // x_sel: 25
41 // y_sel: 129
2B // -- CRC low byte
1F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 954E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x25y131
00  // 14 top_edge_EN1 at x25y131
00  // 15 top_edge_EN2 at x25y131
00  // 16 top_edge_EN0 at x26y131
00  // 17 top_edge_EN1 at x26y131
00  // 18 top_edge_EN2 at x26y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x25y129 SB_BIG plane 1
12  // 65 x25y129 SB_BIG plane 1
00  // 66 x25y129 SB_DRIVE plane 2,1
48  // 67 x25y129 SB_BIG plane 2
12  // 68 x25y129 SB_BIG plane 2
48  // 69 x25y129 SB_BIG plane 3
12  // 70 x25y129 SB_BIG plane 3
00  // 71 x25y129 SB_DRIVE plane 4,3
48  // 72 x25y129 SB_BIG plane 4
12  // 73 x25y129 SB_BIG plane 4
48  // 74 x25y129 SB_BIG plane 5
12  // 75 x25y129 SB_BIG plane 5
00  // 76 x25y129 SB_DRIVE plane 6,5
48  // 77 x25y129 SB_BIG plane 6
12  // 78 x25y129 SB_BIG plane 6
48  // 79 x25y129 SB_BIG plane 7
12  // 80 x25y129 SB_BIG plane 7
00  // 81 x25y129 SB_DRIVE plane 8,7
48  // 82 x25y129 SB_BIG plane 8
12  // 83 x25y129 SB_BIG plane 8
48  // 84 x25y129 SB_BIG plane 9
12  // 85 x25y129 SB_BIG plane 9
00  // 86 x25y129 SB_DRIVE plane 10,9
48  // 87 x25y129 SB_BIG plane 10
12  // 88 x25y129 SB_BIG plane 10
48  // 89 x25y129 SB_BIG plane 11
12  // 90 x25y129 SB_BIG plane 11
00  // 91 x25y129 SB_DRIVE plane 12,11
48  // 92 x25y129 SB_BIG plane 12
12  // 93 x25y129 SB_BIG plane 12
A8  // 94 x26y130 SB_SML plane 1
82  // 95 x26y130 SB_SML plane 2,1
2A  // 96 x26y130 SB_SML plane 2
A8  // 97 x26y130 SB_SML plane 3
82  // 98 x26y130 SB_SML plane 4,3
2A  // 99 x26y130 SB_SML plane 4
A8  // 100 x26y130 SB_SML plane 5
82  // 101 x26y130 SB_SML plane 6,5
2A  // 102 x26y130 SB_SML plane 6
A8  // 103 x26y130 SB_SML plane 7
82  // 104 x26y130 SB_SML plane 8,7
2A  // 105 x26y130 SB_SML plane 8
A8  // 106 x26y130 SB_SML plane 9
82  // 107 x26y130 SB_SML plane 10,9
2A  // 108 x26y130 SB_SML plane 10
A8  // 109 x26y130 SB_SML plane 11
82  // 110 x26y130 SB_SML plane 12,11
2A  // 111 x26y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x27y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 95C4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0E // x_sel: 27
41 // y_sel: 129
43 // -- CRC low byte
35 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 95CC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x27y131
00  // 14 top_edge_EN1 at x27y131
00  // 15 top_edge_EN2 at x27y131
00  // 16 top_edge_EN0 at x28y131
00  // 17 top_edge_EN1 at x28y131
00  // 18 top_edge_EN2 at x28y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x28y130 SB_BIG plane 1
12  // 65 x28y130 SB_BIG plane 1
00  // 66 x28y130 SB_DRIVE plane 2,1
48  // 67 x28y130 SB_BIG plane 2
12  // 68 x28y130 SB_BIG plane 2
48  // 69 x28y130 SB_BIG plane 3
12  // 70 x28y130 SB_BIG plane 3
00  // 71 x28y130 SB_DRIVE plane 4,3
48  // 72 x28y130 SB_BIG plane 4
12  // 73 x28y130 SB_BIG plane 4
48  // 74 x28y130 SB_BIG plane 5
12  // 75 x28y130 SB_BIG plane 5
00  // 76 x28y130 SB_DRIVE plane 6,5
48  // 77 x28y130 SB_BIG plane 6
12  // 78 x28y130 SB_BIG plane 6
48  // 79 x28y130 SB_BIG plane 7
12  // 80 x28y130 SB_BIG plane 7
00  // 81 x28y130 SB_DRIVE plane 8,7
48  // 82 x28y130 SB_BIG plane 8
12  // 83 x28y130 SB_BIG plane 8
48  // 84 x28y130 SB_BIG plane 9
12  // 85 x28y130 SB_BIG plane 9
00  // 86 x28y130 SB_DRIVE plane 10,9
48  // 87 x28y130 SB_BIG plane 10
12  // 88 x28y130 SB_BIG plane 10
48  // 89 x28y130 SB_BIG plane 11
12  // 90 x28y130 SB_BIG plane 11
00  // 91 x28y130 SB_DRIVE plane 12,11
48  // 92 x28y130 SB_BIG plane 12
12  // 93 x28y130 SB_BIG plane 12
A8  // 94 x27y129 SB_SML plane 1
82  // 95 x27y129 SB_SML plane 2,1
2A  // 96 x27y129 SB_SML plane 2
A8  // 97 x27y129 SB_SML plane 3
82  // 98 x27y129 SB_SML plane 4,3
2A  // 99 x27y129 SB_SML plane 4
A8  // 100 x27y129 SB_SML plane 5
82  // 101 x27y129 SB_SML plane 6,5
2A  // 102 x27y129 SB_SML plane 6
A8  // 103 x27y129 SB_SML plane 7
82  // 104 x27y129 SB_SML plane 8,7
2A  // 105 x27y129 SB_SML plane 8
A8  // 106 x27y129 SB_SML plane 9
82  // 107 x27y129 SB_SML plane 10,9
2A  // 108 x27y129 SB_SML plane 10
A8  // 109 x27y129 SB_SML plane 11
82  // 110 x27y129 SB_SML plane 12,11
2A  // 111 x27y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x29y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9642     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0F // x_sel: 29
41 // y_sel: 129
9B // -- CRC low byte
2C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 964A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x29y131
00  // 14 top_edge_EN1 at x29y131
00  // 15 top_edge_EN2 at x29y131
00  // 16 top_edge_EN0 at x30y131
00  // 17 top_edge_EN1 at x30y131
00  // 18 top_edge_EN2 at x30y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x29y129 SB_BIG plane 1
12  // 65 x29y129 SB_BIG plane 1
00  // 66 x29y129 SB_DRIVE plane 2,1
48  // 67 x29y129 SB_BIG plane 2
12  // 68 x29y129 SB_BIG plane 2
48  // 69 x29y129 SB_BIG plane 3
12  // 70 x29y129 SB_BIG plane 3
00  // 71 x29y129 SB_DRIVE plane 4,3
48  // 72 x29y129 SB_BIG plane 4
12  // 73 x29y129 SB_BIG plane 4
48  // 74 x29y129 SB_BIG plane 5
12  // 75 x29y129 SB_BIG plane 5
00  // 76 x29y129 SB_DRIVE plane 6,5
48  // 77 x29y129 SB_BIG plane 6
12  // 78 x29y129 SB_BIG plane 6
48  // 79 x29y129 SB_BIG plane 7
12  // 80 x29y129 SB_BIG plane 7
00  // 81 x29y129 SB_DRIVE plane 8,7
48  // 82 x29y129 SB_BIG plane 8
12  // 83 x29y129 SB_BIG plane 8
48  // 84 x29y129 SB_BIG plane 9
12  // 85 x29y129 SB_BIG plane 9
00  // 86 x29y129 SB_DRIVE plane 10,9
48  // 87 x29y129 SB_BIG plane 10
12  // 88 x29y129 SB_BIG plane 10
48  // 89 x29y129 SB_BIG plane 11
12  // 90 x29y129 SB_BIG plane 11
00  // 91 x29y129 SB_DRIVE plane 12,11
48  // 92 x29y129 SB_BIG plane 12
12  // 93 x29y129 SB_BIG plane 12
A8  // 94 x30y130 SB_SML plane 1
82  // 95 x30y130 SB_SML plane 2,1
2A  // 96 x30y130 SB_SML plane 2
A8  // 97 x30y130 SB_SML plane 3
82  // 98 x30y130 SB_SML plane 4,3
2A  // 99 x30y130 SB_SML plane 4
A8  // 100 x30y130 SB_SML plane 5
82  // 101 x30y130 SB_SML plane 6,5
2A  // 102 x30y130 SB_SML plane 6
A8  // 103 x30y130 SB_SML plane 7
82  // 104 x30y130 SB_SML plane 8,7
2A  // 105 x30y130 SB_SML plane 8
A8  // 106 x30y130 SB_SML plane 9
82  // 107 x30y130 SB_SML plane 10,9
2A  // 108 x30y130 SB_SML plane 10
A8  // 109 x30y130 SB_SML plane 11
82  // 110 x30y130 SB_SML plane 12,11
2A  // 111 x30y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x31y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 96C0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
10 // x_sel: 31
41 // y_sel: 129
C2 // -- CRC low byte
3A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 96C8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x31y131
00  // 14 top_edge_EN1 at x31y131
00  // 15 top_edge_EN2 at x31y131
00  // 16 top_edge_EN0 at x32y131
00  // 17 top_edge_EN1 at x32y131
00  // 18 top_edge_EN2 at x32y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x32y130 SB_BIG plane 1
12  // 65 x32y130 SB_BIG plane 1
00  // 66 x32y130 SB_DRIVE plane 2,1
48  // 67 x32y130 SB_BIG plane 2
12  // 68 x32y130 SB_BIG plane 2
48  // 69 x32y130 SB_BIG plane 3
12  // 70 x32y130 SB_BIG plane 3
00  // 71 x32y130 SB_DRIVE plane 4,3
48  // 72 x32y130 SB_BIG plane 4
12  // 73 x32y130 SB_BIG plane 4
48  // 74 x32y130 SB_BIG plane 5
12  // 75 x32y130 SB_BIG plane 5
00  // 76 x32y130 SB_DRIVE plane 6,5
48  // 77 x32y130 SB_BIG plane 6
12  // 78 x32y130 SB_BIG plane 6
48  // 79 x32y130 SB_BIG plane 7
12  // 80 x32y130 SB_BIG plane 7
00  // 81 x32y130 SB_DRIVE plane 8,7
48  // 82 x32y130 SB_BIG plane 8
12  // 83 x32y130 SB_BIG plane 8
48  // 84 x32y130 SB_BIG plane 9
12  // 85 x32y130 SB_BIG plane 9
00  // 86 x32y130 SB_DRIVE plane 10,9
48  // 87 x32y130 SB_BIG plane 10
12  // 88 x32y130 SB_BIG plane 10
48  // 89 x32y130 SB_BIG plane 11
12  // 90 x32y130 SB_BIG plane 11
00  // 91 x32y130 SB_DRIVE plane 12,11
48  // 92 x32y130 SB_BIG plane 12
12  // 93 x32y130 SB_BIG plane 12
A8  // 94 x31y129 SB_SML plane 1
82  // 95 x31y129 SB_SML plane 2,1
2A  // 96 x31y129 SB_SML plane 2
A8  // 97 x31y129 SB_SML plane 3
82  // 98 x31y129 SB_SML plane 4,3
2A  // 99 x31y129 SB_SML plane 4
A8  // 100 x31y129 SB_SML plane 5
82  // 101 x31y129 SB_SML plane 6,5
2A  // 102 x31y129 SB_SML plane 6
A8  // 103 x31y129 SB_SML plane 7
82  // 104 x31y129 SB_SML plane 8,7
2A  // 105 x31y129 SB_SML plane 8
A8  // 106 x31y129 SB_SML plane 9
82  // 107 x31y129 SB_SML plane 10,9
2A  // 108 x31y129 SB_SML plane 10
A8  // 109 x31y129 SB_SML plane 11
82  // 110 x31y129 SB_SML plane 12,11
2A  // 111 x31y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x33y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 973E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
11 // x_sel: 33
41 // y_sel: 129
1A // -- CRC low byte
23 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9746
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x33y131
00  // 14 top_edge_EN1 at x33y131
00  // 15 top_edge_EN2 at x33y131
00  // 16 top_edge_EN0 at x34y131
00  // 17 top_edge_EN1 at x34y131
00  // 18 top_edge_EN2 at x34y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x33y129 SB_BIG plane 1
12  // 65 x33y129 SB_BIG plane 1
00  // 66 x33y129 SB_DRIVE plane 2,1
48  // 67 x33y129 SB_BIG plane 2
12  // 68 x33y129 SB_BIG plane 2
48  // 69 x33y129 SB_BIG plane 3
12  // 70 x33y129 SB_BIG plane 3
00  // 71 x33y129 SB_DRIVE plane 4,3
48  // 72 x33y129 SB_BIG plane 4
12  // 73 x33y129 SB_BIG plane 4
48  // 74 x33y129 SB_BIG plane 5
12  // 75 x33y129 SB_BIG plane 5
00  // 76 x33y129 SB_DRIVE plane 6,5
48  // 77 x33y129 SB_BIG plane 6
12  // 78 x33y129 SB_BIG plane 6
48  // 79 x33y129 SB_BIG plane 7
12  // 80 x33y129 SB_BIG plane 7
00  // 81 x33y129 SB_DRIVE plane 8,7
48  // 82 x33y129 SB_BIG plane 8
12  // 83 x33y129 SB_BIG plane 8
48  // 84 x33y129 SB_BIG plane 9
12  // 85 x33y129 SB_BIG plane 9
00  // 86 x33y129 SB_DRIVE plane 10,9
48  // 87 x33y129 SB_BIG plane 10
12  // 88 x33y129 SB_BIG plane 10
48  // 89 x33y129 SB_BIG plane 11
12  // 90 x33y129 SB_BIG plane 11
00  // 91 x33y129 SB_DRIVE plane 12,11
48  // 92 x33y129 SB_BIG plane 12
12  // 93 x33y129 SB_BIG plane 12
A8  // 94 x34y130 SB_SML plane 1
82  // 95 x34y130 SB_SML plane 2,1
2A  // 96 x34y130 SB_SML plane 2
A8  // 97 x34y130 SB_SML plane 3
82  // 98 x34y130 SB_SML plane 4,3
2A  // 99 x34y130 SB_SML plane 4
A8  // 100 x34y130 SB_SML plane 5
82  // 101 x34y130 SB_SML plane 6,5
2A  // 102 x34y130 SB_SML plane 6
A8  // 103 x34y130 SB_SML plane 7
82  // 104 x34y130 SB_SML plane 8,7
2A  // 105 x34y130 SB_SML plane 8
A8  // 106 x34y130 SB_SML plane 9
82  // 107 x34y130 SB_SML plane 10,9
2A  // 108 x34y130 SB_SML plane 10
A8  // 109 x34y130 SB_SML plane 11
82  // 110 x34y130 SB_SML plane 12,11
2A  // 111 x34y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x35y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 97BC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
12 // x_sel: 35
41 // y_sel: 129
72 // -- CRC low byte
09 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 97C4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x35y131
00  // 14 top_edge_EN1 at x35y131
00  // 15 top_edge_EN2 at x35y131
00  // 16 top_edge_EN0 at x36y131
00  // 17 top_edge_EN1 at x36y131
00  // 18 top_edge_EN2 at x36y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x36y130 SB_BIG plane 1
12  // 65 x36y130 SB_BIG plane 1
00  // 66 x36y130 SB_DRIVE plane 2,1
48  // 67 x36y130 SB_BIG plane 2
12  // 68 x36y130 SB_BIG plane 2
48  // 69 x36y130 SB_BIG plane 3
12  // 70 x36y130 SB_BIG plane 3
00  // 71 x36y130 SB_DRIVE plane 4,3
48  // 72 x36y130 SB_BIG plane 4
12  // 73 x36y130 SB_BIG plane 4
48  // 74 x36y130 SB_BIG plane 5
12  // 75 x36y130 SB_BIG plane 5
00  // 76 x36y130 SB_DRIVE plane 6,5
48  // 77 x36y130 SB_BIG plane 6
12  // 78 x36y130 SB_BIG plane 6
48  // 79 x36y130 SB_BIG plane 7
12  // 80 x36y130 SB_BIG plane 7
00  // 81 x36y130 SB_DRIVE plane 8,7
48  // 82 x36y130 SB_BIG plane 8
12  // 83 x36y130 SB_BIG plane 8
48  // 84 x36y130 SB_BIG plane 9
12  // 85 x36y130 SB_BIG plane 9
00  // 86 x36y130 SB_DRIVE plane 10,9
48  // 87 x36y130 SB_BIG plane 10
12  // 88 x36y130 SB_BIG plane 10
48  // 89 x36y130 SB_BIG plane 11
12  // 90 x36y130 SB_BIG plane 11
00  // 91 x36y130 SB_DRIVE plane 12,11
48  // 92 x36y130 SB_BIG plane 12
12  // 93 x36y130 SB_BIG plane 12
A8  // 94 x35y129 SB_SML plane 1
82  // 95 x35y129 SB_SML plane 2,1
2A  // 96 x35y129 SB_SML plane 2
A8  // 97 x35y129 SB_SML plane 3
82  // 98 x35y129 SB_SML plane 4,3
2A  // 99 x35y129 SB_SML plane 4
A8  // 100 x35y129 SB_SML plane 5
82  // 101 x35y129 SB_SML plane 6,5
2A  // 102 x35y129 SB_SML plane 6
A8  // 103 x35y129 SB_SML plane 7
82  // 104 x35y129 SB_SML plane 8,7
2A  // 105 x35y129 SB_SML plane 8
A8  // 106 x35y129 SB_SML plane 9
82  // 107 x35y129 SB_SML plane 10,9
2A  // 108 x35y129 SB_SML plane 10
A8  // 109 x35y129 SB_SML plane 11
82  // 110 x35y129 SB_SML plane 12,11
2A  // 111 x35y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x37y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 983A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
13 // x_sel: 37
41 // y_sel: 129
AA // -- CRC low byte
10 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9842
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x37y131
00  // 14 top_edge_EN1 at x37y131
00  // 15 top_edge_EN2 at x37y131
00  // 16 top_edge_EN0 at x38y131
00  // 17 top_edge_EN1 at x38y131
00  // 18 top_edge_EN2 at x38y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x37y129 SB_BIG plane 1
12  // 65 x37y129 SB_BIG plane 1
00  // 66 x37y129 SB_DRIVE plane 2,1
48  // 67 x37y129 SB_BIG plane 2
12  // 68 x37y129 SB_BIG plane 2
48  // 69 x37y129 SB_BIG plane 3
12  // 70 x37y129 SB_BIG plane 3
00  // 71 x37y129 SB_DRIVE plane 4,3
48  // 72 x37y129 SB_BIG plane 4
12  // 73 x37y129 SB_BIG plane 4
48  // 74 x37y129 SB_BIG plane 5
12  // 75 x37y129 SB_BIG plane 5
00  // 76 x37y129 SB_DRIVE plane 6,5
48  // 77 x37y129 SB_BIG plane 6
12  // 78 x37y129 SB_BIG plane 6
48  // 79 x37y129 SB_BIG plane 7
12  // 80 x37y129 SB_BIG plane 7
00  // 81 x37y129 SB_DRIVE plane 8,7
48  // 82 x37y129 SB_BIG plane 8
12  // 83 x37y129 SB_BIG plane 8
48  // 84 x37y129 SB_BIG plane 9
12  // 85 x37y129 SB_BIG plane 9
00  // 86 x37y129 SB_DRIVE plane 10,9
48  // 87 x37y129 SB_BIG plane 10
12  // 88 x37y129 SB_BIG plane 10
48  // 89 x37y129 SB_BIG plane 11
12  // 90 x37y129 SB_BIG plane 11
00  // 91 x37y129 SB_DRIVE plane 12,11
48  // 92 x37y129 SB_BIG plane 12
12  // 93 x37y129 SB_BIG plane 12
A8  // 94 x38y130 SB_SML plane 1
82  // 95 x38y130 SB_SML plane 2,1
2A  // 96 x38y130 SB_SML plane 2
A8  // 97 x38y130 SB_SML plane 3
82  // 98 x38y130 SB_SML plane 4,3
2A  // 99 x38y130 SB_SML plane 4
A8  // 100 x38y130 SB_SML plane 5
82  // 101 x38y130 SB_SML plane 6,5
2A  // 102 x38y130 SB_SML plane 6
A8  // 103 x38y130 SB_SML plane 7
82  // 104 x38y130 SB_SML plane 8,7
2A  // 105 x38y130 SB_SML plane 8
A8  // 106 x38y130 SB_SML plane 9
82  // 107 x38y130 SB_SML plane 10,9
2A  // 108 x38y130 SB_SML plane 10
A8  // 109 x38y130 SB_SML plane 11
82  // 110 x38y130 SB_SML plane 12,11
2A  // 111 x38y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x39y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 98B8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
14 // x_sel: 39
41 // y_sel: 129
A2 // -- CRC low byte
5D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 98C0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x39y131
00  // 14 top_edge_EN1 at x39y131
00  // 15 top_edge_EN2 at x39y131
00  // 16 top_edge_EN0 at x40y131
00  // 17 top_edge_EN1 at x40y131
00  // 18 top_edge_EN2 at x40y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x40y130 SB_BIG plane 1
12  // 65 x40y130 SB_BIG plane 1
00  // 66 x40y130 SB_DRIVE plane 2,1
48  // 67 x40y130 SB_BIG plane 2
12  // 68 x40y130 SB_BIG plane 2
48  // 69 x40y130 SB_BIG plane 3
12  // 70 x40y130 SB_BIG plane 3
00  // 71 x40y130 SB_DRIVE plane 4,3
48  // 72 x40y130 SB_BIG plane 4
12  // 73 x40y130 SB_BIG plane 4
48  // 74 x40y130 SB_BIG plane 5
12  // 75 x40y130 SB_BIG plane 5
00  // 76 x40y130 SB_DRIVE plane 6,5
48  // 77 x40y130 SB_BIG plane 6
12  // 78 x40y130 SB_BIG plane 6
48  // 79 x40y130 SB_BIG plane 7
12  // 80 x40y130 SB_BIG plane 7
00  // 81 x40y130 SB_DRIVE plane 8,7
48  // 82 x40y130 SB_BIG plane 8
12  // 83 x40y130 SB_BIG plane 8
48  // 84 x40y130 SB_BIG plane 9
12  // 85 x40y130 SB_BIG plane 9
00  // 86 x40y130 SB_DRIVE plane 10,9
48  // 87 x40y130 SB_BIG plane 10
12  // 88 x40y130 SB_BIG plane 10
48  // 89 x40y130 SB_BIG plane 11
12  // 90 x40y130 SB_BIG plane 11
00  // 91 x40y130 SB_DRIVE plane 12,11
48  // 92 x40y130 SB_BIG plane 12
12  // 93 x40y130 SB_BIG plane 12
A8  // 94 x39y129 SB_SML plane 1
82  // 95 x39y129 SB_SML plane 2,1
2A  // 96 x39y129 SB_SML plane 2
A8  // 97 x39y129 SB_SML plane 3
82  // 98 x39y129 SB_SML plane 4,3
2A  // 99 x39y129 SB_SML plane 4
A8  // 100 x39y129 SB_SML plane 5
82  // 101 x39y129 SB_SML plane 6,5
2A  // 102 x39y129 SB_SML plane 6
A8  // 103 x39y129 SB_SML plane 7
82  // 104 x39y129 SB_SML plane 8,7
2A  // 105 x39y129 SB_SML plane 8
A8  // 106 x39y129 SB_SML plane 9
82  // 107 x39y129 SB_SML plane 10,9
2A  // 108 x39y129 SB_SML plane 10
A8  // 109 x39y129 SB_SML plane 11
82  // 110 x39y129 SB_SML plane 12,11
2A  // 111 x39y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x41y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9936     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
15 // x_sel: 41
41 // y_sel: 129
7A // -- CRC low byte
44 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 993E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x41y131
00  // 14 top_edge_EN1 at x41y131
00  // 15 top_edge_EN2 at x41y131
00  // 16 top_edge_EN0 at x42y131
00  // 17 top_edge_EN1 at x42y131
00  // 18 top_edge_EN2 at x42y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x41y129 SB_BIG plane 1
12  // 65 x41y129 SB_BIG plane 1
00  // 66 x41y129 SB_DRIVE plane 2,1
48  // 67 x41y129 SB_BIG plane 2
12  // 68 x41y129 SB_BIG plane 2
48  // 69 x41y129 SB_BIG plane 3
12  // 70 x41y129 SB_BIG plane 3
00  // 71 x41y129 SB_DRIVE plane 4,3
48  // 72 x41y129 SB_BIG plane 4
12  // 73 x41y129 SB_BIG plane 4
48  // 74 x41y129 SB_BIG plane 5
12  // 75 x41y129 SB_BIG plane 5
00  // 76 x41y129 SB_DRIVE plane 6,5
48  // 77 x41y129 SB_BIG plane 6
12  // 78 x41y129 SB_BIG plane 6
48  // 79 x41y129 SB_BIG plane 7
12  // 80 x41y129 SB_BIG plane 7
00  // 81 x41y129 SB_DRIVE plane 8,7
48  // 82 x41y129 SB_BIG plane 8
12  // 83 x41y129 SB_BIG plane 8
48  // 84 x41y129 SB_BIG plane 9
12  // 85 x41y129 SB_BIG plane 9
00  // 86 x41y129 SB_DRIVE plane 10,9
48  // 87 x41y129 SB_BIG plane 10
12  // 88 x41y129 SB_BIG plane 10
48  // 89 x41y129 SB_BIG plane 11
12  // 90 x41y129 SB_BIG plane 11
00  // 91 x41y129 SB_DRIVE plane 12,11
48  // 92 x41y129 SB_BIG plane 12
12  // 93 x41y129 SB_BIG plane 12
A8  // 94 x42y130 SB_SML plane 1
82  // 95 x42y130 SB_SML plane 2,1
2A  // 96 x42y130 SB_SML plane 2
A8  // 97 x42y130 SB_SML plane 3
82  // 98 x42y130 SB_SML plane 4,3
2A  // 99 x42y130 SB_SML plane 4
A8  // 100 x42y130 SB_SML plane 5
82  // 101 x42y130 SB_SML plane 6,5
2A  // 102 x42y130 SB_SML plane 6
A8  // 103 x42y130 SB_SML plane 7
82  // 104 x42y130 SB_SML plane 8,7
2A  // 105 x42y130 SB_SML plane 8
A8  // 106 x42y130 SB_SML plane 9
82  // 107 x42y130 SB_SML plane 10,9
2A  // 108 x42y130 SB_SML plane 10
A8  // 109 x42y130 SB_SML plane 11
82  // 110 x42y130 SB_SML plane 12,11
2A  // 111 x42y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x43y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 99B4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
16 // x_sel: 43
41 // y_sel: 129
12 // -- CRC low byte
6E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 99BC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x43y131
00  // 14 top_edge_EN1 at x43y131
00  // 15 top_edge_EN2 at x43y131
00  // 16 top_edge_EN0 at x44y131
00  // 17 top_edge_EN1 at x44y131
00  // 18 top_edge_EN2 at x44y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x44y130 SB_BIG plane 1
12  // 65 x44y130 SB_BIG plane 1
00  // 66 x44y130 SB_DRIVE plane 2,1
48  // 67 x44y130 SB_BIG plane 2
12  // 68 x44y130 SB_BIG plane 2
48  // 69 x44y130 SB_BIG plane 3
12  // 70 x44y130 SB_BIG plane 3
00  // 71 x44y130 SB_DRIVE plane 4,3
48  // 72 x44y130 SB_BIG plane 4
12  // 73 x44y130 SB_BIG plane 4
48  // 74 x44y130 SB_BIG plane 5
12  // 75 x44y130 SB_BIG plane 5
00  // 76 x44y130 SB_DRIVE plane 6,5
48  // 77 x44y130 SB_BIG plane 6
12  // 78 x44y130 SB_BIG plane 6
48  // 79 x44y130 SB_BIG plane 7
12  // 80 x44y130 SB_BIG plane 7
00  // 81 x44y130 SB_DRIVE plane 8,7
48  // 82 x44y130 SB_BIG plane 8
12  // 83 x44y130 SB_BIG plane 8
48  // 84 x44y130 SB_BIG plane 9
12  // 85 x44y130 SB_BIG plane 9
00  // 86 x44y130 SB_DRIVE plane 10,9
48  // 87 x44y130 SB_BIG plane 10
12  // 88 x44y130 SB_BIG plane 10
48  // 89 x44y130 SB_BIG plane 11
12  // 90 x44y130 SB_BIG plane 11
00  // 91 x44y130 SB_DRIVE plane 12,11
48  // 92 x44y130 SB_BIG plane 12
12  // 93 x44y130 SB_BIG plane 12
A8  // 94 x43y129 SB_SML plane 1
82  // 95 x43y129 SB_SML plane 2,1
2A  // 96 x43y129 SB_SML plane 2
A8  // 97 x43y129 SB_SML plane 3
82  // 98 x43y129 SB_SML plane 4,3
2A  // 99 x43y129 SB_SML plane 4
A8  // 100 x43y129 SB_SML plane 5
82  // 101 x43y129 SB_SML plane 6,5
2A  // 102 x43y129 SB_SML plane 6
A8  // 103 x43y129 SB_SML plane 7
82  // 104 x43y129 SB_SML plane 8,7
2A  // 105 x43y129 SB_SML plane 8
A8  // 106 x43y129 SB_SML plane 9
82  // 107 x43y129 SB_SML plane 10,9
2A  // 108 x43y129 SB_SML plane 10
A8  // 109 x43y129 SB_SML plane 11
82  // 110 x43y129 SB_SML plane 12,11
2A  // 111 x43y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x45y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9A32     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
17 // x_sel: 45
41 // y_sel: 129
CA // -- CRC low byte
77 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9A3A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x45y131
00  // 14 top_edge_EN1 at x45y131
00  // 15 top_edge_EN2 at x45y131
00  // 16 top_edge_EN0 at x46y131
00  // 17 top_edge_EN1 at x46y131
00  // 18 top_edge_EN2 at x46y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x45y129 SB_BIG plane 1
12  // 65 x45y129 SB_BIG plane 1
00  // 66 x45y129 SB_DRIVE plane 2,1
48  // 67 x45y129 SB_BIG plane 2
12  // 68 x45y129 SB_BIG plane 2
48  // 69 x45y129 SB_BIG plane 3
12  // 70 x45y129 SB_BIG plane 3
00  // 71 x45y129 SB_DRIVE plane 4,3
48  // 72 x45y129 SB_BIG plane 4
12  // 73 x45y129 SB_BIG plane 4
48  // 74 x45y129 SB_BIG plane 5
12  // 75 x45y129 SB_BIG plane 5
00  // 76 x45y129 SB_DRIVE plane 6,5
48  // 77 x45y129 SB_BIG plane 6
12  // 78 x45y129 SB_BIG plane 6
48  // 79 x45y129 SB_BIG plane 7
12  // 80 x45y129 SB_BIG plane 7
00  // 81 x45y129 SB_DRIVE plane 8,7
48  // 82 x45y129 SB_BIG plane 8
12  // 83 x45y129 SB_BIG plane 8
48  // 84 x45y129 SB_BIG plane 9
12  // 85 x45y129 SB_BIG plane 9
00  // 86 x45y129 SB_DRIVE plane 10,9
48  // 87 x45y129 SB_BIG plane 10
12  // 88 x45y129 SB_BIG plane 10
48  // 89 x45y129 SB_BIG plane 11
12  // 90 x45y129 SB_BIG plane 11
00  // 91 x45y129 SB_DRIVE plane 12,11
48  // 92 x45y129 SB_BIG plane 12
12  // 93 x45y129 SB_BIG plane 12
A8  // 94 x46y130 SB_SML plane 1
82  // 95 x46y130 SB_SML plane 2,1
2A  // 96 x46y130 SB_SML plane 2
A8  // 97 x46y130 SB_SML plane 3
82  // 98 x46y130 SB_SML plane 4,3
2A  // 99 x46y130 SB_SML plane 4
A8  // 100 x46y130 SB_SML plane 5
82  // 101 x46y130 SB_SML plane 6,5
2A  // 102 x46y130 SB_SML plane 6
A8  // 103 x46y130 SB_SML plane 7
82  // 104 x46y130 SB_SML plane 8,7
2A  // 105 x46y130 SB_SML plane 8
A8  // 106 x46y130 SB_SML plane 9
82  // 107 x46y130 SB_SML plane 10,9
2A  // 108 x46y130 SB_SML plane 10
A8  // 109 x46y130 SB_SML plane 11
82  // 110 x46y130 SB_SML plane 12,11
2A  // 111 x46y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x47y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9AB0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
18 // x_sel: 47
41 // y_sel: 129
02 // -- CRC low byte
F4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9AB8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x47y131
00  // 14 top_edge_EN1 at x47y131
00  // 15 top_edge_EN2 at x47y131
00  // 16 top_edge_EN0 at x48y131
00  // 17 top_edge_EN1 at x48y131
00  // 18 top_edge_EN2 at x48y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x48y130 SB_BIG plane 1
12  // 65 x48y130 SB_BIG plane 1
00  // 66 x48y130 SB_DRIVE plane 2,1
48  // 67 x48y130 SB_BIG plane 2
12  // 68 x48y130 SB_BIG plane 2
48  // 69 x48y130 SB_BIG plane 3
12  // 70 x48y130 SB_BIG plane 3
00  // 71 x48y130 SB_DRIVE plane 4,3
48  // 72 x48y130 SB_BIG plane 4
12  // 73 x48y130 SB_BIG plane 4
48  // 74 x48y130 SB_BIG plane 5
12  // 75 x48y130 SB_BIG plane 5
00  // 76 x48y130 SB_DRIVE plane 6,5
48  // 77 x48y130 SB_BIG plane 6
12  // 78 x48y130 SB_BIG plane 6
48  // 79 x48y130 SB_BIG plane 7
12  // 80 x48y130 SB_BIG plane 7
00  // 81 x48y130 SB_DRIVE plane 8,7
48  // 82 x48y130 SB_BIG plane 8
12  // 83 x48y130 SB_BIG plane 8
48  // 84 x48y130 SB_BIG plane 9
12  // 85 x48y130 SB_BIG plane 9
00  // 86 x48y130 SB_DRIVE plane 10,9
48  // 87 x48y130 SB_BIG plane 10
12  // 88 x48y130 SB_BIG plane 10
48  // 89 x48y130 SB_BIG plane 11
12  // 90 x48y130 SB_BIG plane 11
00  // 91 x48y130 SB_DRIVE plane 12,11
48  // 92 x48y130 SB_BIG plane 12
12  // 93 x48y130 SB_BIG plane 12
A8  // 94 x47y129 SB_SML plane 1
82  // 95 x47y129 SB_SML plane 2,1
2A  // 96 x47y129 SB_SML plane 2
A8  // 97 x47y129 SB_SML plane 3
82  // 98 x47y129 SB_SML plane 4,3
2A  // 99 x47y129 SB_SML plane 4
A8  // 100 x47y129 SB_SML plane 5
82  // 101 x47y129 SB_SML plane 6,5
2A  // 102 x47y129 SB_SML plane 6
A8  // 103 x47y129 SB_SML plane 7
82  // 104 x47y129 SB_SML plane 8,7
2A  // 105 x47y129 SB_SML plane 8
A8  // 106 x47y129 SB_SML plane 9
82  // 107 x47y129 SB_SML plane 10,9
2A  // 108 x47y129 SB_SML plane 10
A8  // 109 x47y129 SB_SML plane 11
82  // 110 x47y129 SB_SML plane 12,11
2A  // 111 x47y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x49y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9B2E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
19 // x_sel: 49
41 // y_sel: 129
DA // -- CRC low byte
ED // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9B36
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x49y131
00  // 14 top_edge_EN1 at x49y131
00  // 15 top_edge_EN2 at x49y131
00  // 16 top_edge_EN0 at x50y131
00  // 17 top_edge_EN1 at x50y131
00  // 18 top_edge_EN2 at x50y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x49y129 SB_BIG plane 1
12  // 65 x49y129 SB_BIG plane 1
00  // 66 x49y129 SB_DRIVE plane 2,1
48  // 67 x49y129 SB_BIG plane 2
12  // 68 x49y129 SB_BIG plane 2
48  // 69 x49y129 SB_BIG plane 3
12  // 70 x49y129 SB_BIG plane 3
00  // 71 x49y129 SB_DRIVE plane 4,3
48  // 72 x49y129 SB_BIG plane 4
12  // 73 x49y129 SB_BIG plane 4
48  // 74 x49y129 SB_BIG plane 5
12  // 75 x49y129 SB_BIG plane 5
00  // 76 x49y129 SB_DRIVE plane 6,5
48  // 77 x49y129 SB_BIG plane 6
12  // 78 x49y129 SB_BIG plane 6
48  // 79 x49y129 SB_BIG plane 7
12  // 80 x49y129 SB_BIG plane 7
00  // 81 x49y129 SB_DRIVE plane 8,7
48  // 82 x49y129 SB_BIG plane 8
12  // 83 x49y129 SB_BIG plane 8
48  // 84 x49y129 SB_BIG plane 9
12  // 85 x49y129 SB_BIG plane 9
00  // 86 x49y129 SB_DRIVE plane 10,9
48  // 87 x49y129 SB_BIG plane 10
12  // 88 x49y129 SB_BIG plane 10
48  // 89 x49y129 SB_BIG plane 11
12  // 90 x49y129 SB_BIG plane 11
00  // 91 x49y129 SB_DRIVE plane 12,11
48  // 92 x49y129 SB_BIG plane 12
12  // 93 x49y129 SB_BIG plane 12
A8  // 94 x50y130 SB_SML plane 1
82  // 95 x50y130 SB_SML plane 2,1
2A  // 96 x50y130 SB_SML plane 2
A8  // 97 x50y130 SB_SML plane 3
82  // 98 x50y130 SB_SML plane 4,3
2A  // 99 x50y130 SB_SML plane 4
A8  // 100 x50y130 SB_SML plane 5
82  // 101 x50y130 SB_SML plane 6,5
2A  // 102 x50y130 SB_SML plane 6
A8  // 103 x50y130 SB_SML plane 7
82  // 104 x50y130 SB_SML plane 8,7
2A  // 105 x50y130 SB_SML plane 8
A8  // 106 x50y130 SB_SML plane 9
82  // 107 x50y130 SB_SML plane 10,9
2A  // 108 x50y130 SB_SML plane 10
A8  // 109 x50y130 SB_SML plane 11
82  // 110 x50y130 SB_SML plane 12,11
2A  // 111 x50y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x51y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9BAC     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1A // x_sel: 51
41 // y_sel: 129
B2 // -- CRC low byte
C7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9BB4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x51y131
00  // 14 top_edge_EN1 at x51y131
00  // 15 top_edge_EN2 at x51y131
00  // 16 top_edge_EN0 at x52y131
00  // 17 top_edge_EN1 at x52y131
00  // 18 top_edge_EN2 at x52y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x52y130 SB_BIG plane 1
12  // 65 x52y130 SB_BIG plane 1
00  // 66 x52y130 SB_DRIVE plane 2,1
48  // 67 x52y130 SB_BIG plane 2
12  // 68 x52y130 SB_BIG plane 2
48  // 69 x52y130 SB_BIG plane 3
12  // 70 x52y130 SB_BIG plane 3
00  // 71 x52y130 SB_DRIVE plane 4,3
48  // 72 x52y130 SB_BIG plane 4
12  // 73 x52y130 SB_BIG plane 4
48  // 74 x52y130 SB_BIG plane 5
12  // 75 x52y130 SB_BIG plane 5
00  // 76 x52y130 SB_DRIVE plane 6,5
48  // 77 x52y130 SB_BIG plane 6
12  // 78 x52y130 SB_BIG plane 6
48  // 79 x52y130 SB_BIG plane 7
12  // 80 x52y130 SB_BIG plane 7
00  // 81 x52y130 SB_DRIVE plane 8,7
48  // 82 x52y130 SB_BIG plane 8
12  // 83 x52y130 SB_BIG plane 8
48  // 84 x52y130 SB_BIG plane 9
12  // 85 x52y130 SB_BIG plane 9
00  // 86 x52y130 SB_DRIVE plane 10,9
48  // 87 x52y130 SB_BIG plane 10
12  // 88 x52y130 SB_BIG plane 10
48  // 89 x52y130 SB_BIG plane 11
12  // 90 x52y130 SB_BIG plane 11
00  // 91 x52y130 SB_DRIVE plane 12,11
48  // 92 x52y130 SB_BIG plane 12
12  // 93 x52y130 SB_BIG plane 12
A8  // 94 x51y129 SB_SML plane 1
82  // 95 x51y129 SB_SML plane 2,1
2A  // 96 x51y129 SB_SML plane 2
A8  // 97 x51y129 SB_SML plane 3
82  // 98 x51y129 SB_SML plane 4,3
2A  // 99 x51y129 SB_SML plane 4
A8  // 100 x51y129 SB_SML plane 5
82  // 101 x51y129 SB_SML plane 6,5
2A  // 102 x51y129 SB_SML plane 6
A8  // 103 x51y129 SB_SML plane 7
82  // 104 x51y129 SB_SML plane 8,7
2A  // 105 x51y129 SB_SML plane 8
A8  // 106 x51y129 SB_SML plane 9
82  // 107 x51y129 SB_SML plane 10,9
2A  // 108 x51y129 SB_SML plane 10
A8  // 109 x51y129 SB_SML plane 11
82  // 110 x51y129 SB_SML plane 12,11
2A  // 111 x51y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x53y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9C2A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1B // x_sel: 53
41 // y_sel: 129
6A // -- CRC low byte
DE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9C32
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x53y131
00  // 14 top_edge_EN1 at x53y131
00  // 15 top_edge_EN2 at x53y131
00  // 16 top_edge_EN0 at x54y131
00  // 17 top_edge_EN1 at x54y131
00  // 18 top_edge_EN2 at x54y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x53y129 SB_BIG plane 1
12  // 65 x53y129 SB_BIG plane 1
00  // 66 x53y129 SB_DRIVE plane 2,1
48  // 67 x53y129 SB_BIG plane 2
12  // 68 x53y129 SB_BIG plane 2
48  // 69 x53y129 SB_BIG plane 3
12  // 70 x53y129 SB_BIG plane 3
00  // 71 x53y129 SB_DRIVE plane 4,3
48  // 72 x53y129 SB_BIG plane 4
12  // 73 x53y129 SB_BIG plane 4
48  // 74 x53y129 SB_BIG plane 5
12  // 75 x53y129 SB_BIG plane 5
00  // 76 x53y129 SB_DRIVE plane 6,5
48  // 77 x53y129 SB_BIG plane 6
12  // 78 x53y129 SB_BIG plane 6
48  // 79 x53y129 SB_BIG plane 7
12  // 80 x53y129 SB_BIG plane 7
00  // 81 x53y129 SB_DRIVE plane 8,7
48  // 82 x53y129 SB_BIG plane 8
12  // 83 x53y129 SB_BIG plane 8
48  // 84 x53y129 SB_BIG plane 9
12  // 85 x53y129 SB_BIG plane 9
00  // 86 x53y129 SB_DRIVE plane 10,9
48  // 87 x53y129 SB_BIG plane 10
12  // 88 x53y129 SB_BIG plane 10
48  // 89 x53y129 SB_BIG plane 11
12  // 90 x53y129 SB_BIG plane 11
00  // 91 x53y129 SB_DRIVE plane 12,11
48  // 92 x53y129 SB_BIG plane 12
12  // 93 x53y129 SB_BIG plane 12
A8  // 94 x54y130 SB_SML plane 1
82  // 95 x54y130 SB_SML plane 2,1
2A  // 96 x54y130 SB_SML plane 2
A8  // 97 x54y130 SB_SML plane 3
82  // 98 x54y130 SB_SML plane 4,3
2A  // 99 x54y130 SB_SML plane 4
A8  // 100 x54y130 SB_SML plane 5
82  // 101 x54y130 SB_SML plane 6,5
2A  // 102 x54y130 SB_SML plane 6
A8  // 103 x54y130 SB_SML plane 7
82  // 104 x54y130 SB_SML plane 8,7
2A  // 105 x54y130 SB_SML plane 8
A8  // 106 x54y130 SB_SML plane 9
82  // 107 x54y130 SB_SML plane 10,9
2A  // 108 x54y130 SB_SML plane 10
A8  // 109 x54y130 SB_SML plane 11
82  // 110 x54y130 SB_SML plane 12,11
2A  // 111 x54y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x55y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9CA8     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1C // x_sel: 55
41 // y_sel: 129
62 // -- CRC low byte
93 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9CB0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x55y131
00  // 14 top_edge_EN1 at x55y131
00  // 15 top_edge_EN2 at x55y131
00  // 16 top_edge_EN0 at x56y131
00  // 17 top_edge_EN1 at x56y131
00  // 18 top_edge_EN2 at x56y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x56y130 SB_BIG plane 1
12  // 65 x56y130 SB_BIG plane 1
00  // 66 x56y130 SB_DRIVE plane 2,1
48  // 67 x56y130 SB_BIG plane 2
12  // 68 x56y130 SB_BIG plane 2
48  // 69 x56y130 SB_BIG plane 3
12  // 70 x56y130 SB_BIG plane 3
00  // 71 x56y130 SB_DRIVE plane 4,3
48  // 72 x56y130 SB_BIG plane 4
12  // 73 x56y130 SB_BIG plane 4
48  // 74 x56y130 SB_BIG plane 5
12  // 75 x56y130 SB_BIG plane 5
00  // 76 x56y130 SB_DRIVE plane 6,5
48  // 77 x56y130 SB_BIG plane 6
12  // 78 x56y130 SB_BIG plane 6
48  // 79 x56y130 SB_BIG plane 7
12  // 80 x56y130 SB_BIG plane 7
00  // 81 x56y130 SB_DRIVE plane 8,7
48  // 82 x56y130 SB_BIG plane 8
12  // 83 x56y130 SB_BIG plane 8
48  // 84 x56y130 SB_BIG plane 9
12  // 85 x56y130 SB_BIG plane 9
00  // 86 x56y130 SB_DRIVE plane 10,9
48  // 87 x56y130 SB_BIG plane 10
12  // 88 x56y130 SB_BIG plane 10
48  // 89 x56y130 SB_BIG plane 11
12  // 90 x56y130 SB_BIG plane 11
00  // 91 x56y130 SB_DRIVE plane 12,11
48  // 92 x56y130 SB_BIG plane 12
12  // 93 x56y130 SB_BIG plane 12
A8  // 94 x55y129 SB_SML plane 1
82  // 95 x55y129 SB_SML plane 2,1
2A  // 96 x55y129 SB_SML plane 2
A8  // 97 x55y129 SB_SML plane 3
82  // 98 x55y129 SB_SML plane 4,3
2A  // 99 x55y129 SB_SML plane 4
A8  // 100 x55y129 SB_SML plane 5
82  // 101 x55y129 SB_SML plane 6,5
2A  // 102 x55y129 SB_SML plane 6
A8  // 103 x55y129 SB_SML plane 7
82  // 104 x55y129 SB_SML plane 8,7
2A  // 105 x55y129 SB_SML plane 8
A8  // 106 x55y129 SB_SML plane 9
82  // 107 x55y129 SB_SML plane 10,9
2A  // 108 x55y129 SB_SML plane 10
A8  // 109 x55y129 SB_SML plane 11
82  // 110 x55y129 SB_SML plane 12,11
2A  // 111 x55y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x57y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9D26     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1D // x_sel: 57
41 // y_sel: 129
BA // -- CRC low byte
8A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9D2E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x57y131
00  // 14 top_edge_EN1 at x57y131
00  // 15 top_edge_EN2 at x57y131
00  // 16 top_edge_EN0 at x58y131
00  // 17 top_edge_EN1 at x58y131
00  // 18 top_edge_EN2 at x58y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x57y129 SB_BIG plane 1
12  // 65 x57y129 SB_BIG plane 1
00  // 66 x57y129 SB_DRIVE plane 2,1
48  // 67 x57y129 SB_BIG plane 2
12  // 68 x57y129 SB_BIG plane 2
48  // 69 x57y129 SB_BIG plane 3
12  // 70 x57y129 SB_BIG plane 3
00  // 71 x57y129 SB_DRIVE plane 4,3
48  // 72 x57y129 SB_BIG plane 4
12  // 73 x57y129 SB_BIG plane 4
48  // 74 x57y129 SB_BIG plane 5
12  // 75 x57y129 SB_BIG plane 5
00  // 76 x57y129 SB_DRIVE plane 6,5
48  // 77 x57y129 SB_BIG plane 6
12  // 78 x57y129 SB_BIG plane 6
48  // 79 x57y129 SB_BIG plane 7
12  // 80 x57y129 SB_BIG plane 7
00  // 81 x57y129 SB_DRIVE plane 8,7
48  // 82 x57y129 SB_BIG plane 8
12  // 83 x57y129 SB_BIG plane 8
48  // 84 x57y129 SB_BIG plane 9
12  // 85 x57y129 SB_BIG plane 9
00  // 86 x57y129 SB_DRIVE plane 10,9
48  // 87 x57y129 SB_BIG plane 10
12  // 88 x57y129 SB_BIG plane 10
48  // 89 x57y129 SB_BIG plane 11
12  // 90 x57y129 SB_BIG plane 11
00  // 91 x57y129 SB_DRIVE plane 12,11
48  // 92 x57y129 SB_BIG plane 12
12  // 93 x57y129 SB_BIG plane 12
A8  // 94 x58y130 SB_SML plane 1
82  // 95 x58y130 SB_SML plane 2,1
2A  // 96 x58y130 SB_SML plane 2
A8  // 97 x58y130 SB_SML plane 3
82  // 98 x58y130 SB_SML plane 4,3
2A  // 99 x58y130 SB_SML plane 4
A8  // 100 x58y130 SB_SML plane 5
82  // 101 x58y130 SB_SML plane 6,5
2A  // 102 x58y130 SB_SML plane 6
A8  // 103 x58y130 SB_SML plane 7
82  // 104 x58y130 SB_SML plane 8,7
2A  // 105 x58y130 SB_SML plane 8
A8  // 106 x58y130 SB_SML plane 9
82  // 107 x58y130 SB_SML plane 10,9
2A  // 108 x58y130 SB_SML plane 10
A8  // 109 x58y130 SB_SML plane 11
82  // 110 x58y130 SB_SML plane 12,11
2A  // 111 x58y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x59y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9DA4     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1E // x_sel: 59
41 // y_sel: 129
D2 // -- CRC low byte
A0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9DAC
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x59y131
00  // 14 top_edge_EN1 at x59y131
00  // 15 top_edge_EN2 at x59y131
00  // 16 top_edge_EN0 at x60y131
00  // 17 top_edge_EN1 at x60y131
00  // 18 top_edge_EN2 at x60y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x60y130 SB_BIG plane 1
12  // 65 x60y130 SB_BIG plane 1
00  // 66 x60y130 SB_DRIVE plane 2,1
48  // 67 x60y130 SB_BIG plane 2
12  // 68 x60y130 SB_BIG plane 2
48  // 69 x60y130 SB_BIG plane 3
12  // 70 x60y130 SB_BIG plane 3
00  // 71 x60y130 SB_DRIVE plane 4,3
48  // 72 x60y130 SB_BIG plane 4
12  // 73 x60y130 SB_BIG plane 4
48  // 74 x60y130 SB_BIG plane 5
12  // 75 x60y130 SB_BIG plane 5
00  // 76 x60y130 SB_DRIVE plane 6,5
48  // 77 x60y130 SB_BIG plane 6
12  // 78 x60y130 SB_BIG plane 6
48  // 79 x60y130 SB_BIG plane 7
12  // 80 x60y130 SB_BIG plane 7
00  // 81 x60y130 SB_DRIVE plane 8,7
48  // 82 x60y130 SB_BIG plane 8
12  // 83 x60y130 SB_BIG plane 8
48  // 84 x60y130 SB_BIG plane 9
12  // 85 x60y130 SB_BIG plane 9
00  // 86 x60y130 SB_DRIVE plane 10,9
48  // 87 x60y130 SB_BIG plane 10
12  // 88 x60y130 SB_BIG plane 10
48  // 89 x60y130 SB_BIG plane 11
12  // 90 x60y130 SB_BIG plane 11
00  // 91 x60y130 SB_DRIVE plane 12,11
48  // 92 x60y130 SB_BIG plane 12
12  // 93 x60y130 SB_BIG plane 12
A8  // 94 x59y129 SB_SML plane 1
82  // 95 x59y129 SB_SML plane 2,1
2A  // 96 x59y129 SB_SML plane 2
A8  // 97 x59y129 SB_SML plane 3
82  // 98 x59y129 SB_SML plane 4,3
2A  // 99 x59y129 SB_SML plane 4
A8  // 100 x59y129 SB_SML plane 5
82  // 101 x59y129 SB_SML plane 6,5
2A  // 102 x59y129 SB_SML plane 6
A8  // 103 x59y129 SB_SML plane 7
82  // 104 x59y129 SB_SML plane 8,7
2A  // 105 x59y129 SB_SML plane 8
A8  // 106 x59y129 SB_SML plane 9
82  // 107 x59y129 SB_SML plane 10,9
2A  // 108 x59y129 SB_SML plane 10
A8  // 109 x59y129 SB_SML plane 11
82  // 110 x59y129 SB_SML plane 12,11
2A  // 111 x59y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x61y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9E22     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
1F // x_sel: 61
41 // y_sel: 129
0A // -- CRC low byte
B9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9E2A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x61y131
00  // 14 top_edge_EN1 at x61y131
00  // 15 top_edge_EN2 at x61y131
00  // 16 top_edge_EN0 at x62y131
00  // 17 top_edge_EN1 at x62y131
00  // 18 top_edge_EN2 at x62y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x61y129 SB_BIG plane 1
12  // 65 x61y129 SB_BIG plane 1
00  // 66 x61y129 SB_DRIVE plane 2,1
48  // 67 x61y129 SB_BIG plane 2
12  // 68 x61y129 SB_BIG plane 2
48  // 69 x61y129 SB_BIG plane 3
12  // 70 x61y129 SB_BIG plane 3
00  // 71 x61y129 SB_DRIVE plane 4,3
48  // 72 x61y129 SB_BIG plane 4
12  // 73 x61y129 SB_BIG plane 4
48  // 74 x61y129 SB_BIG plane 5
12  // 75 x61y129 SB_BIG plane 5
00  // 76 x61y129 SB_DRIVE plane 6,5
48  // 77 x61y129 SB_BIG plane 6
12  // 78 x61y129 SB_BIG plane 6
48  // 79 x61y129 SB_BIG plane 7
12  // 80 x61y129 SB_BIG plane 7
00  // 81 x61y129 SB_DRIVE plane 8,7
48  // 82 x61y129 SB_BIG plane 8
12  // 83 x61y129 SB_BIG plane 8
48  // 84 x61y129 SB_BIG plane 9
12  // 85 x61y129 SB_BIG plane 9
00  // 86 x61y129 SB_DRIVE plane 10,9
48  // 87 x61y129 SB_BIG plane 10
12  // 88 x61y129 SB_BIG plane 10
48  // 89 x61y129 SB_BIG plane 11
12  // 90 x61y129 SB_BIG plane 11
00  // 91 x61y129 SB_DRIVE plane 12,11
48  // 92 x61y129 SB_BIG plane 12
12  // 93 x61y129 SB_BIG plane 12
A8  // 94 x62y130 SB_SML plane 1
82  // 95 x62y130 SB_SML plane 2,1
2A  // 96 x62y130 SB_SML plane 2
A8  // 97 x62y130 SB_SML plane 3
82  // 98 x62y130 SB_SML plane 4,3
2A  // 99 x62y130 SB_SML plane 4
A8  // 100 x62y130 SB_SML plane 5
82  // 101 x62y130 SB_SML plane 6,5
2A  // 102 x62y130 SB_SML plane 6
A8  // 103 x62y130 SB_SML plane 7
82  // 104 x62y130 SB_SML plane 8,7
2A  // 105 x62y130 SB_SML plane 8
A8  // 106 x62y130 SB_SML plane 9
82  // 107 x62y130 SB_SML plane 10,9
2A  // 108 x62y130 SB_SML plane 10
A8  // 109 x62y130 SB_SML plane 11
82  // 110 x62y130 SB_SML plane 12,11
2A  // 111 x62y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x63y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9EA0     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
20 // x_sel: 63
41 // y_sel: 129
60 // -- CRC low byte
8C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9EA8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x63y131
00  // 14 top_edge_EN1 at x63y131
00  // 15 top_edge_EN2 at x63y131
00  // 16 top_edge_EN0 at x64y131
00  // 17 top_edge_EN1 at x64y131
00  // 18 top_edge_EN2 at x64y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x64y130 SB_BIG plane 1
12  // 65 x64y130 SB_BIG plane 1
00  // 66 x64y130 SB_DRIVE plane 2,1
48  // 67 x64y130 SB_BIG plane 2
12  // 68 x64y130 SB_BIG plane 2
48  // 69 x64y130 SB_BIG plane 3
12  // 70 x64y130 SB_BIG plane 3
00  // 71 x64y130 SB_DRIVE plane 4,3
48  // 72 x64y130 SB_BIG plane 4
12  // 73 x64y130 SB_BIG plane 4
48  // 74 x64y130 SB_BIG plane 5
12  // 75 x64y130 SB_BIG plane 5
00  // 76 x64y130 SB_DRIVE plane 6,5
48  // 77 x64y130 SB_BIG plane 6
12  // 78 x64y130 SB_BIG plane 6
48  // 79 x64y130 SB_BIG plane 7
12  // 80 x64y130 SB_BIG plane 7
00  // 81 x64y130 SB_DRIVE plane 8,7
48  // 82 x64y130 SB_BIG plane 8
12  // 83 x64y130 SB_BIG plane 8
48  // 84 x64y130 SB_BIG plane 9
12  // 85 x64y130 SB_BIG plane 9
00  // 86 x64y130 SB_DRIVE plane 10,9
48  // 87 x64y130 SB_BIG plane 10
12  // 88 x64y130 SB_BIG plane 10
48  // 89 x64y130 SB_BIG plane 11
12  // 90 x64y130 SB_BIG plane 11
00  // 91 x64y130 SB_DRIVE plane 12,11
48  // 92 x64y130 SB_BIG plane 12
12  // 93 x64y130 SB_BIG plane 12
A8  // 94 x63y129 SB_SML plane 1
82  // 95 x63y129 SB_SML plane 2,1
2A  // 96 x63y129 SB_SML plane 2
A8  // 97 x63y129 SB_SML plane 3
82  // 98 x63y129 SB_SML plane 4,3
2A  // 99 x63y129 SB_SML plane 4
A8  // 100 x63y129 SB_SML plane 5
82  // 101 x63y129 SB_SML plane 6,5
2A  // 102 x63y129 SB_SML plane 6
A8  // 103 x63y129 SB_SML plane 7
82  // 104 x63y129 SB_SML plane 8,7
2A  // 105 x63y129 SB_SML plane 8
A8  // 106 x63y129 SB_SML plane 9
82  // 107 x63y129 SB_SML plane 10,9
2A  // 108 x63y129 SB_SML plane 10
A8  // 109 x63y129 SB_SML plane 11
82  // 110 x63y129 SB_SML plane 12,11
2A  // 111 x63y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x65y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9F1E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
21 // x_sel: 65
41 // y_sel: 129
B8 // -- CRC low byte
95 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9F26
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x65y131
00  // 14 top_edge_EN1 at x65y131
00  // 15 top_edge_EN2 at x65y131
00  // 16 top_edge_EN0 at x66y131
00  // 17 top_edge_EN1 at x66y131
00  // 18 top_edge_EN2 at x66y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x65y129 SB_BIG plane 1
12  // 65 x65y129 SB_BIG plane 1
00  // 66 x65y129 SB_DRIVE plane 2,1
48  // 67 x65y129 SB_BIG plane 2
12  // 68 x65y129 SB_BIG plane 2
48  // 69 x65y129 SB_BIG plane 3
12  // 70 x65y129 SB_BIG plane 3
00  // 71 x65y129 SB_DRIVE plane 4,3
48  // 72 x65y129 SB_BIG plane 4
12  // 73 x65y129 SB_BIG plane 4
48  // 74 x65y129 SB_BIG plane 5
12  // 75 x65y129 SB_BIG plane 5
00  // 76 x65y129 SB_DRIVE plane 6,5
48  // 77 x65y129 SB_BIG plane 6
12  // 78 x65y129 SB_BIG plane 6
48  // 79 x65y129 SB_BIG plane 7
12  // 80 x65y129 SB_BIG plane 7
00  // 81 x65y129 SB_DRIVE plane 8,7
48  // 82 x65y129 SB_BIG plane 8
12  // 83 x65y129 SB_BIG plane 8
48  // 84 x65y129 SB_BIG plane 9
12  // 85 x65y129 SB_BIG plane 9
00  // 86 x65y129 SB_DRIVE plane 10,9
48  // 87 x65y129 SB_BIG plane 10
12  // 88 x65y129 SB_BIG plane 10
48  // 89 x65y129 SB_BIG plane 11
12  // 90 x65y129 SB_BIG plane 11
00  // 91 x65y129 SB_DRIVE plane 12,11
48  // 92 x65y129 SB_BIG plane 12
12  // 93 x65y129 SB_BIG plane 12
A8  // 94 x66y130 SB_SML plane 1
82  // 95 x66y130 SB_SML plane 2,1
2A  // 96 x66y130 SB_SML plane 2
A8  // 97 x66y130 SB_SML plane 3
82  // 98 x66y130 SB_SML plane 4,3
2A  // 99 x66y130 SB_SML plane 4
A8  // 100 x66y130 SB_SML plane 5
82  // 101 x66y130 SB_SML plane 6,5
2A  // 102 x66y130 SB_SML plane 6
A8  // 103 x66y130 SB_SML plane 7
82  // 104 x66y130 SB_SML plane 8,7
2A  // 105 x66y130 SB_SML plane 8
A8  // 106 x66y130 SB_SML plane 9
82  // 107 x66y130 SB_SML plane 10,9
2A  // 108 x66y130 SB_SML plane 10
A8  // 109 x66y130 SB_SML plane 11
82  // 110 x66y130 SB_SML plane 12,11
2A  // 111 x66y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x67y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 9F9C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
22 // x_sel: 67
41 // y_sel: 129
D0 // -- CRC low byte
BF // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 9FA4
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x67y131
00  // 14 top_edge_EN1 at x67y131
00  // 15 top_edge_EN2 at x67y131
00  // 16 top_edge_EN0 at x68y131
00  // 17 top_edge_EN1 at x68y131
00  // 18 top_edge_EN2 at x68y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x68y130 SB_BIG plane 1
12  // 65 x68y130 SB_BIG plane 1
00  // 66 x68y130 SB_DRIVE plane 2,1
48  // 67 x68y130 SB_BIG plane 2
12  // 68 x68y130 SB_BIG plane 2
48  // 69 x68y130 SB_BIG plane 3
12  // 70 x68y130 SB_BIG plane 3
00  // 71 x68y130 SB_DRIVE plane 4,3
48  // 72 x68y130 SB_BIG plane 4
12  // 73 x68y130 SB_BIG plane 4
48  // 74 x68y130 SB_BIG plane 5
12  // 75 x68y130 SB_BIG plane 5
00  // 76 x68y130 SB_DRIVE plane 6,5
48  // 77 x68y130 SB_BIG plane 6
12  // 78 x68y130 SB_BIG plane 6
48  // 79 x68y130 SB_BIG plane 7
12  // 80 x68y130 SB_BIG plane 7
00  // 81 x68y130 SB_DRIVE plane 8,7
48  // 82 x68y130 SB_BIG plane 8
12  // 83 x68y130 SB_BIG plane 8
48  // 84 x68y130 SB_BIG plane 9
12  // 85 x68y130 SB_BIG plane 9
00  // 86 x68y130 SB_DRIVE plane 10,9
48  // 87 x68y130 SB_BIG plane 10
12  // 88 x68y130 SB_BIG plane 10
48  // 89 x68y130 SB_BIG plane 11
12  // 90 x68y130 SB_BIG plane 11
00  // 91 x68y130 SB_DRIVE plane 12,11
48  // 92 x68y130 SB_BIG plane 12
12  // 93 x68y130 SB_BIG plane 12
A8  // 94 x67y129 SB_SML plane 1
82  // 95 x67y129 SB_SML plane 2,1
2A  // 96 x67y129 SB_SML plane 2
A8  // 97 x67y129 SB_SML plane 3
82  // 98 x67y129 SB_SML plane 4,3
2A  // 99 x67y129 SB_SML plane 4
A8  // 100 x67y129 SB_SML plane 5
82  // 101 x67y129 SB_SML plane 6,5
2A  // 102 x67y129 SB_SML plane 6
A8  // 103 x67y129 SB_SML plane 7
82  // 104 x67y129 SB_SML plane 8,7
2A  // 105 x67y129 SB_SML plane 8
A8  // 106 x67y129 SB_SML plane 9
82  // 107 x67y129 SB_SML plane 10,9
2A  // 108 x67y129 SB_SML plane 10
A8  // 109 x67y129 SB_SML plane 11
82  // 110 x67y129 SB_SML plane 12,11
2A  // 111 x67y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x69y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A01A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
23 // x_sel: 69
41 // y_sel: 129
08 // -- CRC low byte
A6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A022
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x69y131
00  // 14 top_edge_EN1 at x69y131
00  // 15 top_edge_EN2 at x69y131
00  // 16 top_edge_EN0 at x70y131
00  // 17 top_edge_EN1 at x70y131
00  // 18 top_edge_EN2 at x70y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x69y129 SB_BIG plane 1
12  // 65 x69y129 SB_BIG plane 1
00  // 66 x69y129 SB_DRIVE plane 2,1
48  // 67 x69y129 SB_BIG plane 2
12  // 68 x69y129 SB_BIG plane 2
48  // 69 x69y129 SB_BIG plane 3
12  // 70 x69y129 SB_BIG plane 3
00  // 71 x69y129 SB_DRIVE plane 4,3
48  // 72 x69y129 SB_BIG plane 4
12  // 73 x69y129 SB_BIG plane 4
48  // 74 x69y129 SB_BIG plane 5
12  // 75 x69y129 SB_BIG plane 5
00  // 76 x69y129 SB_DRIVE plane 6,5
48  // 77 x69y129 SB_BIG plane 6
12  // 78 x69y129 SB_BIG plane 6
48  // 79 x69y129 SB_BIG plane 7
12  // 80 x69y129 SB_BIG plane 7
00  // 81 x69y129 SB_DRIVE plane 8,7
48  // 82 x69y129 SB_BIG plane 8
12  // 83 x69y129 SB_BIG plane 8
48  // 84 x69y129 SB_BIG plane 9
12  // 85 x69y129 SB_BIG plane 9
00  // 86 x69y129 SB_DRIVE plane 10,9
48  // 87 x69y129 SB_BIG plane 10
12  // 88 x69y129 SB_BIG plane 10
48  // 89 x69y129 SB_BIG plane 11
12  // 90 x69y129 SB_BIG plane 11
00  // 91 x69y129 SB_DRIVE plane 12,11
48  // 92 x69y129 SB_BIG plane 12
12  // 93 x69y129 SB_BIG plane 12
A8  // 94 x70y130 SB_SML plane 1
82  // 95 x70y130 SB_SML plane 2,1
2A  // 96 x70y130 SB_SML plane 2
A8  // 97 x70y130 SB_SML plane 3
82  // 98 x70y130 SB_SML plane 4,3
2A  // 99 x70y130 SB_SML plane 4
A8  // 100 x70y130 SB_SML plane 5
82  // 101 x70y130 SB_SML plane 6,5
2A  // 102 x70y130 SB_SML plane 6
A8  // 103 x70y130 SB_SML plane 7
82  // 104 x70y130 SB_SML plane 8,7
2A  // 105 x70y130 SB_SML plane 8
A8  // 106 x70y130 SB_SML plane 9
82  // 107 x70y130 SB_SML plane 10,9
2A  // 108 x70y130 SB_SML plane 10
A8  // 109 x70y130 SB_SML plane 11
82  // 110 x70y130 SB_SML plane 12,11
2A  // 111 x70y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x71y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A098     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
24 // x_sel: 71
41 // y_sel: 129
00 // -- CRC low byte
EB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A0A0
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x71y131
00  // 14 top_edge_EN1 at x71y131
00  // 15 top_edge_EN2 at x71y131
00  // 16 top_edge_EN0 at x72y131
00  // 17 top_edge_EN1 at x72y131
00  // 18 top_edge_EN2 at x72y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x72y130 SB_BIG plane 1
12  // 65 x72y130 SB_BIG plane 1
00  // 66 x72y130 SB_DRIVE plane 2,1
48  // 67 x72y130 SB_BIG plane 2
12  // 68 x72y130 SB_BIG plane 2
48  // 69 x72y130 SB_BIG plane 3
12  // 70 x72y130 SB_BIG plane 3
00  // 71 x72y130 SB_DRIVE plane 4,3
48  // 72 x72y130 SB_BIG plane 4
12  // 73 x72y130 SB_BIG plane 4
48  // 74 x72y130 SB_BIG plane 5
12  // 75 x72y130 SB_BIG plane 5
00  // 76 x72y130 SB_DRIVE plane 6,5
48  // 77 x72y130 SB_BIG plane 6
12  // 78 x72y130 SB_BIG plane 6
48  // 79 x72y130 SB_BIG plane 7
12  // 80 x72y130 SB_BIG plane 7
00  // 81 x72y130 SB_DRIVE plane 8,7
48  // 82 x72y130 SB_BIG plane 8
12  // 83 x72y130 SB_BIG plane 8
48  // 84 x72y130 SB_BIG plane 9
12  // 85 x72y130 SB_BIG plane 9
00  // 86 x72y130 SB_DRIVE plane 10,9
48  // 87 x72y130 SB_BIG plane 10
12  // 88 x72y130 SB_BIG plane 10
48  // 89 x72y130 SB_BIG plane 11
12  // 90 x72y130 SB_BIG plane 11
00  // 91 x72y130 SB_DRIVE plane 12,11
48  // 92 x72y130 SB_BIG plane 12
12  // 93 x72y130 SB_BIG plane 12
A8  // 94 x71y129 SB_SML plane 1
82  // 95 x71y129 SB_SML plane 2,1
2A  // 96 x71y129 SB_SML plane 2
A8  // 97 x71y129 SB_SML plane 3
82  // 98 x71y129 SB_SML plane 4,3
2A  // 99 x71y129 SB_SML plane 4
A8  // 100 x71y129 SB_SML plane 5
82  // 101 x71y129 SB_SML plane 6,5
2A  // 102 x71y129 SB_SML plane 6
A8  // 103 x71y129 SB_SML plane 7
82  // 104 x71y129 SB_SML plane 8,7
2A  // 105 x71y129 SB_SML plane 8
A8  // 106 x71y129 SB_SML plane 9
82  // 107 x71y129 SB_SML plane 10,9
2A  // 108 x71y129 SB_SML plane 10
A8  // 109 x71y129 SB_SML plane 11
82  // 110 x71y129 SB_SML plane 12,11
2A  // 111 x71y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x73y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A116     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
25 // x_sel: 73
41 // y_sel: 129
D8 // -- CRC low byte
F2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A11E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x73y131
00  // 14 top_edge_EN1 at x73y131
00  // 15 top_edge_EN2 at x73y131
00  // 16 top_edge_EN0 at x74y131
00  // 17 top_edge_EN1 at x74y131
00  // 18 top_edge_EN2 at x74y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x73y129 SB_BIG plane 1
12  // 65 x73y129 SB_BIG plane 1
00  // 66 x73y129 SB_DRIVE plane 2,1
48  // 67 x73y129 SB_BIG plane 2
12  // 68 x73y129 SB_BIG plane 2
48  // 69 x73y129 SB_BIG plane 3
12  // 70 x73y129 SB_BIG plane 3
00  // 71 x73y129 SB_DRIVE plane 4,3
48  // 72 x73y129 SB_BIG plane 4
12  // 73 x73y129 SB_BIG plane 4
48  // 74 x73y129 SB_BIG plane 5
12  // 75 x73y129 SB_BIG plane 5
00  // 76 x73y129 SB_DRIVE plane 6,5
48  // 77 x73y129 SB_BIG plane 6
12  // 78 x73y129 SB_BIG plane 6
48  // 79 x73y129 SB_BIG plane 7
12  // 80 x73y129 SB_BIG plane 7
00  // 81 x73y129 SB_DRIVE plane 8,7
48  // 82 x73y129 SB_BIG plane 8
12  // 83 x73y129 SB_BIG plane 8
48  // 84 x73y129 SB_BIG plane 9
12  // 85 x73y129 SB_BIG plane 9
00  // 86 x73y129 SB_DRIVE plane 10,9
48  // 87 x73y129 SB_BIG plane 10
12  // 88 x73y129 SB_BIG plane 10
48  // 89 x73y129 SB_BIG plane 11
12  // 90 x73y129 SB_BIG plane 11
00  // 91 x73y129 SB_DRIVE plane 12,11
48  // 92 x73y129 SB_BIG plane 12
12  // 93 x73y129 SB_BIG plane 12
A8  // 94 x74y130 SB_SML plane 1
82  // 95 x74y130 SB_SML plane 2,1
2A  // 96 x74y130 SB_SML plane 2
A8  // 97 x74y130 SB_SML plane 3
82  // 98 x74y130 SB_SML plane 4,3
2A  // 99 x74y130 SB_SML plane 4
A8  // 100 x74y130 SB_SML plane 5
82  // 101 x74y130 SB_SML plane 6,5
2A  // 102 x74y130 SB_SML plane 6
A8  // 103 x74y130 SB_SML plane 7
82  // 104 x74y130 SB_SML plane 8,7
2A  // 105 x74y130 SB_SML plane 8
A8  // 106 x74y130 SB_SML plane 9
82  // 107 x74y130 SB_SML plane 10,9
2A  // 108 x74y130 SB_SML plane 10
A8  // 109 x74y130 SB_SML plane 11
82  // 110 x74y130 SB_SML plane 12,11
2A  // 111 x74y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x75y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A194     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
26 // x_sel: 75
41 // y_sel: 129
B0 // -- CRC low byte
D8 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A19C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x75y131
00  // 14 top_edge_EN1 at x75y131
00  // 15 top_edge_EN2 at x75y131
00  // 16 top_edge_EN0 at x76y131
00  // 17 top_edge_EN1 at x76y131
00  // 18 top_edge_EN2 at x76y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x76y130 SB_BIG plane 1
12  // 65 x76y130 SB_BIG plane 1
00  // 66 x76y130 SB_DRIVE plane 2,1
48  // 67 x76y130 SB_BIG plane 2
12  // 68 x76y130 SB_BIG plane 2
48  // 69 x76y130 SB_BIG plane 3
12  // 70 x76y130 SB_BIG plane 3
00  // 71 x76y130 SB_DRIVE plane 4,3
48  // 72 x76y130 SB_BIG plane 4
12  // 73 x76y130 SB_BIG plane 4
48  // 74 x76y130 SB_BIG plane 5
12  // 75 x76y130 SB_BIG plane 5
00  // 76 x76y130 SB_DRIVE plane 6,5
48  // 77 x76y130 SB_BIG plane 6
12  // 78 x76y130 SB_BIG plane 6
48  // 79 x76y130 SB_BIG plane 7
12  // 80 x76y130 SB_BIG plane 7
00  // 81 x76y130 SB_DRIVE plane 8,7
48  // 82 x76y130 SB_BIG plane 8
12  // 83 x76y130 SB_BIG plane 8
48  // 84 x76y130 SB_BIG plane 9
12  // 85 x76y130 SB_BIG plane 9
00  // 86 x76y130 SB_DRIVE plane 10,9
48  // 87 x76y130 SB_BIG plane 10
12  // 88 x76y130 SB_BIG plane 10
48  // 89 x76y130 SB_BIG plane 11
12  // 90 x76y130 SB_BIG plane 11
00  // 91 x76y130 SB_DRIVE plane 12,11
48  // 92 x76y130 SB_BIG plane 12
12  // 93 x76y130 SB_BIG plane 12
A8  // 94 x75y129 SB_SML plane 1
82  // 95 x75y129 SB_SML plane 2,1
2A  // 96 x75y129 SB_SML plane 2
A8  // 97 x75y129 SB_SML plane 3
82  // 98 x75y129 SB_SML plane 4,3
2A  // 99 x75y129 SB_SML plane 4
A8  // 100 x75y129 SB_SML plane 5
82  // 101 x75y129 SB_SML plane 6,5
2A  // 102 x75y129 SB_SML plane 6
A8  // 103 x75y129 SB_SML plane 7
82  // 104 x75y129 SB_SML plane 8,7
2A  // 105 x75y129 SB_SML plane 8
A8  // 106 x75y129 SB_SML plane 9
82  // 107 x75y129 SB_SML plane 10,9
2A  // 108 x75y129 SB_SML plane 10
A8  // 109 x75y129 SB_SML plane 11
82  // 110 x75y129 SB_SML plane 12,11
2A  // 111 x75y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x77y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A212     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
27 // x_sel: 77
41 // y_sel: 129
68 // -- CRC low byte
C1 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A21A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x77y131
00  // 14 top_edge_EN1 at x77y131
00  // 15 top_edge_EN2 at x77y131
00  // 16 top_edge_EN0 at x78y131
00  // 17 top_edge_EN1 at x78y131
00  // 18 top_edge_EN2 at x78y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x77y129 SB_BIG plane 1
12  // 65 x77y129 SB_BIG plane 1
00  // 66 x77y129 SB_DRIVE plane 2,1
48  // 67 x77y129 SB_BIG plane 2
12  // 68 x77y129 SB_BIG plane 2
48  // 69 x77y129 SB_BIG plane 3
12  // 70 x77y129 SB_BIG plane 3
00  // 71 x77y129 SB_DRIVE plane 4,3
48  // 72 x77y129 SB_BIG plane 4
12  // 73 x77y129 SB_BIG plane 4
48  // 74 x77y129 SB_BIG plane 5
12  // 75 x77y129 SB_BIG plane 5
00  // 76 x77y129 SB_DRIVE plane 6,5
48  // 77 x77y129 SB_BIG plane 6
12  // 78 x77y129 SB_BIG plane 6
48  // 79 x77y129 SB_BIG plane 7
12  // 80 x77y129 SB_BIG plane 7
00  // 81 x77y129 SB_DRIVE plane 8,7
48  // 82 x77y129 SB_BIG plane 8
12  // 83 x77y129 SB_BIG plane 8
48  // 84 x77y129 SB_BIG plane 9
12  // 85 x77y129 SB_BIG plane 9
00  // 86 x77y129 SB_DRIVE plane 10,9
48  // 87 x77y129 SB_BIG plane 10
12  // 88 x77y129 SB_BIG plane 10
48  // 89 x77y129 SB_BIG plane 11
12  // 90 x77y129 SB_BIG plane 11
00  // 91 x77y129 SB_DRIVE plane 12,11
48  // 92 x77y129 SB_BIG plane 12
12  // 93 x77y129 SB_BIG plane 12
A8  // 94 x78y130 SB_SML plane 1
82  // 95 x78y130 SB_SML plane 2,1
2A  // 96 x78y130 SB_SML plane 2
A8  // 97 x78y130 SB_SML plane 3
82  // 98 x78y130 SB_SML plane 4,3
2A  // 99 x78y130 SB_SML plane 4
A8  // 100 x78y130 SB_SML plane 5
82  // 101 x78y130 SB_SML plane 6,5
2A  // 102 x78y130 SB_SML plane 6
A8  // 103 x78y130 SB_SML plane 7
82  // 104 x78y130 SB_SML plane 8,7
2A  // 105 x78y130 SB_SML plane 8
A8  // 106 x78y130 SB_SML plane 9
82  // 107 x78y130 SB_SML plane 10,9
2A  // 108 x78y130 SB_SML plane 10
A8  // 109 x78y130 SB_SML plane 11
82  // 110 x78y130 SB_SML plane 12,11
2A  // 111 x78y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x79y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A290     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
28 // x_sel: 79
41 // y_sel: 129
A0 // -- CRC low byte
42 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A298
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x79y131
00  // 14 top_edge_EN1 at x79y131
00  // 15 top_edge_EN2 at x79y131
00  // 16 top_edge_EN0 at x80y131
00  // 17 top_edge_EN1 at x80y131
00  // 18 top_edge_EN2 at x80y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x80y130 SB_BIG plane 1
12  // 65 x80y130 SB_BIG plane 1
00  // 66 x80y130 SB_DRIVE plane 2,1
48  // 67 x80y130 SB_BIG plane 2
12  // 68 x80y130 SB_BIG plane 2
48  // 69 x80y130 SB_BIG plane 3
12  // 70 x80y130 SB_BIG plane 3
00  // 71 x80y130 SB_DRIVE plane 4,3
48  // 72 x80y130 SB_BIG plane 4
12  // 73 x80y130 SB_BIG plane 4
48  // 74 x80y130 SB_BIG plane 5
12  // 75 x80y130 SB_BIG plane 5
00  // 76 x80y130 SB_DRIVE plane 6,5
48  // 77 x80y130 SB_BIG plane 6
12  // 78 x80y130 SB_BIG plane 6
48  // 79 x80y130 SB_BIG plane 7
12  // 80 x80y130 SB_BIG plane 7
00  // 81 x80y130 SB_DRIVE plane 8,7
48  // 82 x80y130 SB_BIG plane 8
12  // 83 x80y130 SB_BIG plane 8
48  // 84 x80y130 SB_BIG plane 9
12  // 85 x80y130 SB_BIG plane 9
00  // 86 x80y130 SB_DRIVE plane 10,9
48  // 87 x80y130 SB_BIG plane 10
12  // 88 x80y130 SB_BIG plane 10
48  // 89 x80y130 SB_BIG plane 11
12  // 90 x80y130 SB_BIG plane 11
00  // 91 x80y130 SB_DRIVE plane 12,11
48  // 92 x80y130 SB_BIG plane 12
12  // 93 x80y130 SB_BIG plane 12
A8  // 94 x79y129 SB_SML plane 1
82  // 95 x79y129 SB_SML plane 2,1
2A  // 96 x79y129 SB_SML plane 2
A8  // 97 x79y129 SB_SML plane 3
82  // 98 x79y129 SB_SML plane 4,3
2A  // 99 x79y129 SB_SML plane 4
A8  // 100 x79y129 SB_SML plane 5
82  // 101 x79y129 SB_SML plane 6,5
2A  // 102 x79y129 SB_SML plane 6
A8  // 103 x79y129 SB_SML plane 7
82  // 104 x79y129 SB_SML plane 8,7
2A  // 105 x79y129 SB_SML plane 8
A8  // 106 x79y129 SB_SML plane 9
82  // 107 x79y129 SB_SML plane 10,9
2A  // 108 x79y129 SB_SML plane 10
A8  // 109 x79y129 SB_SML plane 11
82  // 110 x79y129 SB_SML plane 12,11
2A  // 111 x79y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x81y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A30E     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
29 // x_sel: 81
41 // y_sel: 129
78 // -- CRC low byte
5B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A316
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x81y131
00  // 14 top_edge_EN1 at x81y131
00  // 15 top_edge_EN2 at x81y131
00  // 16 top_edge_EN0 at x82y131
00  // 17 top_edge_EN1 at x82y131
00  // 18 top_edge_EN2 at x82y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x81y129 SB_BIG plane 1
12  // 65 x81y129 SB_BIG plane 1
00  // 66 x81y129 SB_DRIVE plane 2,1
48  // 67 x81y129 SB_BIG plane 2
12  // 68 x81y129 SB_BIG plane 2
48  // 69 x81y129 SB_BIG plane 3
12  // 70 x81y129 SB_BIG plane 3
00  // 71 x81y129 SB_DRIVE plane 4,3
48  // 72 x81y129 SB_BIG plane 4
12  // 73 x81y129 SB_BIG plane 4
48  // 74 x81y129 SB_BIG plane 5
12  // 75 x81y129 SB_BIG plane 5
00  // 76 x81y129 SB_DRIVE plane 6,5
48  // 77 x81y129 SB_BIG plane 6
12  // 78 x81y129 SB_BIG plane 6
48  // 79 x81y129 SB_BIG plane 7
12  // 80 x81y129 SB_BIG plane 7
00  // 81 x81y129 SB_DRIVE plane 8,7
48  // 82 x81y129 SB_BIG plane 8
12  // 83 x81y129 SB_BIG plane 8
48  // 84 x81y129 SB_BIG plane 9
12  // 85 x81y129 SB_BIG plane 9
00  // 86 x81y129 SB_DRIVE plane 10,9
48  // 87 x81y129 SB_BIG plane 10
12  // 88 x81y129 SB_BIG plane 10
48  // 89 x81y129 SB_BIG plane 11
12  // 90 x81y129 SB_BIG plane 11
00  // 91 x81y129 SB_DRIVE plane 12,11
48  // 92 x81y129 SB_BIG plane 12
12  // 93 x81y129 SB_BIG plane 12
A8  // 94 x82y130 SB_SML plane 1
82  // 95 x82y130 SB_SML plane 2,1
2A  // 96 x82y130 SB_SML plane 2
A8  // 97 x82y130 SB_SML plane 3
82  // 98 x82y130 SB_SML plane 4,3
2A  // 99 x82y130 SB_SML plane 4
A8  // 100 x82y130 SB_SML plane 5
82  // 101 x82y130 SB_SML plane 6,5
2A  // 102 x82y130 SB_SML plane 6
A8  // 103 x82y130 SB_SML plane 7
82  // 104 x82y130 SB_SML plane 8,7
2A  // 105 x82y130 SB_SML plane 8
A8  // 106 x82y130 SB_SML plane 9
82  // 107 x82y130 SB_SML plane 10,9
2A  // 108 x82y130 SB_SML plane 10
A8  // 109 x82y130 SB_SML plane 11
82  // 110 x82y130 SB_SML plane 12,11
2A  // 111 x82y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x83y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A38C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2A // x_sel: 83
41 // y_sel: 129
10 // -- CRC low byte
71 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A394
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x83y131
00  // 14 top_edge_EN1 at x83y131
00  // 15 top_edge_EN2 at x83y131
00  // 16 top_edge_EN0 at x84y131
00  // 17 top_edge_EN1 at x84y131
00  // 18 top_edge_EN2 at x84y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x84y130 SB_BIG plane 1
12  // 65 x84y130 SB_BIG plane 1
00  // 66 x84y130 SB_DRIVE plane 2,1
48  // 67 x84y130 SB_BIG plane 2
12  // 68 x84y130 SB_BIG plane 2
48  // 69 x84y130 SB_BIG plane 3
12  // 70 x84y130 SB_BIG plane 3
00  // 71 x84y130 SB_DRIVE plane 4,3
48  // 72 x84y130 SB_BIG plane 4
12  // 73 x84y130 SB_BIG plane 4
48  // 74 x84y130 SB_BIG plane 5
12  // 75 x84y130 SB_BIG plane 5
00  // 76 x84y130 SB_DRIVE plane 6,5
48  // 77 x84y130 SB_BIG plane 6
12  // 78 x84y130 SB_BIG plane 6
48  // 79 x84y130 SB_BIG plane 7
12  // 80 x84y130 SB_BIG plane 7
00  // 81 x84y130 SB_DRIVE plane 8,7
48  // 82 x84y130 SB_BIG plane 8
12  // 83 x84y130 SB_BIG plane 8
48  // 84 x84y130 SB_BIG plane 9
12  // 85 x84y130 SB_BIG plane 9
00  // 86 x84y130 SB_DRIVE plane 10,9
48  // 87 x84y130 SB_BIG plane 10
12  // 88 x84y130 SB_BIG plane 10
48  // 89 x84y130 SB_BIG plane 11
12  // 90 x84y130 SB_BIG plane 11
00  // 91 x84y130 SB_DRIVE plane 12,11
48  // 92 x84y130 SB_BIG plane 12
12  // 93 x84y130 SB_BIG plane 12
A8  // 94 x83y129 SB_SML plane 1
82  // 95 x83y129 SB_SML plane 2,1
2A  // 96 x83y129 SB_SML plane 2
A8  // 97 x83y129 SB_SML plane 3
82  // 98 x83y129 SB_SML plane 4,3
2A  // 99 x83y129 SB_SML plane 4
A8  // 100 x83y129 SB_SML plane 5
82  // 101 x83y129 SB_SML plane 6,5
2A  // 102 x83y129 SB_SML plane 6
A8  // 103 x83y129 SB_SML plane 7
82  // 104 x83y129 SB_SML plane 8,7
2A  // 105 x83y129 SB_SML plane 8
A8  // 106 x83y129 SB_SML plane 9
82  // 107 x83y129 SB_SML plane 10,9
2A  // 108 x83y129 SB_SML plane 10
A8  // 109 x83y129 SB_SML plane 11
82  // 110 x83y129 SB_SML plane 12,11
2A  // 111 x83y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x85y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A40A     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2B // x_sel: 85
41 // y_sel: 129
C8 // -- CRC low byte
68 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A412
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x85y131
00  // 14 top_edge_EN1 at x85y131
00  // 15 top_edge_EN2 at x85y131
00  // 16 top_edge_EN0 at x86y131
00  // 17 top_edge_EN1 at x86y131
00  // 18 top_edge_EN2 at x86y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x85y129 SB_BIG plane 1
12  // 65 x85y129 SB_BIG plane 1
00  // 66 x85y129 SB_DRIVE plane 2,1
48  // 67 x85y129 SB_BIG plane 2
12  // 68 x85y129 SB_BIG plane 2
48  // 69 x85y129 SB_BIG plane 3
12  // 70 x85y129 SB_BIG plane 3
00  // 71 x85y129 SB_DRIVE plane 4,3
48  // 72 x85y129 SB_BIG plane 4
12  // 73 x85y129 SB_BIG plane 4
48  // 74 x85y129 SB_BIG plane 5
12  // 75 x85y129 SB_BIG plane 5
00  // 76 x85y129 SB_DRIVE plane 6,5
48  // 77 x85y129 SB_BIG plane 6
12  // 78 x85y129 SB_BIG plane 6
48  // 79 x85y129 SB_BIG plane 7
12  // 80 x85y129 SB_BIG plane 7
00  // 81 x85y129 SB_DRIVE plane 8,7
48  // 82 x85y129 SB_BIG plane 8
12  // 83 x85y129 SB_BIG plane 8
48  // 84 x85y129 SB_BIG plane 9
12  // 85 x85y129 SB_BIG plane 9
00  // 86 x85y129 SB_DRIVE plane 10,9
48  // 87 x85y129 SB_BIG plane 10
12  // 88 x85y129 SB_BIG plane 10
48  // 89 x85y129 SB_BIG plane 11
12  // 90 x85y129 SB_BIG plane 11
00  // 91 x85y129 SB_DRIVE plane 12,11
48  // 92 x85y129 SB_BIG plane 12
12  // 93 x85y129 SB_BIG plane 12
A8  // 94 x86y130 SB_SML plane 1
82  // 95 x86y130 SB_SML plane 2,1
2A  // 96 x86y130 SB_SML plane 2
A8  // 97 x86y130 SB_SML plane 3
82  // 98 x86y130 SB_SML plane 4,3
2A  // 99 x86y130 SB_SML plane 4
A8  // 100 x86y130 SB_SML plane 5
82  // 101 x86y130 SB_SML plane 6,5
2A  // 102 x86y130 SB_SML plane 6
A8  // 103 x86y130 SB_SML plane 7
82  // 104 x86y130 SB_SML plane 8,7
2A  // 105 x86y130 SB_SML plane 8
A8  // 106 x86y130 SB_SML plane 9
82  // 107 x86y130 SB_SML plane 10,9
2A  // 108 x86y130 SB_SML plane 10
A8  // 109 x86y130 SB_SML plane 11
82  // 110 x86y130 SB_SML plane 12,11
2A  // 111 x86y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x87y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A488     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2C // x_sel: 87
41 // y_sel: 129
C0 // -- CRC low byte
25 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A490
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x87y131
00  // 14 top_edge_EN1 at x87y131
00  // 15 top_edge_EN2 at x87y131
00  // 16 top_edge_EN0 at x88y131
00  // 17 top_edge_EN1 at x88y131
00  // 18 top_edge_EN2 at x88y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x88y130 SB_BIG plane 1
12  // 65 x88y130 SB_BIG plane 1
00  // 66 x88y130 SB_DRIVE plane 2,1
48  // 67 x88y130 SB_BIG plane 2
12  // 68 x88y130 SB_BIG plane 2
48  // 69 x88y130 SB_BIG plane 3
12  // 70 x88y130 SB_BIG plane 3
00  // 71 x88y130 SB_DRIVE plane 4,3
48  // 72 x88y130 SB_BIG plane 4
12  // 73 x88y130 SB_BIG plane 4
48  // 74 x88y130 SB_BIG plane 5
12  // 75 x88y130 SB_BIG plane 5
00  // 76 x88y130 SB_DRIVE plane 6,5
48  // 77 x88y130 SB_BIG plane 6
12  // 78 x88y130 SB_BIG plane 6
48  // 79 x88y130 SB_BIG plane 7
12  // 80 x88y130 SB_BIG plane 7
00  // 81 x88y130 SB_DRIVE plane 8,7
48  // 82 x88y130 SB_BIG plane 8
12  // 83 x88y130 SB_BIG plane 8
48  // 84 x88y130 SB_BIG plane 9
12  // 85 x88y130 SB_BIG plane 9
00  // 86 x88y130 SB_DRIVE plane 10,9
48  // 87 x88y130 SB_BIG plane 10
12  // 88 x88y130 SB_BIG plane 10
48  // 89 x88y130 SB_BIG plane 11
12  // 90 x88y130 SB_BIG plane 11
00  // 91 x88y130 SB_DRIVE plane 12,11
48  // 92 x88y130 SB_BIG plane 12
12  // 93 x88y130 SB_BIG plane 12
A8  // 94 x87y129 SB_SML plane 1
82  // 95 x87y129 SB_SML plane 2,1
2A  // 96 x87y129 SB_SML plane 2
A8  // 97 x87y129 SB_SML plane 3
82  // 98 x87y129 SB_SML plane 4,3
2A  // 99 x87y129 SB_SML plane 4
A8  // 100 x87y129 SB_SML plane 5
82  // 101 x87y129 SB_SML plane 6,5
2A  // 102 x87y129 SB_SML plane 6
A8  // 103 x87y129 SB_SML plane 7
82  // 104 x87y129 SB_SML plane 8,7
2A  // 105 x87y129 SB_SML plane 8
A8  // 106 x87y129 SB_SML plane 9
82  // 107 x87y129 SB_SML plane 10,9
2A  // 108 x87y129 SB_SML plane 10
A8  // 109 x87y129 SB_SML plane 11
82  // 110 x87y129 SB_SML plane 12,11
2A  // 111 x87y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x89y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A506     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2D // x_sel: 89
41 // y_sel: 129
18 // -- CRC low byte
3C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A50E
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x89y131
00  // 14 top_edge_EN1 at x89y131
00  // 15 top_edge_EN2 at x89y131
00  // 16 top_edge_EN0 at x90y131
00  // 17 top_edge_EN1 at x90y131
00  // 18 top_edge_EN2 at x90y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x89y129 SB_BIG plane 1
12  // 65 x89y129 SB_BIG plane 1
00  // 66 x89y129 SB_DRIVE plane 2,1
48  // 67 x89y129 SB_BIG plane 2
12  // 68 x89y129 SB_BIG plane 2
48  // 69 x89y129 SB_BIG plane 3
12  // 70 x89y129 SB_BIG plane 3
00  // 71 x89y129 SB_DRIVE plane 4,3
48  // 72 x89y129 SB_BIG plane 4
12  // 73 x89y129 SB_BIG plane 4
48  // 74 x89y129 SB_BIG plane 5
12  // 75 x89y129 SB_BIG plane 5
00  // 76 x89y129 SB_DRIVE plane 6,5
48  // 77 x89y129 SB_BIG plane 6
12  // 78 x89y129 SB_BIG plane 6
48  // 79 x89y129 SB_BIG plane 7
12  // 80 x89y129 SB_BIG plane 7
00  // 81 x89y129 SB_DRIVE plane 8,7
48  // 82 x89y129 SB_BIG plane 8
12  // 83 x89y129 SB_BIG plane 8
48  // 84 x89y129 SB_BIG plane 9
12  // 85 x89y129 SB_BIG plane 9
00  // 86 x89y129 SB_DRIVE plane 10,9
48  // 87 x89y129 SB_BIG plane 10
12  // 88 x89y129 SB_BIG plane 10
48  // 89 x89y129 SB_BIG plane 11
12  // 90 x89y129 SB_BIG plane 11
00  // 91 x89y129 SB_DRIVE plane 12,11
48  // 92 x89y129 SB_BIG plane 12
12  // 93 x89y129 SB_BIG plane 12
A8  // 94 x90y130 SB_SML plane 1
82  // 95 x90y130 SB_SML plane 2,1
2A  // 96 x90y130 SB_SML plane 2
A8  // 97 x90y130 SB_SML plane 3
82  // 98 x90y130 SB_SML plane 4,3
2A  // 99 x90y130 SB_SML plane 4
A8  // 100 x90y130 SB_SML plane 5
82  // 101 x90y130 SB_SML plane 6,5
2A  // 102 x90y130 SB_SML plane 6
A8  // 103 x90y130 SB_SML plane 7
82  // 104 x90y130 SB_SML plane 8,7
2A  // 105 x90y130 SB_SML plane 8
A8  // 106 x90y130 SB_SML plane 9
82  // 107 x90y130 SB_SML plane 10,9
2A  // 108 x90y130 SB_SML plane 10
A8  // 109 x90y130 SB_SML plane 11
82  // 110 x90y130 SB_SML plane 12,11
2A  // 111 x90y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x91y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A584     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2E // x_sel: 91
41 // y_sel: 129
70 // -- CRC low byte
16 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A58C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x91y131
00  // 14 top_edge_EN1 at x91y131
00  // 15 top_edge_EN2 at x91y131
00  // 16 top_edge_EN0 at x92y131
00  // 17 top_edge_EN1 at x92y131
00  // 18 top_edge_EN2 at x92y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x92y130 SB_BIG plane 1
12  // 65 x92y130 SB_BIG plane 1
00  // 66 x92y130 SB_DRIVE plane 2,1
48  // 67 x92y130 SB_BIG plane 2
12  // 68 x92y130 SB_BIG plane 2
48  // 69 x92y130 SB_BIG plane 3
12  // 70 x92y130 SB_BIG plane 3
00  // 71 x92y130 SB_DRIVE plane 4,3
48  // 72 x92y130 SB_BIG plane 4
12  // 73 x92y130 SB_BIG plane 4
48  // 74 x92y130 SB_BIG plane 5
12  // 75 x92y130 SB_BIG plane 5
00  // 76 x92y130 SB_DRIVE plane 6,5
48  // 77 x92y130 SB_BIG plane 6
12  // 78 x92y130 SB_BIG plane 6
48  // 79 x92y130 SB_BIG plane 7
12  // 80 x92y130 SB_BIG plane 7
00  // 81 x92y130 SB_DRIVE plane 8,7
48  // 82 x92y130 SB_BIG plane 8
12  // 83 x92y130 SB_BIG plane 8
48  // 84 x92y130 SB_BIG plane 9
12  // 85 x92y130 SB_BIG plane 9
00  // 86 x92y130 SB_DRIVE plane 10,9
48  // 87 x92y130 SB_BIG plane 10
12  // 88 x92y130 SB_BIG plane 10
48  // 89 x92y130 SB_BIG plane 11
12  // 90 x92y130 SB_BIG plane 11
00  // 91 x92y130 SB_DRIVE plane 12,11
48  // 92 x92y130 SB_BIG plane 12
12  // 93 x92y130 SB_BIG plane 12
A8  // 94 x91y129 SB_SML plane 1
82  // 95 x91y129 SB_SML plane 2,1
2A  // 96 x91y129 SB_SML plane 2
A8  // 97 x91y129 SB_SML plane 3
82  // 98 x91y129 SB_SML plane 4,3
2A  // 99 x91y129 SB_SML plane 4
A8  // 100 x91y129 SB_SML plane 5
82  // 101 x91y129 SB_SML plane 6,5
2A  // 102 x91y129 SB_SML plane 6
A8  // 103 x91y129 SB_SML plane 7
82  // 104 x91y129 SB_SML plane 8,7
2A  // 105 x91y129 SB_SML plane 8
A8  // 106 x91y129 SB_SML plane 9
82  // 107 x91y129 SB_SML plane 10,9
2A  // 108 x91y129 SB_SML plane 10
A8  // 109 x91y129 SB_SML plane 11
82  // 110 x91y129 SB_SML plane 12,11
2A  // 111 x91y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x93y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A602     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
2F // x_sel: 93
41 // y_sel: 129
A8 // -- CRC low byte
0F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A60A
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x93y131
00  // 14 top_edge_EN1 at x93y131
00  // 15 top_edge_EN2 at x93y131
00  // 16 top_edge_EN0 at x94y131
00  // 17 top_edge_EN1 at x94y131
00  // 18 top_edge_EN2 at x94y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x93y129 SB_BIG plane 1
12  // 65 x93y129 SB_BIG plane 1
00  // 66 x93y129 SB_DRIVE plane 2,1
48  // 67 x93y129 SB_BIG plane 2
12  // 68 x93y129 SB_BIG plane 2
48  // 69 x93y129 SB_BIG plane 3
12  // 70 x93y129 SB_BIG plane 3
00  // 71 x93y129 SB_DRIVE plane 4,3
48  // 72 x93y129 SB_BIG plane 4
12  // 73 x93y129 SB_BIG plane 4
48  // 74 x93y129 SB_BIG plane 5
12  // 75 x93y129 SB_BIG plane 5
00  // 76 x93y129 SB_DRIVE plane 6,5
48  // 77 x93y129 SB_BIG plane 6
12  // 78 x93y129 SB_BIG plane 6
48  // 79 x93y129 SB_BIG plane 7
12  // 80 x93y129 SB_BIG plane 7
00  // 81 x93y129 SB_DRIVE plane 8,7
48  // 82 x93y129 SB_BIG plane 8
12  // 83 x93y129 SB_BIG plane 8
48  // 84 x93y129 SB_BIG plane 9
12  // 85 x93y129 SB_BIG plane 9
00  // 86 x93y129 SB_DRIVE plane 10,9
48  // 87 x93y129 SB_BIG plane 10
12  // 88 x93y129 SB_BIG plane 10
48  // 89 x93y129 SB_BIG plane 11
12  // 90 x93y129 SB_BIG plane 11
00  // 91 x93y129 SB_DRIVE plane 12,11
48  // 92 x93y129 SB_BIG plane 12
12  // 93 x93y129 SB_BIG plane 12
A8  // 94 x94y130 SB_SML plane 1
82  // 95 x94y130 SB_SML plane 2,1
2A  // 96 x94y130 SB_SML plane 2
A8  // 97 x94y130 SB_SML plane 3
82  // 98 x94y130 SB_SML plane 4,3
2A  // 99 x94y130 SB_SML plane 4
A8  // 100 x94y130 SB_SML plane 5
82  // 101 x94y130 SB_SML plane 6,5
2A  // 102 x94y130 SB_SML plane 6
A8  // 103 x94y130 SB_SML plane 7
82  // 104 x94y130 SB_SML plane 8,7
2A  // 105 x94y130 SB_SML plane 8
A8  // 106 x94y130 SB_SML plane 9
82  // 107 x94y130 SB_SML plane 10,9
2A  // 108 x94y130 SB_SML plane 10
A8  // 109 x94y130 SB_SML plane 11
82  // 110 x94y130 SB_SML plane 12,11
2A  // 111 x94y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x95y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A680     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
30 // x_sel: 95
41 // y_sel: 129
F1 // -- CRC low byte
19 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A688
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x95y131
00  // 14 top_edge_EN1 at x95y131
00  // 15 top_edge_EN2 at x95y131
00  // 16 top_edge_EN0 at x96y131
00  // 17 top_edge_EN1 at x96y131
00  // 18 top_edge_EN2 at x96y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x96y130 SB_BIG plane 1
12  // 65 x96y130 SB_BIG plane 1
00  // 66 x96y130 SB_DRIVE plane 2,1
48  // 67 x96y130 SB_BIG plane 2
12  // 68 x96y130 SB_BIG plane 2
48  // 69 x96y130 SB_BIG plane 3
12  // 70 x96y130 SB_BIG plane 3
00  // 71 x96y130 SB_DRIVE plane 4,3
48  // 72 x96y130 SB_BIG plane 4
12  // 73 x96y130 SB_BIG plane 4
48  // 74 x96y130 SB_BIG plane 5
12  // 75 x96y130 SB_BIG plane 5
00  // 76 x96y130 SB_DRIVE plane 6,5
48  // 77 x96y130 SB_BIG plane 6
12  // 78 x96y130 SB_BIG plane 6
48  // 79 x96y130 SB_BIG plane 7
12  // 80 x96y130 SB_BIG plane 7
00  // 81 x96y130 SB_DRIVE plane 8,7
48  // 82 x96y130 SB_BIG plane 8
12  // 83 x96y130 SB_BIG plane 8
48  // 84 x96y130 SB_BIG plane 9
12  // 85 x96y130 SB_BIG plane 9
00  // 86 x96y130 SB_DRIVE plane 10,9
48  // 87 x96y130 SB_BIG plane 10
12  // 88 x96y130 SB_BIG plane 10
48  // 89 x96y130 SB_BIG plane 11
12  // 90 x96y130 SB_BIG plane 11
00  // 91 x96y130 SB_DRIVE plane 12,11
48  // 92 x96y130 SB_BIG plane 12
12  // 93 x96y130 SB_BIG plane 12
A8  // 94 x95y129 SB_SML plane 1
82  // 95 x95y129 SB_SML plane 2,1
2A  // 96 x95y129 SB_SML plane 2
A8  // 97 x95y129 SB_SML plane 3
82  // 98 x95y129 SB_SML plane 4,3
2A  // 99 x95y129 SB_SML plane 4
A8  // 100 x95y129 SB_SML plane 5
82  // 101 x95y129 SB_SML plane 6,5
2A  // 102 x95y129 SB_SML plane 6
A8  // 103 x95y129 SB_SML plane 7
82  // 104 x95y129 SB_SML plane 8,7
2A  // 105 x95y129 SB_SML plane 8
A8  // 106 x95y129 SB_SML plane 9
82  // 107 x95y129 SB_SML plane 10,9
2A  // 108 x95y129 SB_SML plane 10
A8  // 109 x95y129 SB_SML plane 11
82  // 110 x95y129 SB_SML plane 12,11
2A  // 111 x95y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x97y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A6FE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
31 // x_sel: 97
41 // y_sel: 129
29 // -- CRC low byte
00 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A706
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x97y131
00  // 14 top_edge_EN1 at x97y131
00  // 15 top_edge_EN2 at x97y131
00  // 16 top_edge_EN0 at x98y131
00  // 17 top_edge_EN1 at x98y131
00  // 18 top_edge_EN2 at x98y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x97y129 SB_BIG plane 1
12  // 65 x97y129 SB_BIG plane 1
00  // 66 x97y129 SB_DRIVE plane 2,1
48  // 67 x97y129 SB_BIG plane 2
12  // 68 x97y129 SB_BIG plane 2
48  // 69 x97y129 SB_BIG plane 3
12  // 70 x97y129 SB_BIG plane 3
00  // 71 x97y129 SB_DRIVE plane 4,3
48  // 72 x97y129 SB_BIG plane 4
12  // 73 x97y129 SB_BIG plane 4
48  // 74 x97y129 SB_BIG plane 5
12  // 75 x97y129 SB_BIG plane 5
00  // 76 x97y129 SB_DRIVE plane 6,5
48  // 77 x97y129 SB_BIG plane 6
12  // 78 x97y129 SB_BIG plane 6
48  // 79 x97y129 SB_BIG plane 7
12  // 80 x97y129 SB_BIG plane 7
00  // 81 x97y129 SB_DRIVE plane 8,7
48  // 82 x97y129 SB_BIG plane 8
12  // 83 x97y129 SB_BIG plane 8
48  // 84 x97y129 SB_BIG plane 9
12  // 85 x97y129 SB_BIG plane 9
00  // 86 x97y129 SB_DRIVE plane 10,9
48  // 87 x97y129 SB_BIG plane 10
12  // 88 x97y129 SB_BIG plane 10
48  // 89 x97y129 SB_BIG plane 11
12  // 90 x97y129 SB_BIG plane 11
00  // 91 x97y129 SB_DRIVE plane 12,11
48  // 92 x97y129 SB_BIG plane 12
12  // 93 x97y129 SB_BIG plane 12
A8  // 94 x98y130 SB_SML plane 1
82  // 95 x98y130 SB_SML plane 2,1
2A  // 96 x98y130 SB_SML plane 2
A8  // 97 x98y130 SB_SML plane 3
82  // 98 x98y130 SB_SML plane 4,3
2A  // 99 x98y130 SB_SML plane 4
A8  // 100 x98y130 SB_SML plane 5
82  // 101 x98y130 SB_SML plane 6,5
2A  // 102 x98y130 SB_SML plane 6
A8  // 103 x98y130 SB_SML plane 7
82  // 104 x98y130 SB_SML plane 8,7
2A  // 105 x98y130 SB_SML plane 8
A8  // 106 x98y130 SB_SML plane 9
82  // 107 x98y130 SB_SML plane 10,9
2A  // 108 x98y130 SB_SML plane 10
A8  // 109 x98y130 SB_SML plane 11
82  // 110 x98y130 SB_SML plane 12,11
2A  // 111 x98y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x99y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A77C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
32 // x_sel: 99
41 // y_sel: 129
41 // -- CRC low byte
2A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A784
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x99y131
00  // 14 top_edge_EN1 at x99y131
00  // 15 top_edge_EN2 at x99y131
00  // 16 top_edge_EN0 at x100y131
00  // 17 top_edge_EN1 at x100y131
00  // 18 top_edge_EN2 at x100y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x100y130 SB_BIG plane 1
12  // 65 x100y130 SB_BIG plane 1
00  // 66 x100y130 SB_DRIVE plane 2,1
48  // 67 x100y130 SB_BIG plane 2
12  // 68 x100y130 SB_BIG plane 2
48  // 69 x100y130 SB_BIG plane 3
12  // 70 x100y130 SB_BIG plane 3
00  // 71 x100y130 SB_DRIVE plane 4,3
48  // 72 x100y130 SB_BIG plane 4
12  // 73 x100y130 SB_BIG plane 4
48  // 74 x100y130 SB_BIG plane 5
12  // 75 x100y130 SB_BIG plane 5
00  // 76 x100y130 SB_DRIVE plane 6,5
48  // 77 x100y130 SB_BIG plane 6
12  // 78 x100y130 SB_BIG plane 6
48  // 79 x100y130 SB_BIG plane 7
12  // 80 x100y130 SB_BIG plane 7
00  // 81 x100y130 SB_DRIVE plane 8,7
48  // 82 x100y130 SB_BIG plane 8
12  // 83 x100y130 SB_BIG plane 8
48  // 84 x100y130 SB_BIG plane 9
12  // 85 x100y130 SB_BIG plane 9
00  // 86 x100y130 SB_DRIVE plane 10,9
48  // 87 x100y130 SB_BIG plane 10
12  // 88 x100y130 SB_BIG plane 10
48  // 89 x100y130 SB_BIG plane 11
12  // 90 x100y130 SB_BIG plane 11
00  // 91 x100y130 SB_DRIVE plane 12,11
48  // 92 x100y130 SB_BIG plane 12
12  // 93 x100y130 SB_BIG plane 12
A8  // 94 x99y129 SB_SML plane 1
82  // 95 x99y129 SB_SML plane 2,1
2A  // 96 x99y129 SB_SML plane 2
A8  // 97 x99y129 SB_SML plane 3
82  // 98 x99y129 SB_SML plane 4,3
2A  // 99 x99y129 SB_SML plane 4
A8  // 100 x99y129 SB_SML plane 5
82  // 101 x99y129 SB_SML plane 6,5
2A  // 102 x99y129 SB_SML plane 6
A8  // 103 x99y129 SB_SML plane 7
82  // 104 x99y129 SB_SML plane 8,7
2A  // 105 x99y129 SB_SML plane 8
A8  // 106 x99y129 SB_SML plane 9
82  // 107 x99y129 SB_SML plane 10,9
2A  // 108 x99y129 SB_SML plane 10
A8  // 109 x99y129 SB_SML plane 11
82  // 110 x99y129 SB_SML plane 12,11
2A  // 111 x99y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x101y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A7FA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
33 // x_sel: 101
41 // y_sel: 129
99 // -- CRC low byte
33 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A802
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x101y131
00  // 14 top_edge_EN1 at x101y131
00  // 15 top_edge_EN2 at x101y131
00  // 16 top_edge_EN0 at x102y131
00  // 17 top_edge_EN1 at x102y131
00  // 18 top_edge_EN2 at x102y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x101y129 SB_BIG plane 1
12  // 65 x101y129 SB_BIG plane 1
00  // 66 x101y129 SB_DRIVE plane 2,1
48  // 67 x101y129 SB_BIG plane 2
12  // 68 x101y129 SB_BIG plane 2
48  // 69 x101y129 SB_BIG plane 3
12  // 70 x101y129 SB_BIG plane 3
00  // 71 x101y129 SB_DRIVE plane 4,3
48  // 72 x101y129 SB_BIG plane 4
12  // 73 x101y129 SB_BIG plane 4
48  // 74 x101y129 SB_BIG plane 5
12  // 75 x101y129 SB_BIG plane 5
00  // 76 x101y129 SB_DRIVE plane 6,5
48  // 77 x101y129 SB_BIG plane 6
12  // 78 x101y129 SB_BIG plane 6
48  // 79 x101y129 SB_BIG plane 7
12  // 80 x101y129 SB_BIG plane 7
00  // 81 x101y129 SB_DRIVE plane 8,7
48  // 82 x101y129 SB_BIG plane 8
12  // 83 x101y129 SB_BIG plane 8
48  // 84 x101y129 SB_BIG plane 9
12  // 85 x101y129 SB_BIG plane 9
00  // 86 x101y129 SB_DRIVE plane 10,9
48  // 87 x101y129 SB_BIG plane 10
12  // 88 x101y129 SB_BIG plane 10
48  // 89 x101y129 SB_BIG plane 11
12  // 90 x101y129 SB_BIG plane 11
00  // 91 x101y129 SB_DRIVE plane 12,11
48  // 92 x101y129 SB_BIG plane 12
12  // 93 x101y129 SB_BIG plane 12
A8  // 94 x102y130 SB_SML plane 1
82  // 95 x102y130 SB_SML plane 2,1
2A  // 96 x102y130 SB_SML plane 2
A8  // 97 x102y130 SB_SML plane 3
82  // 98 x102y130 SB_SML plane 4,3
2A  // 99 x102y130 SB_SML plane 4
A8  // 100 x102y130 SB_SML plane 5
82  // 101 x102y130 SB_SML plane 6,5
2A  // 102 x102y130 SB_SML plane 6
A8  // 103 x102y130 SB_SML plane 7
82  // 104 x102y130 SB_SML plane 8,7
2A  // 105 x102y130 SB_SML plane 8
A8  // 106 x102y130 SB_SML plane 9
82  // 107 x102y130 SB_SML plane 10,9
2A  // 108 x102y130 SB_SML plane 10
A8  // 109 x102y130 SB_SML plane 11
82  // 110 x102y130 SB_SML plane 12,11
2A  // 111 x102y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x103y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A878     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
34 // x_sel: 103
41 // y_sel: 129
91 // -- CRC low byte
7E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A880
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x103y131
00  // 14 top_edge_EN1 at x103y131
00  // 15 top_edge_EN2 at x103y131
00  // 16 top_edge_EN0 at x104y131
00  // 17 top_edge_EN1 at x104y131
00  // 18 top_edge_EN2 at x104y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x104y130 SB_BIG plane 1
12  // 65 x104y130 SB_BIG plane 1
00  // 66 x104y130 SB_DRIVE plane 2,1
48  // 67 x104y130 SB_BIG plane 2
12  // 68 x104y130 SB_BIG plane 2
48  // 69 x104y130 SB_BIG plane 3
12  // 70 x104y130 SB_BIG plane 3
00  // 71 x104y130 SB_DRIVE plane 4,3
48  // 72 x104y130 SB_BIG plane 4
12  // 73 x104y130 SB_BIG plane 4
48  // 74 x104y130 SB_BIG plane 5
12  // 75 x104y130 SB_BIG plane 5
00  // 76 x104y130 SB_DRIVE plane 6,5
48  // 77 x104y130 SB_BIG plane 6
12  // 78 x104y130 SB_BIG plane 6
48  // 79 x104y130 SB_BIG plane 7
12  // 80 x104y130 SB_BIG plane 7
00  // 81 x104y130 SB_DRIVE plane 8,7
48  // 82 x104y130 SB_BIG plane 8
12  // 83 x104y130 SB_BIG plane 8
48  // 84 x104y130 SB_BIG plane 9
12  // 85 x104y130 SB_BIG plane 9
00  // 86 x104y130 SB_DRIVE plane 10,9
48  // 87 x104y130 SB_BIG plane 10
12  // 88 x104y130 SB_BIG plane 10
48  // 89 x104y130 SB_BIG plane 11
12  // 90 x104y130 SB_BIG plane 11
00  // 91 x104y130 SB_DRIVE plane 12,11
48  // 92 x104y130 SB_BIG plane 12
12  // 93 x104y130 SB_BIG plane 12
A8  // 94 x103y129 SB_SML plane 1
82  // 95 x103y129 SB_SML plane 2,1
2A  // 96 x103y129 SB_SML plane 2
A8  // 97 x103y129 SB_SML plane 3
82  // 98 x103y129 SB_SML plane 4,3
2A  // 99 x103y129 SB_SML plane 4
A8  // 100 x103y129 SB_SML plane 5
82  // 101 x103y129 SB_SML plane 6,5
2A  // 102 x103y129 SB_SML plane 6
A8  // 103 x103y129 SB_SML plane 7
82  // 104 x103y129 SB_SML plane 8,7
2A  // 105 x103y129 SB_SML plane 8
A8  // 106 x103y129 SB_SML plane 9
82  // 107 x103y129 SB_SML plane 10,9
2A  // 108 x103y129 SB_SML plane 10
A8  // 109 x103y129 SB_SML plane 11
82  // 110 x103y129 SB_SML plane 12,11
2A  // 111 x103y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x105y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A8F6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
35 // x_sel: 105
41 // y_sel: 129
49 // -- CRC low byte
67 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A8FE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x105y131
00  // 14 top_edge_EN1 at x105y131
00  // 15 top_edge_EN2 at x105y131
00  // 16 top_edge_EN0 at x106y131
00  // 17 top_edge_EN1 at x106y131
00  // 18 top_edge_EN2 at x106y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x105y129 SB_BIG plane 1
12  // 65 x105y129 SB_BIG plane 1
00  // 66 x105y129 SB_DRIVE plane 2,1
48  // 67 x105y129 SB_BIG plane 2
12  // 68 x105y129 SB_BIG plane 2
48  // 69 x105y129 SB_BIG plane 3
12  // 70 x105y129 SB_BIG plane 3
00  // 71 x105y129 SB_DRIVE plane 4,3
48  // 72 x105y129 SB_BIG plane 4
12  // 73 x105y129 SB_BIG plane 4
48  // 74 x105y129 SB_BIG plane 5
12  // 75 x105y129 SB_BIG plane 5
00  // 76 x105y129 SB_DRIVE plane 6,5
48  // 77 x105y129 SB_BIG plane 6
12  // 78 x105y129 SB_BIG plane 6
48  // 79 x105y129 SB_BIG plane 7
12  // 80 x105y129 SB_BIG plane 7
00  // 81 x105y129 SB_DRIVE plane 8,7
48  // 82 x105y129 SB_BIG plane 8
12  // 83 x105y129 SB_BIG plane 8
48  // 84 x105y129 SB_BIG plane 9
12  // 85 x105y129 SB_BIG plane 9
00  // 86 x105y129 SB_DRIVE plane 10,9
48  // 87 x105y129 SB_BIG plane 10
12  // 88 x105y129 SB_BIG plane 10
48  // 89 x105y129 SB_BIG plane 11
12  // 90 x105y129 SB_BIG plane 11
00  // 91 x105y129 SB_DRIVE plane 12,11
48  // 92 x105y129 SB_BIG plane 12
12  // 93 x105y129 SB_BIG plane 12
A8  // 94 x106y130 SB_SML plane 1
82  // 95 x106y130 SB_SML plane 2,1
2A  // 96 x106y130 SB_SML plane 2
A8  // 97 x106y130 SB_SML plane 3
82  // 98 x106y130 SB_SML plane 4,3
2A  // 99 x106y130 SB_SML plane 4
A8  // 100 x106y130 SB_SML plane 5
82  // 101 x106y130 SB_SML plane 6,5
2A  // 102 x106y130 SB_SML plane 6
A8  // 103 x106y130 SB_SML plane 7
82  // 104 x106y130 SB_SML plane 8,7
2A  // 105 x106y130 SB_SML plane 8
A8  // 106 x106y130 SB_SML plane 9
82  // 107 x106y130 SB_SML plane 10,9
2A  // 108 x106y130 SB_SML plane 10
A8  // 109 x106y130 SB_SML plane 11
82  // 110 x106y130 SB_SML plane 12,11
2A  // 111 x106y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x107y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A974     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
36 // x_sel: 107
41 // y_sel: 129
21 // -- CRC low byte
4D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A97C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x107y131
00  // 14 top_edge_EN1 at x107y131
00  // 15 top_edge_EN2 at x107y131
00  // 16 top_edge_EN0 at x108y131
00  // 17 top_edge_EN1 at x108y131
00  // 18 top_edge_EN2 at x108y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x108y130 SB_BIG plane 1
12  // 65 x108y130 SB_BIG plane 1
00  // 66 x108y130 SB_DRIVE plane 2,1
48  // 67 x108y130 SB_BIG plane 2
12  // 68 x108y130 SB_BIG plane 2
48  // 69 x108y130 SB_BIG plane 3
12  // 70 x108y130 SB_BIG plane 3
00  // 71 x108y130 SB_DRIVE plane 4,3
48  // 72 x108y130 SB_BIG plane 4
12  // 73 x108y130 SB_BIG plane 4
48  // 74 x108y130 SB_BIG plane 5
12  // 75 x108y130 SB_BIG plane 5
00  // 76 x108y130 SB_DRIVE plane 6,5
48  // 77 x108y130 SB_BIG plane 6
12  // 78 x108y130 SB_BIG plane 6
48  // 79 x108y130 SB_BIG plane 7
12  // 80 x108y130 SB_BIG plane 7
00  // 81 x108y130 SB_DRIVE plane 8,7
48  // 82 x108y130 SB_BIG plane 8
12  // 83 x108y130 SB_BIG plane 8
48  // 84 x108y130 SB_BIG plane 9
12  // 85 x108y130 SB_BIG plane 9
00  // 86 x108y130 SB_DRIVE plane 10,9
48  // 87 x108y130 SB_BIG plane 10
12  // 88 x108y130 SB_BIG plane 10
48  // 89 x108y130 SB_BIG plane 11
12  // 90 x108y130 SB_BIG plane 11
00  // 91 x108y130 SB_DRIVE plane 12,11
48  // 92 x108y130 SB_BIG plane 12
12  // 93 x108y130 SB_BIG plane 12
A8  // 94 x107y129 SB_SML plane 1
82  // 95 x107y129 SB_SML plane 2,1
2A  // 96 x107y129 SB_SML plane 2
A8  // 97 x107y129 SB_SML plane 3
82  // 98 x107y129 SB_SML plane 4,3
2A  // 99 x107y129 SB_SML plane 4
A8  // 100 x107y129 SB_SML plane 5
82  // 101 x107y129 SB_SML plane 6,5
2A  // 102 x107y129 SB_SML plane 6
A8  // 103 x107y129 SB_SML plane 7
82  // 104 x107y129 SB_SML plane 8,7
2A  // 105 x107y129 SB_SML plane 8
A8  // 106 x107y129 SB_SML plane 9
82  // 107 x107y129 SB_SML plane 10,9
2A  // 108 x107y129 SB_SML plane 10
A8  // 109 x107y129 SB_SML plane 11
82  // 110 x107y129 SB_SML plane 12,11
2A  // 111 x107y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x109y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 A9F2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
37 // x_sel: 109
41 // y_sel: 129
F9 // -- CRC low byte
54 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 A9FA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x109y131
00  // 14 top_edge_EN1 at x109y131
00  // 15 top_edge_EN2 at x109y131
00  // 16 top_edge_EN0 at x110y131
00  // 17 top_edge_EN1 at x110y131
00  // 18 top_edge_EN2 at x110y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x109y129 SB_BIG plane 1
12  // 65 x109y129 SB_BIG plane 1
00  // 66 x109y129 SB_DRIVE plane 2,1
48  // 67 x109y129 SB_BIG plane 2
12  // 68 x109y129 SB_BIG plane 2
48  // 69 x109y129 SB_BIG plane 3
12  // 70 x109y129 SB_BIG plane 3
00  // 71 x109y129 SB_DRIVE plane 4,3
48  // 72 x109y129 SB_BIG plane 4
12  // 73 x109y129 SB_BIG plane 4
48  // 74 x109y129 SB_BIG plane 5
12  // 75 x109y129 SB_BIG plane 5
00  // 76 x109y129 SB_DRIVE plane 6,5
48  // 77 x109y129 SB_BIG plane 6
12  // 78 x109y129 SB_BIG plane 6
48  // 79 x109y129 SB_BIG plane 7
12  // 80 x109y129 SB_BIG plane 7
00  // 81 x109y129 SB_DRIVE plane 8,7
48  // 82 x109y129 SB_BIG plane 8
12  // 83 x109y129 SB_BIG plane 8
48  // 84 x109y129 SB_BIG plane 9
12  // 85 x109y129 SB_BIG plane 9
00  // 86 x109y129 SB_DRIVE plane 10,9
48  // 87 x109y129 SB_BIG plane 10
12  // 88 x109y129 SB_BIG plane 10
48  // 89 x109y129 SB_BIG plane 11
12  // 90 x109y129 SB_BIG plane 11
00  // 91 x109y129 SB_DRIVE plane 12,11
48  // 92 x109y129 SB_BIG plane 12
12  // 93 x109y129 SB_BIG plane 12
A8  // 94 x110y130 SB_SML plane 1
82  // 95 x110y130 SB_SML plane 2,1
2A  // 96 x110y130 SB_SML plane 2
A8  // 97 x110y130 SB_SML plane 3
82  // 98 x110y130 SB_SML plane 4,3
2A  // 99 x110y130 SB_SML plane 4
A8  // 100 x110y130 SB_SML plane 5
82  // 101 x110y130 SB_SML plane 6,5
2A  // 102 x110y130 SB_SML plane 6
A8  // 103 x110y130 SB_SML plane 7
82  // 104 x110y130 SB_SML plane 8,7
2A  // 105 x110y130 SB_SML plane 8
A8  // 106 x110y130 SB_SML plane 9
82  // 107 x110y130 SB_SML plane 10,9
2A  // 108 x110y130 SB_SML plane 10
A8  // 109 x110y130 SB_SML plane 11
82  // 110 x110y130 SB_SML plane 12,11
2A  // 111 x110y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x111y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AA70     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
38 // x_sel: 111
41 // y_sel: 129
31 // -- CRC low byte
D7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AA78
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x111y131
00  // 14 top_edge_EN1 at x111y131
00  // 15 top_edge_EN2 at x111y131
00  // 16 top_edge_EN0 at x112y131
00  // 17 top_edge_EN1 at x112y131
00  // 18 top_edge_EN2 at x112y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x112y130 SB_BIG plane 1
12  // 65 x112y130 SB_BIG plane 1
00  // 66 x112y130 SB_DRIVE plane 2,1
48  // 67 x112y130 SB_BIG plane 2
12  // 68 x112y130 SB_BIG plane 2
48  // 69 x112y130 SB_BIG plane 3
12  // 70 x112y130 SB_BIG plane 3
00  // 71 x112y130 SB_DRIVE plane 4,3
48  // 72 x112y130 SB_BIG plane 4
12  // 73 x112y130 SB_BIG plane 4
48  // 74 x112y130 SB_BIG plane 5
12  // 75 x112y130 SB_BIG plane 5
00  // 76 x112y130 SB_DRIVE plane 6,5
48  // 77 x112y130 SB_BIG plane 6
12  // 78 x112y130 SB_BIG plane 6
48  // 79 x112y130 SB_BIG plane 7
12  // 80 x112y130 SB_BIG plane 7
00  // 81 x112y130 SB_DRIVE plane 8,7
48  // 82 x112y130 SB_BIG plane 8
12  // 83 x112y130 SB_BIG plane 8
48  // 84 x112y130 SB_BIG plane 9
12  // 85 x112y130 SB_BIG plane 9
00  // 86 x112y130 SB_DRIVE plane 10,9
48  // 87 x112y130 SB_BIG plane 10
12  // 88 x112y130 SB_BIG plane 10
48  // 89 x112y130 SB_BIG plane 11
12  // 90 x112y130 SB_BIG plane 11
00  // 91 x112y130 SB_DRIVE plane 12,11
48  // 92 x112y130 SB_BIG plane 12
12  // 93 x112y130 SB_BIG plane 12
A8  // 94 x111y129 SB_SML plane 1
82  // 95 x111y129 SB_SML plane 2,1
2A  // 96 x111y129 SB_SML plane 2
A8  // 97 x111y129 SB_SML plane 3
82  // 98 x111y129 SB_SML plane 4,3
2A  // 99 x111y129 SB_SML plane 4
A8  // 100 x111y129 SB_SML plane 5
82  // 101 x111y129 SB_SML plane 6,5
2A  // 102 x111y129 SB_SML plane 6
A8  // 103 x111y129 SB_SML plane 7
82  // 104 x111y129 SB_SML plane 8,7
2A  // 105 x111y129 SB_SML plane 8
A8  // 106 x111y129 SB_SML plane 9
82  // 107 x111y129 SB_SML plane 10,9
2A  // 108 x111y129 SB_SML plane 10
A8  // 109 x111y129 SB_SML plane 11
82  // 110 x111y129 SB_SML plane 12,11
2A  // 111 x111y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x113y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AAEE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
39 // x_sel: 113
41 // y_sel: 129
E9 // -- CRC low byte
CE // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AAF6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x113y131
00  // 14 top_edge_EN1 at x113y131
00  // 15 top_edge_EN2 at x113y131
00  // 16 top_edge_EN0 at x114y131
00  // 17 top_edge_EN1 at x114y131
00  // 18 top_edge_EN2 at x114y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x113y129 SB_BIG plane 1
12  // 65 x113y129 SB_BIG plane 1
00  // 66 x113y129 SB_DRIVE plane 2,1
48  // 67 x113y129 SB_BIG plane 2
12  // 68 x113y129 SB_BIG plane 2
48  // 69 x113y129 SB_BIG plane 3
12  // 70 x113y129 SB_BIG plane 3
00  // 71 x113y129 SB_DRIVE plane 4,3
48  // 72 x113y129 SB_BIG plane 4
12  // 73 x113y129 SB_BIG plane 4
48  // 74 x113y129 SB_BIG plane 5
12  // 75 x113y129 SB_BIG plane 5
00  // 76 x113y129 SB_DRIVE plane 6,5
48  // 77 x113y129 SB_BIG plane 6
12  // 78 x113y129 SB_BIG plane 6
48  // 79 x113y129 SB_BIG plane 7
12  // 80 x113y129 SB_BIG plane 7
00  // 81 x113y129 SB_DRIVE plane 8,7
48  // 82 x113y129 SB_BIG plane 8
12  // 83 x113y129 SB_BIG plane 8
48  // 84 x113y129 SB_BIG plane 9
12  // 85 x113y129 SB_BIG plane 9
00  // 86 x113y129 SB_DRIVE plane 10,9
48  // 87 x113y129 SB_BIG plane 10
12  // 88 x113y129 SB_BIG plane 10
48  // 89 x113y129 SB_BIG plane 11
12  // 90 x113y129 SB_BIG plane 11
00  // 91 x113y129 SB_DRIVE plane 12,11
48  // 92 x113y129 SB_BIG plane 12
12  // 93 x113y129 SB_BIG plane 12
A8  // 94 x114y130 SB_SML plane 1
82  // 95 x114y130 SB_SML plane 2,1
2A  // 96 x114y130 SB_SML plane 2
A8  // 97 x114y130 SB_SML plane 3
82  // 98 x114y130 SB_SML plane 4,3
2A  // 99 x114y130 SB_SML plane 4
A8  // 100 x114y130 SB_SML plane 5
82  // 101 x114y130 SB_SML plane 6,5
2A  // 102 x114y130 SB_SML plane 6
A8  // 103 x114y130 SB_SML plane 7
82  // 104 x114y130 SB_SML plane 8,7
2A  // 105 x114y130 SB_SML plane 8
A8  // 106 x114y130 SB_SML plane 9
82  // 107 x114y130 SB_SML plane 10,9
2A  // 108 x114y130 SB_SML plane 10
A8  // 109 x114y130 SB_SML plane 11
82  // 110 x114y130 SB_SML plane 12,11
2A  // 111 x114y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x115y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AB6C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3A // x_sel: 115
41 // y_sel: 129
81 // -- CRC low byte
E4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AB74
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x115y131
00  // 14 top_edge_EN1 at x115y131
00  // 15 top_edge_EN2 at x115y131
00  // 16 top_edge_EN0 at x116y131
00  // 17 top_edge_EN1 at x116y131
00  // 18 top_edge_EN2 at x116y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x116y130 SB_BIG plane 1
12  // 65 x116y130 SB_BIG plane 1
00  // 66 x116y130 SB_DRIVE plane 2,1
48  // 67 x116y130 SB_BIG plane 2
12  // 68 x116y130 SB_BIG plane 2
48  // 69 x116y130 SB_BIG plane 3
12  // 70 x116y130 SB_BIG plane 3
00  // 71 x116y130 SB_DRIVE plane 4,3
48  // 72 x116y130 SB_BIG plane 4
12  // 73 x116y130 SB_BIG plane 4
48  // 74 x116y130 SB_BIG plane 5
12  // 75 x116y130 SB_BIG plane 5
00  // 76 x116y130 SB_DRIVE plane 6,5
48  // 77 x116y130 SB_BIG plane 6
12  // 78 x116y130 SB_BIG plane 6
48  // 79 x116y130 SB_BIG plane 7
12  // 80 x116y130 SB_BIG plane 7
00  // 81 x116y130 SB_DRIVE plane 8,7
48  // 82 x116y130 SB_BIG plane 8
12  // 83 x116y130 SB_BIG plane 8
48  // 84 x116y130 SB_BIG plane 9
12  // 85 x116y130 SB_BIG plane 9
00  // 86 x116y130 SB_DRIVE plane 10,9
48  // 87 x116y130 SB_BIG plane 10
12  // 88 x116y130 SB_BIG plane 10
48  // 89 x116y130 SB_BIG plane 11
12  // 90 x116y130 SB_BIG plane 11
00  // 91 x116y130 SB_DRIVE plane 12,11
48  // 92 x116y130 SB_BIG plane 12
12  // 93 x116y130 SB_BIG plane 12
A8  // 94 x115y129 SB_SML plane 1
82  // 95 x115y129 SB_SML plane 2,1
2A  // 96 x115y129 SB_SML plane 2
A8  // 97 x115y129 SB_SML plane 3
82  // 98 x115y129 SB_SML plane 4,3
2A  // 99 x115y129 SB_SML plane 4
A8  // 100 x115y129 SB_SML plane 5
82  // 101 x115y129 SB_SML plane 6,5
2A  // 102 x115y129 SB_SML plane 6
A8  // 103 x115y129 SB_SML plane 7
82  // 104 x115y129 SB_SML plane 8,7
2A  // 105 x115y129 SB_SML plane 8
A8  // 106 x115y129 SB_SML plane 9
82  // 107 x115y129 SB_SML plane 10,9
2A  // 108 x115y129 SB_SML plane 10
A8  // 109 x115y129 SB_SML plane 11
82  // 110 x115y129 SB_SML plane 12,11
2A  // 111 x115y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x117y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ABEA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3B // x_sel: 117
41 // y_sel: 129
59 // -- CRC low byte
FD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ABF2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x117y131
00  // 14 top_edge_EN1 at x117y131
00  // 15 top_edge_EN2 at x117y131
00  // 16 top_edge_EN0 at x118y131
00  // 17 top_edge_EN1 at x118y131
00  // 18 top_edge_EN2 at x118y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x117y129 SB_BIG plane 1
12  // 65 x117y129 SB_BIG plane 1
00  // 66 x117y129 SB_DRIVE plane 2,1
48  // 67 x117y129 SB_BIG plane 2
12  // 68 x117y129 SB_BIG plane 2
48  // 69 x117y129 SB_BIG plane 3
12  // 70 x117y129 SB_BIG plane 3
00  // 71 x117y129 SB_DRIVE plane 4,3
48  // 72 x117y129 SB_BIG plane 4
12  // 73 x117y129 SB_BIG plane 4
48  // 74 x117y129 SB_BIG plane 5
12  // 75 x117y129 SB_BIG plane 5
00  // 76 x117y129 SB_DRIVE plane 6,5
48  // 77 x117y129 SB_BIG plane 6
12  // 78 x117y129 SB_BIG plane 6
48  // 79 x117y129 SB_BIG plane 7
12  // 80 x117y129 SB_BIG plane 7
00  // 81 x117y129 SB_DRIVE plane 8,7
48  // 82 x117y129 SB_BIG plane 8
12  // 83 x117y129 SB_BIG plane 8
48  // 84 x117y129 SB_BIG plane 9
12  // 85 x117y129 SB_BIG plane 9
00  // 86 x117y129 SB_DRIVE plane 10,9
48  // 87 x117y129 SB_BIG plane 10
12  // 88 x117y129 SB_BIG plane 10
48  // 89 x117y129 SB_BIG plane 11
12  // 90 x117y129 SB_BIG plane 11
00  // 91 x117y129 SB_DRIVE plane 12,11
48  // 92 x117y129 SB_BIG plane 12
12  // 93 x117y129 SB_BIG plane 12
A8  // 94 x118y130 SB_SML plane 1
82  // 95 x118y130 SB_SML plane 2,1
2A  // 96 x118y130 SB_SML plane 2
A8  // 97 x118y130 SB_SML plane 3
82  // 98 x118y130 SB_SML plane 4,3
2A  // 99 x118y130 SB_SML plane 4
A8  // 100 x118y130 SB_SML plane 5
82  // 101 x118y130 SB_SML plane 6,5
2A  // 102 x118y130 SB_SML plane 6
A8  // 103 x118y130 SB_SML plane 7
82  // 104 x118y130 SB_SML plane 8,7
2A  // 105 x118y130 SB_SML plane 8
A8  // 106 x118y130 SB_SML plane 9
82  // 107 x118y130 SB_SML plane 10,9
2A  // 108 x118y130 SB_SML plane 10
A8  // 109 x118y130 SB_SML plane 11
82  // 110 x118y130 SB_SML plane 12,11
2A  // 111 x118y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x119y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AC68     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3C // x_sel: 119
41 // y_sel: 129
51 // -- CRC low byte
B0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AC70
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x119y131
00  // 14 top_edge_EN1 at x119y131
00  // 15 top_edge_EN2 at x119y131
00  // 16 top_edge_EN0 at x120y131
00  // 17 top_edge_EN1 at x120y131
00  // 18 top_edge_EN2 at x120y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x120y130 SB_BIG plane 1
12  // 65 x120y130 SB_BIG plane 1
00  // 66 x120y130 SB_DRIVE plane 2,1
48  // 67 x120y130 SB_BIG plane 2
12  // 68 x120y130 SB_BIG plane 2
48  // 69 x120y130 SB_BIG plane 3
12  // 70 x120y130 SB_BIG plane 3
00  // 71 x120y130 SB_DRIVE plane 4,3
48  // 72 x120y130 SB_BIG plane 4
12  // 73 x120y130 SB_BIG plane 4
48  // 74 x120y130 SB_BIG plane 5
12  // 75 x120y130 SB_BIG plane 5
00  // 76 x120y130 SB_DRIVE plane 6,5
48  // 77 x120y130 SB_BIG plane 6
12  // 78 x120y130 SB_BIG plane 6
48  // 79 x120y130 SB_BIG plane 7
12  // 80 x120y130 SB_BIG plane 7
00  // 81 x120y130 SB_DRIVE plane 8,7
48  // 82 x120y130 SB_BIG plane 8
12  // 83 x120y130 SB_BIG plane 8
48  // 84 x120y130 SB_BIG plane 9
12  // 85 x120y130 SB_BIG plane 9
00  // 86 x120y130 SB_DRIVE plane 10,9
48  // 87 x120y130 SB_BIG plane 10
12  // 88 x120y130 SB_BIG plane 10
48  // 89 x120y130 SB_BIG plane 11
12  // 90 x120y130 SB_BIG plane 11
00  // 91 x120y130 SB_DRIVE plane 12,11
48  // 92 x120y130 SB_BIG plane 12
12  // 93 x120y130 SB_BIG plane 12
A8  // 94 x119y129 SB_SML plane 1
82  // 95 x119y129 SB_SML plane 2,1
2A  // 96 x119y129 SB_SML plane 2
A8  // 97 x119y129 SB_SML plane 3
82  // 98 x119y129 SB_SML plane 4,3
2A  // 99 x119y129 SB_SML plane 4
A8  // 100 x119y129 SB_SML plane 5
82  // 101 x119y129 SB_SML plane 6,5
2A  // 102 x119y129 SB_SML plane 6
A8  // 103 x119y129 SB_SML plane 7
82  // 104 x119y129 SB_SML plane 8,7
2A  // 105 x119y129 SB_SML plane 8
A8  // 106 x119y129 SB_SML plane 9
82  // 107 x119y129 SB_SML plane 10,9
2A  // 108 x119y129 SB_SML plane 10
A8  // 109 x119y129 SB_SML plane 11
82  // 110 x119y129 SB_SML plane 12,11
2A  // 111 x119y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x121y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ACE6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3D // x_sel: 121
41 // y_sel: 129
89 // -- CRC low byte
A9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ACEE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x121y131
00  // 14 top_edge_EN1 at x121y131
00  // 15 top_edge_EN2 at x121y131
00  // 16 top_edge_EN0 at x122y131
00  // 17 top_edge_EN1 at x122y131
00  // 18 top_edge_EN2 at x122y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x121y129 SB_BIG plane 1
12  // 65 x121y129 SB_BIG plane 1
00  // 66 x121y129 SB_DRIVE plane 2,1
48  // 67 x121y129 SB_BIG plane 2
12  // 68 x121y129 SB_BIG plane 2
48  // 69 x121y129 SB_BIG plane 3
12  // 70 x121y129 SB_BIG plane 3
00  // 71 x121y129 SB_DRIVE plane 4,3
48  // 72 x121y129 SB_BIG plane 4
12  // 73 x121y129 SB_BIG plane 4
48  // 74 x121y129 SB_BIG plane 5
12  // 75 x121y129 SB_BIG plane 5
00  // 76 x121y129 SB_DRIVE plane 6,5
48  // 77 x121y129 SB_BIG plane 6
12  // 78 x121y129 SB_BIG plane 6
48  // 79 x121y129 SB_BIG plane 7
12  // 80 x121y129 SB_BIG plane 7
00  // 81 x121y129 SB_DRIVE plane 8,7
48  // 82 x121y129 SB_BIG plane 8
12  // 83 x121y129 SB_BIG plane 8
48  // 84 x121y129 SB_BIG plane 9
12  // 85 x121y129 SB_BIG plane 9
00  // 86 x121y129 SB_DRIVE plane 10,9
48  // 87 x121y129 SB_BIG plane 10
12  // 88 x121y129 SB_BIG plane 10
48  // 89 x121y129 SB_BIG plane 11
12  // 90 x121y129 SB_BIG plane 11
00  // 91 x121y129 SB_DRIVE plane 12,11
48  // 92 x121y129 SB_BIG plane 12
12  // 93 x121y129 SB_BIG plane 12
A8  // 94 x122y130 SB_SML plane 1
82  // 95 x122y130 SB_SML plane 2,1
2A  // 96 x122y130 SB_SML plane 2
A8  // 97 x122y130 SB_SML plane 3
82  // 98 x122y130 SB_SML plane 4,3
2A  // 99 x122y130 SB_SML plane 4
A8  // 100 x122y130 SB_SML plane 5
82  // 101 x122y130 SB_SML plane 6,5
2A  // 102 x122y130 SB_SML plane 6
A8  // 103 x122y130 SB_SML plane 7
82  // 104 x122y130 SB_SML plane 8,7
2A  // 105 x122y130 SB_SML plane 8
A8  // 106 x122y130 SB_SML plane 9
82  // 107 x122y130 SB_SML plane 10,9
2A  // 108 x122y130 SB_SML plane 10
A8  // 109 x122y130 SB_SML plane 11
82  // 110 x122y130 SB_SML plane 12,11
2A  // 111 x122y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x123y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AD64     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3E // x_sel: 123
41 // y_sel: 129
E1 // -- CRC low byte
83 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AD6C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x123y131
00  // 14 top_edge_EN1 at x123y131
00  // 15 top_edge_EN2 at x123y131
00  // 16 top_edge_EN0 at x124y131
00  // 17 top_edge_EN1 at x124y131
00  // 18 top_edge_EN2 at x124y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x124y130 SB_BIG plane 1
12  // 65 x124y130 SB_BIG plane 1
00  // 66 x124y130 SB_DRIVE plane 2,1
48  // 67 x124y130 SB_BIG plane 2
12  // 68 x124y130 SB_BIG plane 2
48  // 69 x124y130 SB_BIG plane 3
12  // 70 x124y130 SB_BIG plane 3
00  // 71 x124y130 SB_DRIVE plane 4,3
48  // 72 x124y130 SB_BIG plane 4
12  // 73 x124y130 SB_BIG plane 4
48  // 74 x124y130 SB_BIG plane 5
12  // 75 x124y130 SB_BIG plane 5
00  // 76 x124y130 SB_DRIVE plane 6,5
48  // 77 x124y130 SB_BIG plane 6
12  // 78 x124y130 SB_BIG plane 6
48  // 79 x124y130 SB_BIG plane 7
12  // 80 x124y130 SB_BIG plane 7
00  // 81 x124y130 SB_DRIVE plane 8,7
48  // 82 x124y130 SB_BIG plane 8
12  // 83 x124y130 SB_BIG plane 8
48  // 84 x124y130 SB_BIG plane 9
12  // 85 x124y130 SB_BIG plane 9
00  // 86 x124y130 SB_DRIVE plane 10,9
48  // 87 x124y130 SB_BIG plane 10
12  // 88 x124y130 SB_BIG plane 10
48  // 89 x124y130 SB_BIG plane 11
12  // 90 x124y130 SB_BIG plane 11
00  // 91 x124y130 SB_DRIVE plane 12,11
48  // 92 x124y130 SB_BIG plane 12
12  // 93 x124y130 SB_BIG plane 12
A8  // 94 x123y129 SB_SML plane 1
82  // 95 x123y129 SB_SML plane 2,1
2A  // 96 x123y129 SB_SML plane 2
A8  // 97 x123y129 SB_SML plane 3
82  // 98 x123y129 SB_SML plane 4,3
2A  // 99 x123y129 SB_SML plane 4
A8  // 100 x123y129 SB_SML plane 5
82  // 101 x123y129 SB_SML plane 6,5
2A  // 102 x123y129 SB_SML plane 6
A8  // 103 x123y129 SB_SML plane 7
82  // 104 x123y129 SB_SML plane 8,7
2A  // 105 x123y129 SB_SML plane 8
A8  // 106 x123y129 SB_SML plane 9
82  // 107 x123y129 SB_SML plane 10,9
2A  // 108 x123y129 SB_SML plane 10
A8  // 109 x123y129 SB_SML plane 11
82  // 110 x123y129 SB_SML plane 12,11
2A  // 111 x123y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x125y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 ADE2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
3F // x_sel: 125
41 // y_sel: 129
39 // -- CRC low byte
9A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 ADEA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x125y131
00  // 14 top_edge_EN1 at x125y131
00  // 15 top_edge_EN2 at x125y131
00  // 16 top_edge_EN0 at x126y131
00  // 17 top_edge_EN1 at x126y131
00  // 18 top_edge_EN2 at x126y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x125y129 SB_BIG plane 1
12  // 65 x125y129 SB_BIG plane 1
00  // 66 x125y129 SB_DRIVE plane 2,1
48  // 67 x125y129 SB_BIG plane 2
12  // 68 x125y129 SB_BIG plane 2
48  // 69 x125y129 SB_BIG plane 3
12  // 70 x125y129 SB_BIG plane 3
00  // 71 x125y129 SB_DRIVE plane 4,3
48  // 72 x125y129 SB_BIG plane 4
12  // 73 x125y129 SB_BIG plane 4
48  // 74 x125y129 SB_BIG plane 5
12  // 75 x125y129 SB_BIG plane 5
00  // 76 x125y129 SB_DRIVE plane 6,5
48  // 77 x125y129 SB_BIG plane 6
12  // 78 x125y129 SB_BIG plane 6
48  // 79 x125y129 SB_BIG plane 7
12  // 80 x125y129 SB_BIG plane 7
00  // 81 x125y129 SB_DRIVE plane 8,7
48  // 82 x125y129 SB_BIG plane 8
12  // 83 x125y129 SB_BIG plane 8
48  // 84 x125y129 SB_BIG plane 9
12  // 85 x125y129 SB_BIG plane 9
00  // 86 x125y129 SB_DRIVE plane 10,9
48  // 87 x125y129 SB_BIG plane 10
12  // 88 x125y129 SB_BIG plane 10
48  // 89 x125y129 SB_BIG plane 11
12  // 90 x125y129 SB_BIG plane 11
00  // 91 x125y129 SB_DRIVE plane 12,11
48  // 92 x125y129 SB_BIG plane 12
12  // 93 x125y129 SB_BIG plane 12
A8  // 94 x126y130 SB_SML plane 1
82  // 95 x126y130 SB_SML plane 2,1
2A  // 96 x126y130 SB_SML plane 2
A8  // 97 x126y130 SB_SML plane 3
82  // 98 x126y130 SB_SML plane 4,3
2A  // 99 x126y130 SB_SML plane 4
A8  // 100 x126y130 SB_SML plane 5
82  // 101 x126y130 SB_SML plane 6,5
2A  // 102 x126y130 SB_SML plane 6
A8  // 103 x126y130 SB_SML plane 7
82  // 104 x126y130 SB_SML plane 8,7
2A  // 105 x126y130 SB_SML plane 8
A8  // 106 x126y130 SB_SML plane 9
82  // 107 x126y130 SB_SML plane 10,9
2A  // 108 x126y130 SB_SML plane 10
A8  // 109 x126y130 SB_SML plane 11
82  // 110 x126y130 SB_SML plane 12,11
2A  // 111 x126y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x127y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AE60     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
40 // x_sel: 127
41 // y_sel: 129
35 // -- CRC low byte
E9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AE68
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x127y131
00  // 14 top_edge_EN1 at x127y131
00  // 15 top_edge_EN2 at x127y131
00  // 16 top_edge_EN0 at x128y131
00  // 17 top_edge_EN1 at x128y131
00  // 18 top_edge_EN2 at x128y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x128y130 SB_BIG plane 1
12  // 65 x128y130 SB_BIG plane 1
00  // 66 x128y130 SB_DRIVE plane 2,1
48  // 67 x128y130 SB_BIG plane 2
12  // 68 x128y130 SB_BIG plane 2
48  // 69 x128y130 SB_BIG plane 3
12  // 70 x128y130 SB_BIG plane 3
00  // 71 x128y130 SB_DRIVE plane 4,3
48  // 72 x128y130 SB_BIG plane 4
12  // 73 x128y130 SB_BIG plane 4
48  // 74 x128y130 SB_BIG plane 5
12  // 75 x128y130 SB_BIG plane 5
00  // 76 x128y130 SB_DRIVE plane 6,5
48  // 77 x128y130 SB_BIG plane 6
12  // 78 x128y130 SB_BIG plane 6
48  // 79 x128y130 SB_BIG plane 7
12  // 80 x128y130 SB_BIG plane 7
00  // 81 x128y130 SB_DRIVE plane 8,7
48  // 82 x128y130 SB_BIG plane 8
12  // 83 x128y130 SB_BIG plane 8
48  // 84 x128y130 SB_BIG plane 9
12  // 85 x128y130 SB_BIG plane 9
00  // 86 x128y130 SB_DRIVE plane 10,9
48  // 87 x128y130 SB_BIG plane 10
12  // 88 x128y130 SB_BIG plane 10
48  // 89 x128y130 SB_BIG plane 11
12  // 90 x128y130 SB_BIG plane 11
00  // 91 x128y130 SB_DRIVE plane 12,11
48  // 92 x128y130 SB_BIG plane 12
12  // 93 x128y130 SB_BIG plane 12
A8  // 94 x127y129 SB_SML plane 1
82  // 95 x127y129 SB_SML plane 2,1
2A  // 96 x127y129 SB_SML plane 2
A8  // 97 x127y129 SB_SML plane 3
82  // 98 x127y129 SB_SML plane 4,3
2A  // 99 x127y129 SB_SML plane 4
A8  // 100 x127y129 SB_SML plane 5
82  // 101 x127y129 SB_SML plane 6,5
2A  // 102 x127y129 SB_SML plane 6
A8  // 103 x127y129 SB_SML plane 7
82  // 104 x127y129 SB_SML plane 8,7
2A  // 105 x127y129 SB_SML plane 8
A8  // 106 x127y129 SB_SML plane 9
82  // 107 x127y129 SB_SML plane 10,9
2A  // 108 x127y129 SB_SML plane 10
A8  // 109 x127y129 SB_SML plane 11
82  // 110 x127y129 SB_SML plane 12,11
2A  // 111 x127y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x129y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AEDE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
41 // x_sel: 129
41 // y_sel: 129
ED // -- CRC low byte
F0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AEE6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x129y131
00  // 14 top_edge_EN1 at x129y131
00  // 15 top_edge_EN2 at x129y131
00  // 16 top_edge_EN0 at x130y131
00  // 17 top_edge_EN1 at x130y131
00  // 18 top_edge_EN2 at x130y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x129y129 SB_BIG plane 1
12  // 65 x129y129 SB_BIG plane 1
00  // 66 x129y129 SB_DRIVE plane 2,1
48  // 67 x129y129 SB_BIG plane 2
12  // 68 x129y129 SB_BIG plane 2
48  // 69 x129y129 SB_BIG plane 3
12  // 70 x129y129 SB_BIG plane 3
00  // 71 x129y129 SB_DRIVE plane 4,3
48  // 72 x129y129 SB_BIG plane 4
12  // 73 x129y129 SB_BIG plane 4
48  // 74 x129y129 SB_BIG plane 5
12  // 75 x129y129 SB_BIG plane 5
00  // 76 x129y129 SB_DRIVE plane 6,5
48  // 77 x129y129 SB_BIG plane 6
12  // 78 x129y129 SB_BIG plane 6
48  // 79 x129y129 SB_BIG plane 7
12  // 80 x129y129 SB_BIG plane 7
00  // 81 x129y129 SB_DRIVE plane 8,7
48  // 82 x129y129 SB_BIG plane 8
12  // 83 x129y129 SB_BIG plane 8
48  // 84 x129y129 SB_BIG plane 9
12  // 85 x129y129 SB_BIG plane 9
00  // 86 x129y129 SB_DRIVE plane 10,9
48  // 87 x129y129 SB_BIG plane 10
12  // 88 x129y129 SB_BIG plane 10
48  // 89 x129y129 SB_BIG plane 11
12  // 90 x129y129 SB_BIG plane 11
00  // 91 x129y129 SB_DRIVE plane 12,11
48  // 92 x129y129 SB_BIG plane 12
12  // 93 x129y129 SB_BIG plane 12
A8  // 94 x130y130 SB_SML plane 1
82  // 95 x130y130 SB_SML plane 2,1
2A  // 96 x130y130 SB_SML plane 2
A8  // 97 x130y130 SB_SML plane 3
82  // 98 x130y130 SB_SML plane 4,3
2A  // 99 x130y130 SB_SML plane 4
A8  // 100 x130y130 SB_SML plane 5
82  // 101 x130y130 SB_SML plane 6,5
2A  // 102 x130y130 SB_SML plane 6
A8  // 103 x130y130 SB_SML plane 7
82  // 104 x130y130 SB_SML plane 8,7
2A  // 105 x130y130 SB_SML plane 8
A8  // 106 x130y130 SB_SML plane 9
82  // 107 x130y130 SB_SML plane 10,9
2A  // 108 x130y130 SB_SML plane 10
A8  // 109 x130y130 SB_SML plane 11
82  // 110 x130y130 SB_SML plane 12,11
2A  // 111 x130y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x131y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AF5C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
42 // x_sel: 131
41 // y_sel: 129
85 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AF64
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x131y131
00  // 14 top_edge_EN1 at x131y131
00  // 15 top_edge_EN2 at x131y131
00  // 16 top_edge_EN0 at x132y131
00  // 17 top_edge_EN1 at x132y131
00  // 18 top_edge_EN2 at x132y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x132y130 SB_BIG plane 1
12  // 65 x132y130 SB_BIG plane 1
00  // 66 x132y130 SB_DRIVE plane 2,1
48  // 67 x132y130 SB_BIG plane 2
12  // 68 x132y130 SB_BIG plane 2
48  // 69 x132y130 SB_BIG plane 3
12  // 70 x132y130 SB_BIG plane 3
00  // 71 x132y130 SB_DRIVE plane 4,3
48  // 72 x132y130 SB_BIG plane 4
12  // 73 x132y130 SB_BIG plane 4
48  // 74 x132y130 SB_BIG plane 5
12  // 75 x132y130 SB_BIG plane 5
00  // 76 x132y130 SB_DRIVE plane 6,5
48  // 77 x132y130 SB_BIG plane 6
12  // 78 x132y130 SB_BIG plane 6
48  // 79 x132y130 SB_BIG plane 7
12  // 80 x132y130 SB_BIG plane 7
00  // 81 x132y130 SB_DRIVE plane 8,7
48  // 82 x132y130 SB_BIG plane 8
12  // 83 x132y130 SB_BIG plane 8
48  // 84 x132y130 SB_BIG plane 9
12  // 85 x132y130 SB_BIG plane 9
00  // 86 x132y130 SB_DRIVE plane 10,9
48  // 87 x132y130 SB_BIG plane 10
12  // 88 x132y130 SB_BIG plane 10
48  // 89 x132y130 SB_BIG plane 11
12  // 90 x132y130 SB_BIG plane 11
00  // 91 x132y130 SB_DRIVE plane 12,11
48  // 92 x132y130 SB_BIG plane 12
12  // 93 x132y130 SB_BIG plane 12
A8  // 94 x131y129 SB_SML plane 1
82  // 95 x131y129 SB_SML plane 2,1
2A  // 96 x131y129 SB_SML plane 2
A8  // 97 x131y129 SB_SML plane 3
82  // 98 x131y129 SB_SML plane 4,3
2A  // 99 x131y129 SB_SML plane 4
A8  // 100 x131y129 SB_SML plane 5
82  // 101 x131y129 SB_SML plane 6,5
2A  // 102 x131y129 SB_SML plane 6
A8  // 103 x131y129 SB_SML plane 7
82  // 104 x131y129 SB_SML plane 8,7
2A  // 105 x131y129 SB_SML plane 8
A8  // 106 x131y129 SB_SML plane 9
82  // 107 x131y129 SB_SML plane 10,9
2A  // 108 x131y129 SB_SML plane 10
A8  // 109 x131y129 SB_SML plane 11
82  // 110 x131y129 SB_SML plane 12,11
2A  // 111 x131y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x133y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 AFDA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
43 // x_sel: 133
41 // y_sel: 129
5D // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 AFE2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x133y131
00  // 14 top_edge_EN1 at x133y131
00  // 15 top_edge_EN2 at x133y131
00  // 16 top_edge_EN0 at x134y131
00  // 17 top_edge_EN1 at x134y131
00  // 18 top_edge_EN2 at x134y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x133y129 SB_BIG plane 1
12  // 65 x133y129 SB_BIG plane 1
00  // 66 x133y129 SB_DRIVE plane 2,1
48  // 67 x133y129 SB_BIG plane 2
12  // 68 x133y129 SB_BIG plane 2
48  // 69 x133y129 SB_BIG plane 3
12  // 70 x133y129 SB_BIG plane 3
00  // 71 x133y129 SB_DRIVE plane 4,3
48  // 72 x133y129 SB_BIG plane 4
12  // 73 x133y129 SB_BIG plane 4
48  // 74 x133y129 SB_BIG plane 5
12  // 75 x133y129 SB_BIG plane 5
00  // 76 x133y129 SB_DRIVE plane 6,5
48  // 77 x133y129 SB_BIG plane 6
12  // 78 x133y129 SB_BIG plane 6
48  // 79 x133y129 SB_BIG plane 7
12  // 80 x133y129 SB_BIG plane 7
00  // 81 x133y129 SB_DRIVE plane 8,7
48  // 82 x133y129 SB_BIG plane 8
12  // 83 x133y129 SB_BIG plane 8
48  // 84 x133y129 SB_BIG plane 9
12  // 85 x133y129 SB_BIG plane 9
00  // 86 x133y129 SB_DRIVE plane 10,9
48  // 87 x133y129 SB_BIG plane 10
12  // 88 x133y129 SB_BIG plane 10
48  // 89 x133y129 SB_BIG plane 11
12  // 90 x133y129 SB_BIG plane 11
00  // 91 x133y129 SB_DRIVE plane 12,11
48  // 92 x133y129 SB_BIG plane 12
12  // 93 x133y129 SB_BIG plane 12
A8  // 94 x134y130 SB_SML plane 1
82  // 95 x134y130 SB_SML plane 2,1
2A  // 96 x134y130 SB_SML plane 2
A8  // 97 x134y130 SB_SML plane 3
82  // 98 x134y130 SB_SML plane 4,3
2A  // 99 x134y130 SB_SML plane 4
A8  // 100 x134y130 SB_SML plane 5
82  // 101 x134y130 SB_SML plane 6,5
2A  // 102 x134y130 SB_SML plane 6
A8  // 103 x134y130 SB_SML plane 7
82  // 104 x134y130 SB_SML plane 8,7
2A  // 105 x134y130 SB_SML plane 8
A8  // 106 x134y130 SB_SML plane 9
82  // 107 x134y130 SB_SML plane 10,9
2A  // 108 x134y130 SB_SML plane 10
A8  // 109 x134y130 SB_SML plane 11
82  // 110 x134y130 SB_SML plane 12,11
2A  // 111 x134y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x135y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B058     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
44 // x_sel: 135
41 // y_sel: 129
55 // -- CRC low byte
8E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B060
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x135y131
00  // 14 top_edge_EN1 at x135y131
00  // 15 top_edge_EN2 at x135y131
00  // 16 top_edge_EN0 at x136y131
00  // 17 top_edge_EN1 at x136y131
00  // 18 top_edge_EN2 at x136y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x136y130 SB_BIG plane 1
12  // 65 x136y130 SB_BIG plane 1
00  // 66 x136y130 SB_DRIVE plane 2,1
48  // 67 x136y130 SB_BIG plane 2
12  // 68 x136y130 SB_BIG plane 2
48  // 69 x136y130 SB_BIG plane 3
12  // 70 x136y130 SB_BIG plane 3
00  // 71 x136y130 SB_DRIVE plane 4,3
48  // 72 x136y130 SB_BIG plane 4
12  // 73 x136y130 SB_BIG plane 4
48  // 74 x136y130 SB_BIG plane 5
12  // 75 x136y130 SB_BIG plane 5
00  // 76 x136y130 SB_DRIVE plane 6,5
48  // 77 x136y130 SB_BIG plane 6
12  // 78 x136y130 SB_BIG plane 6
48  // 79 x136y130 SB_BIG plane 7
12  // 80 x136y130 SB_BIG plane 7
00  // 81 x136y130 SB_DRIVE plane 8,7
48  // 82 x136y130 SB_BIG plane 8
12  // 83 x136y130 SB_BIG plane 8
48  // 84 x136y130 SB_BIG plane 9
12  // 85 x136y130 SB_BIG plane 9
00  // 86 x136y130 SB_DRIVE plane 10,9
48  // 87 x136y130 SB_BIG plane 10
12  // 88 x136y130 SB_BIG plane 10
48  // 89 x136y130 SB_BIG plane 11
12  // 90 x136y130 SB_BIG plane 11
00  // 91 x136y130 SB_DRIVE plane 12,11
48  // 92 x136y130 SB_BIG plane 12
12  // 93 x136y130 SB_BIG plane 12
A8  // 94 x135y129 SB_SML plane 1
82  // 95 x135y129 SB_SML plane 2,1
2A  // 96 x135y129 SB_SML plane 2
A8  // 97 x135y129 SB_SML plane 3
82  // 98 x135y129 SB_SML plane 4,3
2A  // 99 x135y129 SB_SML plane 4
A8  // 100 x135y129 SB_SML plane 5
82  // 101 x135y129 SB_SML plane 6,5
2A  // 102 x135y129 SB_SML plane 6
A8  // 103 x135y129 SB_SML plane 7
82  // 104 x135y129 SB_SML plane 8,7
2A  // 105 x135y129 SB_SML plane 8
A8  // 106 x135y129 SB_SML plane 9
82  // 107 x135y129 SB_SML plane 10,9
2A  // 108 x135y129 SB_SML plane 10
A8  // 109 x135y129 SB_SML plane 11
82  // 110 x135y129 SB_SML plane 12,11
2A  // 111 x135y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x137y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B0D6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
45 // x_sel: 137
41 // y_sel: 129
8D // -- CRC low byte
97 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B0DE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x137y131
00  // 14 top_edge_EN1 at x137y131
00  // 15 top_edge_EN2 at x137y131
00  // 16 top_edge_EN0 at x138y131
00  // 17 top_edge_EN1 at x138y131
00  // 18 top_edge_EN2 at x138y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x137y129 SB_BIG plane 1
12  // 65 x137y129 SB_BIG plane 1
00  // 66 x137y129 SB_DRIVE plane 2,1
48  // 67 x137y129 SB_BIG plane 2
12  // 68 x137y129 SB_BIG plane 2
48  // 69 x137y129 SB_BIG plane 3
12  // 70 x137y129 SB_BIG plane 3
00  // 71 x137y129 SB_DRIVE plane 4,3
48  // 72 x137y129 SB_BIG plane 4
12  // 73 x137y129 SB_BIG plane 4
48  // 74 x137y129 SB_BIG plane 5
12  // 75 x137y129 SB_BIG plane 5
00  // 76 x137y129 SB_DRIVE plane 6,5
48  // 77 x137y129 SB_BIG plane 6
12  // 78 x137y129 SB_BIG plane 6
48  // 79 x137y129 SB_BIG plane 7
12  // 80 x137y129 SB_BIG plane 7
00  // 81 x137y129 SB_DRIVE plane 8,7
48  // 82 x137y129 SB_BIG plane 8
12  // 83 x137y129 SB_BIG plane 8
48  // 84 x137y129 SB_BIG plane 9
12  // 85 x137y129 SB_BIG plane 9
00  // 86 x137y129 SB_DRIVE plane 10,9
48  // 87 x137y129 SB_BIG plane 10
12  // 88 x137y129 SB_BIG plane 10
48  // 89 x137y129 SB_BIG plane 11
12  // 90 x137y129 SB_BIG plane 11
00  // 91 x137y129 SB_DRIVE plane 12,11
48  // 92 x137y129 SB_BIG plane 12
12  // 93 x137y129 SB_BIG plane 12
A8  // 94 x138y130 SB_SML plane 1
82  // 95 x138y130 SB_SML plane 2,1
2A  // 96 x138y130 SB_SML plane 2
A8  // 97 x138y130 SB_SML plane 3
82  // 98 x138y130 SB_SML plane 4,3
2A  // 99 x138y130 SB_SML plane 4
A8  // 100 x138y130 SB_SML plane 5
82  // 101 x138y130 SB_SML plane 6,5
2A  // 102 x138y130 SB_SML plane 6
A8  // 103 x138y130 SB_SML plane 7
82  // 104 x138y130 SB_SML plane 8,7
2A  // 105 x138y130 SB_SML plane 8
A8  // 106 x138y130 SB_SML plane 9
82  // 107 x138y130 SB_SML plane 10,9
2A  // 108 x138y130 SB_SML plane 10
A8  // 109 x138y130 SB_SML plane 11
82  // 110 x138y130 SB_SML plane 12,11
2A  // 111 x138y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x139y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B154     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
46 // x_sel: 139
41 // y_sel: 129
E5 // -- CRC low byte
BD // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B15C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x139y131
00  // 14 top_edge_EN1 at x139y131
00  // 15 top_edge_EN2 at x139y131
00  // 16 top_edge_EN0 at x140y131
00  // 17 top_edge_EN1 at x140y131
00  // 18 top_edge_EN2 at x140y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x140y130 SB_BIG plane 1
12  // 65 x140y130 SB_BIG plane 1
00  // 66 x140y130 SB_DRIVE plane 2,1
48  // 67 x140y130 SB_BIG plane 2
12  // 68 x140y130 SB_BIG plane 2
48  // 69 x140y130 SB_BIG plane 3
12  // 70 x140y130 SB_BIG plane 3
00  // 71 x140y130 SB_DRIVE plane 4,3
48  // 72 x140y130 SB_BIG plane 4
12  // 73 x140y130 SB_BIG plane 4
48  // 74 x140y130 SB_BIG plane 5
12  // 75 x140y130 SB_BIG plane 5
00  // 76 x140y130 SB_DRIVE plane 6,5
48  // 77 x140y130 SB_BIG plane 6
12  // 78 x140y130 SB_BIG plane 6
48  // 79 x140y130 SB_BIG plane 7
12  // 80 x140y130 SB_BIG plane 7
00  // 81 x140y130 SB_DRIVE plane 8,7
48  // 82 x140y130 SB_BIG plane 8
12  // 83 x140y130 SB_BIG plane 8
48  // 84 x140y130 SB_BIG plane 9
12  // 85 x140y130 SB_BIG plane 9
00  // 86 x140y130 SB_DRIVE plane 10,9
48  // 87 x140y130 SB_BIG plane 10
12  // 88 x140y130 SB_BIG plane 10
48  // 89 x140y130 SB_BIG plane 11
12  // 90 x140y130 SB_BIG plane 11
00  // 91 x140y130 SB_DRIVE plane 12,11
48  // 92 x140y130 SB_BIG plane 12
12  // 93 x140y130 SB_BIG plane 12
A8  // 94 x139y129 SB_SML plane 1
82  // 95 x139y129 SB_SML plane 2,1
2A  // 96 x139y129 SB_SML plane 2
A8  // 97 x139y129 SB_SML plane 3
82  // 98 x139y129 SB_SML plane 4,3
2A  // 99 x139y129 SB_SML plane 4
A8  // 100 x139y129 SB_SML plane 5
82  // 101 x139y129 SB_SML plane 6,5
2A  // 102 x139y129 SB_SML plane 6
A8  // 103 x139y129 SB_SML plane 7
82  // 104 x139y129 SB_SML plane 8,7
2A  // 105 x139y129 SB_SML plane 8
A8  // 106 x139y129 SB_SML plane 9
82  // 107 x139y129 SB_SML plane 10,9
2A  // 108 x139y129 SB_SML plane 10
A8  // 109 x139y129 SB_SML plane 11
82  // 110 x139y129 SB_SML plane 12,11
2A  // 111 x139y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x141y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B1D2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
47 // x_sel: 141
41 // y_sel: 129
3D // -- CRC low byte
A4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B1DA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x141y131
00  // 14 top_edge_EN1 at x141y131
00  // 15 top_edge_EN2 at x141y131
00  // 16 top_edge_EN0 at x142y131
00  // 17 top_edge_EN1 at x142y131
00  // 18 top_edge_EN2 at x142y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x141y129 SB_BIG plane 1
12  // 65 x141y129 SB_BIG plane 1
00  // 66 x141y129 SB_DRIVE plane 2,1
48  // 67 x141y129 SB_BIG plane 2
12  // 68 x141y129 SB_BIG plane 2
48  // 69 x141y129 SB_BIG plane 3
12  // 70 x141y129 SB_BIG plane 3
00  // 71 x141y129 SB_DRIVE plane 4,3
48  // 72 x141y129 SB_BIG plane 4
12  // 73 x141y129 SB_BIG plane 4
48  // 74 x141y129 SB_BIG plane 5
12  // 75 x141y129 SB_BIG plane 5
00  // 76 x141y129 SB_DRIVE plane 6,5
48  // 77 x141y129 SB_BIG plane 6
12  // 78 x141y129 SB_BIG plane 6
48  // 79 x141y129 SB_BIG plane 7
12  // 80 x141y129 SB_BIG plane 7
00  // 81 x141y129 SB_DRIVE plane 8,7
48  // 82 x141y129 SB_BIG plane 8
12  // 83 x141y129 SB_BIG plane 8
48  // 84 x141y129 SB_BIG plane 9
12  // 85 x141y129 SB_BIG plane 9
00  // 86 x141y129 SB_DRIVE plane 10,9
48  // 87 x141y129 SB_BIG plane 10
12  // 88 x141y129 SB_BIG plane 10
48  // 89 x141y129 SB_BIG plane 11
12  // 90 x141y129 SB_BIG plane 11
00  // 91 x141y129 SB_DRIVE plane 12,11
48  // 92 x141y129 SB_BIG plane 12
12  // 93 x141y129 SB_BIG plane 12
A8  // 94 x142y130 SB_SML plane 1
82  // 95 x142y130 SB_SML plane 2,1
2A  // 96 x142y130 SB_SML plane 2
A8  // 97 x142y130 SB_SML plane 3
82  // 98 x142y130 SB_SML plane 4,3
2A  // 99 x142y130 SB_SML plane 4
A8  // 100 x142y130 SB_SML plane 5
82  // 101 x142y130 SB_SML plane 6,5
2A  // 102 x142y130 SB_SML plane 6
A8  // 103 x142y130 SB_SML plane 7
82  // 104 x142y130 SB_SML plane 8,7
2A  // 105 x142y130 SB_SML plane 8
A8  // 106 x142y130 SB_SML plane 9
82  // 107 x142y130 SB_SML plane 10,9
2A  // 108 x142y130 SB_SML plane 10
A8  // 109 x142y130 SB_SML plane 11
82  // 110 x142y130 SB_SML plane 12,11
2A  // 111 x142y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x143y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B250     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
48 // x_sel: 143
41 // y_sel: 129
F5 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B258
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x143y131
00  // 14 top_edge_EN1 at x143y131
00  // 15 top_edge_EN2 at x143y131
00  // 16 top_edge_EN0 at x144y131
00  // 17 top_edge_EN1 at x144y131
00  // 18 top_edge_EN2 at x144y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x144y130 SB_BIG plane 1
12  // 65 x144y130 SB_BIG plane 1
00  // 66 x144y130 SB_DRIVE plane 2,1
48  // 67 x144y130 SB_BIG plane 2
12  // 68 x144y130 SB_BIG plane 2
48  // 69 x144y130 SB_BIG plane 3
12  // 70 x144y130 SB_BIG plane 3
00  // 71 x144y130 SB_DRIVE plane 4,3
48  // 72 x144y130 SB_BIG plane 4
12  // 73 x144y130 SB_BIG plane 4
48  // 74 x144y130 SB_BIG plane 5
12  // 75 x144y130 SB_BIG plane 5
00  // 76 x144y130 SB_DRIVE plane 6,5
48  // 77 x144y130 SB_BIG plane 6
12  // 78 x144y130 SB_BIG plane 6
48  // 79 x144y130 SB_BIG plane 7
12  // 80 x144y130 SB_BIG plane 7
00  // 81 x144y130 SB_DRIVE plane 8,7
48  // 82 x144y130 SB_BIG plane 8
12  // 83 x144y130 SB_BIG plane 8
48  // 84 x144y130 SB_BIG plane 9
12  // 85 x144y130 SB_BIG plane 9
00  // 86 x144y130 SB_DRIVE plane 10,9
48  // 87 x144y130 SB_BIG plane 10
12  // 88 x144y130 SB_BIG plane 10
48  // 89 x144y130 SB_BIG plane 11
12  // 90 x144y130 SB_BIG plane 11
00  // 91 x144y130 SB_DRIVE plane 12,11
48  // 92 x144y130 SB_BIG plane 12
12  // 93 x144y130 SB_BIG plane 12
A8  // 94 x143y129 SB_SML plane 1
82  // 95 x143y129 SB_SML plane 2,1
2A  // 96 x143y129 SB_SML plane 2
A8  // 97 x143y129 SB_SML plane 3
82  // 98 x143y129 SB_SML plane 4,3
2A  // 99 x143y129 SB_SML plane 4
A8  // 100 x143y129 SB_SML plane 5
82  // 101 x143y129 SB_SML plane 6,5
2A  // 102 x143y129 SB_SML plane 6
A8  // 103 x143y129 SB_SML plane 7
82  // 104 x143y129 SB_SML plane 8,7
2A  // 105 x143y129 SB_SML plane 8
A8  // 106 x143y129 SB_SML plane 9
82  // 107 x143y129 SB_SML plane 10,9
2A  // 108 x143y129 SB_SML plane 10
A8  // 109 x143y129 SB_SML plane 11
82  // 110 x143y129 SB_SML plane 12,11
2A  // 111 x143y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x145y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B2CE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
49 // x_sel: 145
41 // y_sel: 129
2D // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B2D6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x145y131
00  // 14 top_edge_EN1 at x145y131
00  // 15 top_edge_EN2 at x145y131
00  // 16 top_edge_EN0 at x146y131
00  // 17 top_edge_EN1 at x146y131
00  // 18 top_edge_EN2 at x146y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x145y129 SB_BIG plane 1
12  // 65 x145y129 SB_BIG plane 1
00  // 66 x145y129 SB_DRIVE plane 2,1
48  // 67 x145y129 SB_BIG plane 2
12  // 68 x145y129 SB_BIG plane 2
48  // 69 x145y129 SB_BIG plane 3
12  // 70 x145y129 SB_BIG plane 3
00  // 71 x145y129 SB_DRIVE plane 4,3
48  // 72 x145y129 SB_BIG plane 4
12  // 73 x145y129 SB_BIG plane 4
48  // 74 x145y129 SB_BIG plane 5
12  // 75 x145y129 SB_BIG plane 5
00  // 76 x145y129 SB_DRIVE plane 6,5
48  // 77 x145y129 SB_BIG plane 6
12  // 78 x145y129 SB_BIG plane 6
48  // 79 x145y129 SB_BIG plane 7
12  // 80 x145y129 SB_BIG plane 7
00  // 81 x145y129 SB_DRIVE plane 8,7
48  // 82 x145y129 SB_BIG plane 8
12  // 83 x145y129 SB_BIG plane 8
48  // 84 x145y129 SB_BIG plane 9
12  // 85 x145y129 SB_BIG plane 9
00  // 86 x145y129 SB_DRIVE plane 10,9
48  // 87 x145y129 SB_BIG plane 10
12  // 88 x145y129 SB_BIG plane 10
48  // 89 x145y129 SB_BIG plane 11
12  // 90 x145y129 SB_BIG plane 11
00  // 91 x145y129 SB_DRIVE plane 12,11
48  // 92 x145y129 SB_BIG plane 12
12  // 93 x145y129 SB_BIG plane 12
A8  // 94 x146y130 SB_SML plane 1
82  // 95 x146y130 SB_SML plane 2,1
2A  // 96 x146y130 SB_SML plane 2
A8  // 97 x146y130 SB_SML plane 3
82  // 98 x146y130 SB_SML plane 4,3
2A  // 99 x146y130 SB_SML plane 4
A8  // 100 x146y130 SB_SML plane 5
82  // 101 x146y130 SB_SML plane 6,5
2A  // 102 x146y130 SB_SML plane 6
A8  // 103 x146y130 SB_SML plane 7
82  // 104 x146y130 SB_SML plane 8,7
2A  // 105 x146y130 SB_SML plane 8
A8  // 106 x146y130 SB_SML plane 9
82  // 107 x146y130 SB_SML plane 10,9
2A  // 108 x146y130 SB_SML plane 10
A8  // 109 x146y130 SB_SML plane 11
82  // 110 x146y130 SB_SML plane 12,11
2A  // 111 x146y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x147y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B34C     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4A // x_sel: 147
41 // y_sel: 129
45 // -- CRC low byte
14 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B354
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x147y131
00  // 14 top_edge_EN1 at x147y131
00  // 15 top_edge_EN2 at x147y131
00  // 16 top_edge_EN0 at x148y131
00  // 17 top_edge_EN1 at x148y131
00  // 18 top_edge_EN2 at x148y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x148y130 SB_BIG plane 1
12  // 65 x148y130 SB_BIG plane 1
00  // 66 x148y130 SB_DRIVE plane 2,1
48  // 67 x148y130 SB_BIG plane 2
12  // 68 x148y130 SB_BIG plane 2
48  // 69 x148y130 SB_BIG plane 3
12  // 70 x148y130 SB_BIG plane 3
00  // 71 x148y130 SB_DRIVE plane 4,3
48  // 72 x148y130 SB_BIG plane 4
12  // 73 x148y130 SB_BIG plane 4
48  // 74 x148y130 SB_BIG plane 5
12  // 75 x148y130 SB_BIG plane 5
00  // 76 x148y130 SB_DRIVE plane 6,5
48  // 77 x148y130 SB_BIG plane 6
12  // 78 x148y130 SB_BIG plane 6
48  // 79 x148y130 SB_BIG plane 7
12  // 80 x148y130 SB_BIG plane 7
00  // 81 x148y130 SB_DRIVE plane 8,7
48  // 82 x148y130 SB_BIG plane 8
12  // 83 x148y130 SB_BIG plane 8
48  // 84 x148y130 SB_BIG plane 9
12  // 85 x148y130 SB_BIG plane 9
00  // 86 x148y130 SB_DRIVE plane 10,9
48  // 87 x148y130 SB_BIG plane 10
12  // 88 x148y130 SB_BIG plane 10
48  // 89 x148y130 SB_BIG plane 11
12  // 90 x148y130 SB_BIG plane 11
00  // 91 x148y130 SB_DRIVE plane 12,11
48  // 92 x148y130 SB_BIG plane 12
12  // 93 x148y130 SB_BIG plane 12
A8  // 94 x147y129 SB_SML plane 1
82  // 95 x147y129 SB_SML plane 2,1
2A  // 96 x147y129 SB_SML plane 2
A8  // 97 x147y129 SB_SML plane 3
82  // 98 x147y129 SB_SML plane 4,3
2A  // 99 x147y129 SB_SML plane 4
A8  // 100 x147y129 SB_SML plane 5
82  // 101 x147y129 SB_SML plane 6,5
2A  // 102 x147y129 SB_SML plane 6
A8  // 103 x147y129 SB_SML plane 7
82  // 104 x147y129 SB_SML plane 8,7
2A  // 105 x147y129 SB_SML plane 8
A8  // 106 x147y129 SB_SML plane 9
82  // 107 x147y129 SB_SML plane 10,9
2A  // 108 x147y129 SB_SML plane 10
A8  // 109 x147y129 SB_SML plane 11
82  // 110 x147y129 SB_SML plane 12,11
2A  // 111 x147y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x149y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B3CA     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4B // x_sel: 149
41 // y_sel: 129
9D // -- CRC low byte
0D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B3D2
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x149y131
00  // 14 top_edge_EN1 at x149y131
00  // 15 top_edge_EN2 at x149y131
00  // 16 top_edge_EN0 at x150y131
00  // 17 top_edge_EN1 at x150y131
00  // 18 top_edge_EN2 at x150y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x149y129 SB_BIG plane 1
12  // 65 x149y129 SB_BIG plane 1
00  // 66 x149y129 SB_DRIVE plane 2,1
48  // 67 x149y129 SB_BIG plane 2
12  // 68 x149y129 SB_BIG plane 2
48  // 69 x149y129 SB_BIG plane 3
12  // 70 x149y129 SB_BIG plane 3
00  // 71 x149y129 SB_DRIVE plane 4,3
48  // 72 x149y129 SB_BIG plane 4
12  // 73 x149y129 SB_BIG plane 4
48  // 74 x149y129 SB_BIG plane 5
12  // 75 x149y129 SB_BIG plane 5
00  // 76 x149y129 SB_DRIVE plane 6,5
48  // 77 x149y129 SB_BIG plane 6
12  // 78 x149y129 SB_BIG plane 6
48  // 79 x149y129 SB_BIG plane 7
12  // 80 x149y129 SB_BIG plane 7
00  // 81 x149y129 SB_DRIVE plane 8,7
48  // 82 x149y129 SB_BIG plane 8
12  // 83 x149y129 SB_BIG plane 8
48  // 84 x149y129 SB_BIG plane 9
12  // 85 x149y129 SB_BIG plane 9
00  // 86 x149y129 SB_DRIVE plane 10,9
48  // 87 x149y129 SB_BIG plane 10
12  // 88 x149y129 SB_BIG plane 10
48  // 89 x149y129 SB_BIG plane 11
12  // 90 x149y129 SB_BIG plane 11
00  // 91 x149y129 SB_DRIVE plane 12,11
48  // 92 x149y129 SB_BIG plane 12
12  // 93 x149y129 SB_BIG plane 12
A8  // 94 x150y130 SB_SML plane 1
82  // 95 x150y130 SB_SML plane 2,1
2A  // 96 x150y130 SB_SML plane 2
A8  // 97 x150y130 SB_SML plane 3
82  // 98 x150y130 SB_SML plane 4,3
2A  // 99 x150y130 SB_SML plane 4
A8  // 100 x150y130 SB_SML plane 5
82  // 101 x150y130 SB_SML plane 6,5
2A  // 102 x150y130 SB_SML plane 6
A8  // 103 x150y130 SB_SML plane 7
82  // 104 x150y130 SB_SML plane 8,7
2A  // 105 x150y130 SB_SML plane 8
A8  // 106 x150y130 SB_SML plane 9
82  // 107 x150y130 SB_SML plane 10,9
2A  // 108 x150y130 SB_SML plane 10
A8  // 109 x150y130 SB_SML plane 11
82  // 110 x150y130 SB_SML plane 12,11
2A  // 111 x150y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x151y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B448     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4C // x_sel: 151
41 // y_sel: 129
95 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B450
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x151y131
00  // 14 top_edge_EN1 at x151y131
00  // 15 top_edge_EN2 at x151y131
00  // 16 top_edge_EN0 at x152y131
00  // 17 top_edge_EN1 at x152y131
00  // 18 top_edge_EN2 at x152y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x152y130 SB_BIG plane 1
12  // 65 x152y130 SB_BIG plane 1
00  // 66 x152y130 SB_DRIVE plane 2,1
48  // 67 x152y130 SB_BIG plane 2
12  // 68 x152y130 SB_BIG plane 2
48  // 69 x152y130 SB_BIG plane 3
12  // 70 x152y130 SB_BIG plane 3
00  // 71 x152y130 SB_DRIVE plane 4,3
48  // 72 x152y130 SB_BIG plane 4
12  // 73 x152y130 SB_BIG plane 4
48  // 74 x152y130 SB_BIG plane 5
12  // 75 x152y130 SB_BIG plane 5
00  // 76 x152y130 SB_DRIVE plane 6,5
48  // 77 x152y130 SB_BIG plane 6
12  // 78 x152y130 SB_BIG plane 6
48  // 79 x152y130 SB_BIG plane 7
12  // 80 x152y130 SB_BIG plane 7
00  // 81 x152y130 SB_DRIVE plane 8,7
48  // 82 x152y130 SB_BIG plane 8
12  // 83 x152y130 SB_BIG plane 8
48  // 84 x152y130 SB_BIG plane 9
12  // 85 x152y130 SB_BIG plane 9
00  // 86 x152y130 SB_DRIVE plane 10,9
48  // 87 x152y130 SB_BIG plane 10
12  // 88 x152y130 SB_BIG plane 10
48  // 89 x152y130 SB_BIG plane 11
12  // 90 x152y130 SB_BIG plane 11
00  // 91 x152y130 SB_DRIVE plane 12,11
48  // 92 x152y130 SB_BIG plane 12
12  // 93 x152y130 SB_BIG plane 12
A8  // 94 x151y129 SB_SML plane 1
82  // 95 x151y129 SB_SML plane 2,1
2A  // 96 x151y129 SB_SML plane 2
A8  // 97 x151y129 SB_SML plane 3
82  // 98 x151y129 SB_SML plane 4,3
2A  // 99 x151y129 SB_SML plane 4
A8  // 100 x151y129 SB_SML plane 5
82  // 101 x151y129 SB_SML plane 6,5
2A  // 102 x151y129 SB_SML plane 6
A8  // 103 x151y129 SB_SML plane 7
82  // 104 x151y129 SB_SML plane 8,7
2A  // 105 x151y129 SB_SML plane 8
A8  // 106 x151y129 SB_SML plane 9
82  // 107 x151y129 SB_SML plane 10,9
2A  // 108 x151y129 SB_SML plane 10
A8  // 109 x151y129 SB_SML plane 11
82  // 110 x151y129 SB_SML plane 12,11
2A  // 111 x151y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x153y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B4C6     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4D // x_sel: 153
41 // y_sel: 129
4D // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B4CE
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x153y131
00  // 14 top_edge_EN1 at x153y131
00  // 15 top_edge_EN2 at x153y131
00  // 16 top_edge_EN0 at x154y131
00  // 17 top_edge_EN1 at x154y131
00  // 18 top_edge_EN2 at x154y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x153y129 SB_BIG plane 1
12  // 65 x153y129 SB_BIG plane 1
00  // 66 x153y129 SB_DRIVE plane 2,1
48  // 67 x153y129 SB_BIG plane 2
12  // 68 x153y129 SB_BIG plane 2
48  // 69 x153y129 SB_BIG plane 3
12  // 70 x153y129 SB_BIG plane 3
00  // 71 x153y129 SB_DRIVE plane 4,3
48  // 72 x153y129 SB_BIG plane 4
12  // 73 x153y129 SB_BIG plane 4
48  // 74 x153y129 SB_BIG plane 5
12  // 75 x153y129 SB_BIG plane 5
00  // 76 x153y129 SB_DRIVE plane 6,5
48  // 77 x153y129 SB_BIG plane 6
12  // 78 x153y129 SB_BIG plane 6
48  // 79 x153y129 SB_BIG plane 7
12  // 80 x153y129 SB_BIG plane 7
00  // 81 x153y129 SB_DRIVE plane 8,7
48  // 82 x153y129 SB_BIG plane 8
12  // 83 x153y129 SB_BIG plane 8
48  // 84 x153y129 SB_BIG plane 9
12  // 85 x153y129 SB_BIG plane 9
00  // 86 x153y129 SB_DRIVE plane 10,9
48  // 87 x153y129 SB_BIG plane 10
12  // 88 x153y129 SB_BIG plane 10
48  // 89 x153y129 SB_BIG plane 11
12  // 90 x153y129 SB_BIG plane 11
00  // 91 x153y129 SB_DRIVE plane 12,11
48  // 92 x153y129 SB_BIG plane 12
12  // 93 x153y129 SB_BIG plane 12
A8  // 94 x154y130 SB_SML plane 1
82  // 95 x154y130 SB_SML plane 2,1
2A  // 96 x154y130 SB_SML plane 2
A8  // 97 x154y130 SB_SML plane 3
82  // 98 x154y130 SB_SML plane 4,3
2A  // 99 x154y130 SB_SML plane 4
A8  // 100 x154y130 SB_SML plane 5
82  // 101 x154y130 SB_SML plane 6,5
2A  // 102 x154y130 SB_SML plane 6
A8  // 103 x154y130 SB_SML plane 7
82  // 104 x154y130 SB_SML plane 8,7
2A  // 105 x154y130 SB_SML plane 8
A8  // 106 x154y130 SB_SML plane 9
82  // 107 x154y130 SB_SML plane 10,9
2A  // 108 x154y130 SB_SML plane 10
A8  // 109 x154y130 SB_SML plane 11
82  // 110 x154y130 SB_SML plane 12,11
2A  // 111 x154y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x155y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B544     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4E // x_sel: 155
41 // y_sel: 129
25 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B54C
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x155y131
00  // 14 top_edge_EN1 at x155y131
00  // 15 top_edge_EN2 at x155y131
00  // 16 top_edge_EN0 at x156y131
00  // 17 top_edge_EN1 at x156y131
00  // 18 top_edge_EN2 at x156y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x156y130 SB_BIG plane 1
12  // 65 x156y130 SB_BIG plane 1
00  // 66 x156y130 SB_DRIVE plane 2,1
48  // 67 x156y130 SB_BIG plane 2
12  // 68 x156y130 SB_BIG plane 2
48  // 69 x156y130 SB_BIG plane 3
12  // 70 x156y130 SB_BIG plane 3
00  // 71 x156y130 SB_DRIVE plane 4,3
48  // 72 x156y130 SB_BIG plane 4
12  // 73 x156y130 SB_BIG plane 4
48  // 74 x156y130 SB_BIG plane 5
12  // 75 x156y130 SB_BIG plane 5
00  // 76 x156y130 SB_DRIVE plane 6,5
48  // 77 x156y130 SB_BIG plane 6
12  // 78 x156y130 SB_BIG plane 6
48  // 79 x156y130 SB_BIG plane 7
12  // 80 x156y130 SB_BIG plane 7
00  // 81 x156y130 SB_DRIVE plane 8,7
48  // 82 x156y130 SB_BIG plane 8
12  // 83 x156y130 SB_BIG plane 8
48  // 84 x156y130 SB_BIG plane 9
12  // 85 x156y130 SB_BIG plane 9
00  // 86 x156y130 SB_DRIVE plane 10,9
48  // 87 x156y130 SB_BIG plane 10
12  // 88 x156y130 SB_BIG plane 10
48  // 89 x156y130 SB_BIG plane 11
12  // 90 x156y130 SB_BIG plane 11
00  // 91 x156y130 SB_DRIVE plane 12,11
48  // 92 x156y130 SB_BIG plane 12
12  // 93 x156y130 SB_BIG plane 12
A8  // 94 x155y129 SB_SML plane 1
82  // 95 x155y129 SB_SML plane 2,1
2A  // 96 x155y129 SB_SML plane 2
A8  // 97 x155y129 SB_SML plane 3
82  // 98 x155y129 SB_SML plane 4,3
2A  // 99 x155y129 SB_SML plane 4
A8  // 100 x155y129 SB_SML plane 5
82  // 101 x155y129 SB_SML plane 6,5
2A  // 102 x155y129 SB_SML plane 6
A8  // 103 x155y129 SB_SML plane 7
82  // 104 x155y129 SB_SML plane 8,7
2A  // 105 x155y129 SB_SML plane 8
A8  // 106 x155y129 SB_SML plane 9
82  // 107 x155y129 SB_SML plane 10,9
2A  // 108 x155y129 SB_SML plane 10
A8  // 109 x155y129 SB_SML plane 11
82  // 110 x155y129 SB_SML plane 12,11
2A  // 111 x155y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x157y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B5C2     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
4F // x_sel: 157
41 // y_sel: 129
FD // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B5CA
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x157y131
00  // 14 top_edge_EN1 at x157y131
00  // 15 top_edge_EN2 at x157y131
00  // 16 top_edge_EN0 at x158y131
00  // 17 top_edge_EN1 at x158y131
00  // 18 top_edge_EN2 at x158y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x157y129 SB_BIG plane 1
12  // 65 x157y129 SB_BIG plane 1
00  // 66 x157y129 SB_DRIVE plane 2,1
48  // 67 x157y129 SB_BIG plane 2
12  // 68 x157y129 SB_BIG plane 2
48  // 69 x157y129 SB_BIG plane 3
12  // 70 x157y129 SB_BIG plane 3
00  // 71 x157y129 SB_DRIVE plane 4,3
48  // 72 x157y129 SB_BIG plane 4
12  // 73 x157y129 SB_BIG plane 4
48  // 74 x157y129 SB_BIG plane 5
12  // 75 x157y129 SB_BIG plane 5
00  // 76 x157y129 SB_DRIVE plane 6,5
48  // 77 x157y129 SB_BIG plane 6
12  // 78 x157y129 SB_BIG plane 6
48  // 79 x157y129 SB_BIG plane 7
12  // 80 x157y129 SB_BIG plane 7
00  // 81 x157y129 SB_DRIVE plane 8,7
48  // 82 x157y129 SB_BIG plane 8
12  // 83 x157y129 SB_BIG plane 8
48  // 84 x157y129 SB_BIG plane 9
12  // 85 x157y129 SB_BIG plane 9
00  // 86 x157y129 SB_DRIVE plane 10,9
48  // 87 x157y129 SB_BIG plane 10
12  // 88 x157y129 SB_BIG plane 10
48  // 89 x157y129 SB_BIG plane 11
12  // 90 x157y129 SB_BIG plane 11
00  // 91 x157y129 SB_DRIVE plane 12,11
48  // 92 x157y129 SB_BIG plane 12
12  // 93 x157y129 SB_BIG plane 12
A8  // 94 x158y130 SB_SML plane 1
82  // 95 x158y130 SB_SML plane 2,1
2A  // 96 x158y130 SB_SML plane 2
A8  // 97 x158y130 SB_SML plane 3
82  // 98 x158y130 SB_SML plane 4,3
2A  // 99 x158y130 SB_SML plane 4
A8  // 100 x158y130 SB_SML plane 5
82  // 101 x158y130 SB_SML plane 6,5
2A  // 102 x158y130 SB_SML plane 6
A8  // 103 x158y130 SB_SML plane 7
82  // 104 x158y130 SB_SML plane 8,7
2A  // 105 x158y130 SB_SML plane 8
A8  // 106 x158y130 SB_SML plane 9
82  // 107 x158y130 SB_SML plane 10,9
2A  // 108 x158y130 SB_SML plane 10
A8  // 109 x158y130 SB_SML plane 11
82  // 110 x158y130 SB_SML plane 12,11
2A  // 111 x158y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x159y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B640     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
50 // x_sel: 159
41 // y_sel: 129
A4 // -- CRC low byte
7C // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B648
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x159y131
00  // 14 top_edge_EN1 at x159y131
00  // 15 top_edge_EN2 at x159y131
00  // 16 top_edge_EN0 at x160y131
00  // 17 top_edge_EN1 at x160y131
00  // 18 top_edge_EN2 at x160y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x160y130 SB_BIG plane 1
12  // 65 x160y130 SB_BIG plane 1
00  // 66 x160y130 SB_DRIVE plane 2,1
48  // 67 x160y130 SB_BIG plane 2
12  // 68 x160y130 SB_BIG plane 2
48  // 69 x160y130 SB_BIG plane 3
12  // 70 x160y130 SB_BIG plane 3
00  // 71 x160y130 SB_DRIVE plane 4,3
48  // 72 x160y130 SB_BIG plane 4
12  // 73 x160y130 SB_BIG plane 4
48  // 74 x160y130 SB_BIG plane 5
12  // 75 x160y130 SB_BIG plane 5
00  // 76 x160y130 SB_DRIVE plane 6,5
48  // 77 x160y130 SB_BIG plane 6
12  // 78 x160y130 SB_BIG plane 6
48  // 79 x160y130 SB_BIG plane 7
12  // 80 x160y130 SB_BIG plane 7
00  // 81 x160y130 SB_DRIVE plane 8,7
48  // 82 x160y130 SB_BIG plane 8
12  // 83 x160y130 SB_BIG plane 8
48  // 84 x160y130 SB_BIG plane 9
12  // 85 x160y130 SB_BIG plane 9
00  // 86 x160y130 SB_DRIVE plane 10,9
48  // 87 x160y130 SB_BIG plane 10
12  // 88 x160y130 SB_BIG plane 10
48  // 89 x160y130 SB_BIG plane 11
12  // 90 x160y130 SB_BIG plane 11
00  // 91 x160y130 SB_DRIVE plane 12,11
48  // 92 x160y130 SB_BIG plane 12
12  // 93 x160y130 SB_BIG plane 12
A8  // 94 x159y129 SB_SML plane 1
82  // 95 x159y129 SB_SML plane 2,1
2A  // 96 x159y129 SB_SML plane 2
A8  // 97 x159y129 SB_SML plane 3
82  // 98 x159y129 SB_SML plane 4,3
2A  // 99 x159y129 SB_SML plane 4
A8  // 100 x159y129 SB_SML plane 5
82  // 101 x159y129 SB_SML plane 6,5
2A  // 102 x159y129 SB_SML plane 6
A8  // 103 x159y129 SB_SML plane 7
82  // 104 x159y129 SB_SML plane 8,7
2A  // 105 x159y129 SB_SML plane 8
A8  // 106 x159y129 SB_SML plane 9
82  // 107 x159y129 SB_SML plane 10,9
2A  // 108 x159y129 SB_SML plane 10
A8  // 109 x159y129 SB_SML plane 11
82  // 110 x159y129 SB_SML plane 12,11
2A  // 111 x159y129 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x161y129
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B6BE     iteration 1
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
51 // x_sel: 161
41 // y_sel: 129
7C // -- CRC low byte
65 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B6C6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 GPIO not used
00  //  1 GPIO not used
00  //  2 GPIO not used
00  //  3 GPIO not used
00  //  4 GPIO not used
00  //  5 GPIO not used
00  //  6 GPIO not used
00  //  7 GPIO not used
00  //  8 GPIO not used
00  //  9 edge_io not used
00  // 10 edge_io not used
00  // 11 edge_io not used
00  // 12 edge_io not used
00  // 13 top_edge_EN0 at x161y131
00  // 14 top_edge_EN1 at x161y131
00  // 15 top_edge_EN2 at x161y131
00  // 16 top_edge_EN0 at x162y131
00  // 17 top_edge_EN1 at x162y131
00  // 18 top_edge_EN2 at x162y131
00  // 19 not used
00  // 20 not used
00  // 21 not used
00  // 22 not used
00  // 23 not used
00  // 24 not used
00  // 25 not used
00  // 26 not used
00  // 27 not used
00  // 28 not used
00  // 29 not used
00  // 30 not used
00  // 31 not used
00  // 32 not used
00  // 33 not used
00  // 34 not used
00  // 35 not used
00  // 36 not used
00  // 37 not used
00  // 38 not used
00  // 39 not used
00  // 40 not used
00  // 41 not used
00  // 42 not used
00  // 43 not used
00  // 44 not used
00  // 45 not used
00  // 46 not used
00  // 47 not used
00  // 48 not used
00  // 49 not used
00  // 50 not used
00  // 51 not used
00  // 52 not used
00  // 53 not used
00  // 54 not used
00  // 55 not used
00  // 56 not used
00  // 57 not used
00  // 58 not used
00  // 59 not used
00  // 60 not used
00  // 61 not used
00  // 62 not used
00  // 63 not used
48  // 64 x161y129 SB_BIG plane 1
12  // 65 x161y129 SB_BIG plane 1
00  // 66 x161y129 SB_DRIVE plane 2,1
48  // 67 x161y129 SB_BIG plane 2
12  // 68 x161y129 SB_BIG plane 2
48  // 69 x161y129 SB_BIG plane 3
12  // 70 x161y129 SB_BIG plane 3
00  // 71 x161y129 SB_DRIVE plane 4,3
48  // 72 x161y129 SB_BIG plane 4
12  // 73 x161y129 SB_BIG plane 4
48  // 74 x161y129 SB_BIG plane 5
12  // 75 x161y129 SB_BIG plane 5
00  // 76 x161y129 SB_DRIVE plane 6,5
48  // 77 x161y129 SB_BIG plane 6
12  // 78 x161y129 SB_BIG plane 6
48  // 79 x161y129 SB_BIG plane 7
12  // 80 x161y129 SB_BIG plane 7
00  // 81 x161y129 SB_DRIVE plane 8,7
48  // 82 x161y129 SB_BIG plane 8
12  // 83 x161y129 SB_BIG plane 8
48  // 84 x161y129 SB_BIG plane 9
12  // 85 x161y129 SB_BIG plane 9
00  // 86 x161y129 SB_DRIVE plane 10,9
48  // 87 x161y129 SB_BIG plane 10
12  // 88 x161y129 SB_BIG plane 10
48  // 89 x161y129 SB_BIG plane 11
12  // 90 x161y129 SB_BIG plane 11
00  // 91 x161y129 SB_DRIVE plane 12,11
48  // 92 x161y129 SB_BIG plane 12
12  // 93 x161y129 SB_BIG plane 12
A8  // 94 x162y130 SB_SML plane 1
82  // 95 x162y130 SB_SML plane 2,1
2A  // 96 x162y130 SB_SML plane 2
A8  // 97 x162y130 SB_SML plane 3
82  // 98 x162y130 SB_SML plane 4,3
2A  // 99 x162y130 SB_SML plane 4
A8  // 100 x162y130 SB_SML plane 5
82  // 101 x162y130 SB_SML plane 6,5
2A  // 102 x162y130 SB_SML plane 6
A8  // 103 x162y130 SB_SML plane 7
82  // 104 x162y130 SB_SML plane 8,7
2A  // 105 x162y130 SB_SML plane 8
A8  // 106 x162y130 SB_SML plane 9
82  // 107 x162y130 SB_SML plane 10,9
2A  // 108 x162y130 SB_SML plane 10
A8  // 109 x162y130 SB_SML plane 11
82  // 110 x162y130 SB_SML plane 12,11
2A  // 111 x162y130 SB_SML plane 12
1A // -- CRC low byte
DA // -- CRC high byte


// Config Latches on x1y51
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B73C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
01 // x_sel: 1
1A // y_sel: 51
DD // -- CRC low byte
5A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B744
66 // Length: 102
AD // -- CRC low byte
3E // -- CRC high byte
5F  //  0 x1y51 CPE[0]  _a352  C_///AND/
FF  //  1 x1y51 CPE[1]  80'h08_0060_00_0000_0C08_FF5F modified with path inversions
08  //  2 x1y51 CPE[2]  80'h08_0060_00_0000_0C08_FFAF from netlist
0C  //  3 x1y51 CPE[3]      00_0000_00_0000_0000_00F0 difference
00  //  4 x1y51 CPE[4]
00  //  5 x1y51 CPE[5]
00  //  6 x1y51 CPE[6]
60  //  7 x1y51 CPE[7]
00  //  8 x1y51 CPE[8]
08  //  9 x1y51 CPE[9]
00  // 10 x1y52 CPE[0]
00  // 11 x1y52 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x1y52 CPE[2]
00  // 13 x1y52 CPE[3]
00  // 14 x1y52 CPE[4]
60  // 15 x1y52 CPE[5]
3F  // 16 x1y52 CPE[6]
00  // 17 x1y52 CPE[7]
00  // 18 x1y52 CPE[8]
00  // 19 x1y52 CPE[9]
00  // 20 x2y51 CPE[0]
00  // 21 x2y51 CPE[1]
00  // 22 x2y51 CPE[2]
00  // 23 x2y51 CPE[3]
00  // 24 x2y51 CPE[4]
00  // 25 x2y51 CPE[5]
00  // 26 x2y51 CPE[6]
00  // 27 x2y51 CPE[7]
00  // 28 x2y51 CPE[8]
00  // 29 x2y51 CPE[9]
00  // 30 x2y52 CPE[0]
00  // 31 x2y52 CPE[1]
00  // 32 x2y52 CPE[2]
00  // 33 x2y52 CPE[3]
00  // 34 x2y52 CPE[4]
00  // 35 x2y52 CPE[5]
00  // 36 x2y52 CPE[6]
00  // 37 x2y52 CPE[7]
00  // 38 x2y52 CPE[8]
00  // 39 x2y52 CPE[9]
00  // 40 x1y51 INMUX plane 2,1
05  // 41 x1y51 INMUX plane 4,3
00  // 42 x1y51 INMUX plane 6,5
00  // 43 x1y51 INMUX plane 8,7
00  // 44 x1y51 INMUX plane 10,9
00  // 45 x1y51 INMUX plane 12,11
00  // 46 x1y52 INMUX plane 2,1
00  // 47 x1y52 INMUX plane 4,3
00  // 48 x1y52 INMUX plane 6,5
00  // 49 x1y52 INMUX plane 8,7
00  // 50 x1y52 INMUX plane 10,9
00  // 51 x1y52 INMUX plane 12,11
00  // 52 x2y51 INMUX plane 2,1
00  // 53 x2y51 INMUX plane 4,3
40  // 54 x2y51 INMUX plane 6,5
00  // 55 x2y51 INMUX plane 8,7
40  // 56 x2y51 INMUX plane 10,9
00  // 57 x2y51 INMUX plane 12,11
00  // 58 x2y52 INMUX plane 2,1
05  // 59 x2y52 INMUX plane 4,3
40  // 60 x2y52 INMUX plane 6,5
00  // 61 x2y52 INMUX plane 8,7
40  // 62 x2y52 INMUX plane 10,9
00  // 63 x2y52 INMUX plane 12,11
48  // 64 x2y52 SB_BIG plane 1
12  // 65 x2y52 SB_BIG plane 1
00  // 66 x2y52 SB_DRIVE plane 2,1
00  // 67 x2y52 SB_BIG plane 2
00  // 68 x2y52 SB_BIG plane 2
00  // 69 x2y52 SB_BIG plane 3
00  // 70 x2y52 SB_BIG plane 3
00  // 71 x2y52 SB_DRIVE plane 4,3
00  // 72 x2y52 SB_BIG plane 4
00  // 73 x2y52 SB_BIG plane 4
48  // 74 x2y52 SB_BIG plane 5
12  // 75 x2y52 SB_BIG plane 5
00  // 76 x2y52 SB_DRIVE plane 6,5
00  // 77 x2y52 SB_BIG plane 6
00  // 78 x2y52 SB_BIG plane 6
00  // 79 x2y52 SB_BIG plane 7
00  // 80 x2y52 SB_BIG plane 7
00  // 81 x2y52 SB_DRIVE plane 8,7
00  // 82 x2y52 SB_BIG plane 8
00  // 83 x2y52 SB_BIG plane 8
00  // 84 x2y52 SB_BIG plane 9
00  // 85 x2y52 SB_BIG plane 9
00  // 86 x2y52 SB_DRIVE plane 10,9
00  // 87 x2y52 SB_BIG plane 10
00  // 88 x2y52 SB_BIG plane 10
00  // 89 x2y52 SB_BIG plane 11
00  // 90 x2y52 SB_BIG plane 11
00  // 91 x2y52 SB_DRIVE plane 12,11
00  // 92 x2y52 SB_BIG plane 12
00  // 93 x2y52 SB_BIG plane 12
A8  // 94 x1y51 SB_SML plane 1
02  // 95 x1y51 SB_SML plane 2,1
00  // 96 x1y51 SB_SML plane 2
00  // 97 x1y51 SB_SML plane 3
00  // 98 x1y51 SB_SML plane 4,3
00  // 99 x1y51 SB_SML plane 4
A8  // 100 x1y51 SB_SML plane 5
02  // 101 x1y51 SB_SML plane 6,5
50 // -- CRC low byte
06 // -- CRC high byte


// Config Latches on x7y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B7B0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1C // y_sel: 55
53 // -- CRC low byte
41 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B7B8
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x7y55 CPE[0]
00  //  1 x7y55 CPE[1]
00  //  2 x7y55 CPE[2]
00  //  3 x7y55 CPE[3]
00  //  4 x7y55 CPE[4]
00  //  5 x7y55 CPE[5]
00  //  6 x7y55 CPE[6]
00  //  7 x7y55 CPE[7]
00  //  8 x7y55 CPE[8]
00  //  9 x7y55 CPE[9]
00  // 10 x7y56 CPE[0]
00  // 11 x7y56 CPE[1]
00  // 12 x7y56 CPE[2]
00  // 13 x7y56 CPE[3]
00  // 14 x7y56 CPE[4]
00  // 15 x7y56 CPE[5]
00  // 16 x7y56 CPE[6]
00  // 17 x7y56 CPE[7]
00  // 18 x7y56 CPE[8]
00  // 19 x7y56 CPE[9]
33  // 20 x8y55 CPE[0]  _a60  C_MX4b/D///    
00  // 21 x8y55 CPE[1]  80'h00_F600_00_0040_0A55_0033 modified with path inversions
55  // 22 x8y55 CPE[2]  80'h00_F600_00_0040_0A55_00CC from netlist
0A  // 23 x8y55 CPE[3]      00_0000_00_0000_0000_00FF difference
40  // 24 x8y55 CPE[4]
00  // 25 x8y55 CPE[5]
00  // 26 x8y55 CPE[6]
00  // 27 x8y55 CPE[7]
F6  // 28 x8y55 CPE[8]
00  // 29 x8y55 CPE[9]
FF  // 30 x8y56 CPE[0]  _a368  C_////Bridge
FF  // 31 x8y56 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 32 x8y56 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 33 x8y56 CPE[3]
00  // 34 x8y56 CPE[4]
00  // 35 x8y56 CPE[5]
00  // 36 x8y56 CPE[6]
A0  // 37 x8y56 CPE[7]
00  // 38 x8y56 CPE[8]
00  // 39 x8y56 CPE[9]
04  // 40 x7y55 INMUX plane 2,1
00  // 41 x7y55 INMUX plane 4,3
00  // 42 x7y55 INMUX plane 6,5
00  // 43 x7y55 INMUX plane 8,7
00  // 44 x7y55 INMUX plane 10,9
00  // 45 x7y55 INMUX plane 12,11
00  // 46 x7y56 INMUX plane 2,1
00  // 47 x7y56 INMUX plane 4,3
00  // 48 x7y56 INMUX plane 6,5
00  // 49 x7y56 INMUX plane 8,7
00  // 50 x7y56 INMUX plane 10,9
00  // 51 x7y56 INMUX plane 12,11
3C  // 52 x8y55 INMUX plane 2,1
28  // 53 x8y55 INMUX plane 4,3
06  // 54 x8y55 INMUX plane 6,5
05  // 55 x8y55 INMUX plane 8,7
18  // 56 x8y55 INMUX plane 10,9
C0  // 57 x8y55 INMUX plane 12,11
04  // 58 x8y56 INMUX plane 2,1
00  // 59 x8y56 INMUX plane 4,3
00  // 60 x8y56 INMUX plane 6,5
02  // 61 x8y56 INMUX plane 8,7
03  // 62 x8y56 INMUX plane 10,9
00  // 63 x8y56 INMUX plane 12,11
00  // 64 x7y55 SB_BIG plane 1
00  // 65 x7y55 SB_BIG plane 1
00  // 66 x7y55 SB_DRIVE plane 2,1
00  // 67 x7y55 SB_BIG plane 2
00  // 68 x7y55 SB_BIG plane 2
48  // 69 x7y55 SB_BIG plane 3
12  // 70 x7y55 SB_BIG plane 3
00  // 71 x7y55 SB_DRIVE plane 4,3
48  // 72 x7y55 SB_BIG plane 4
12  // 73 x7y55 SB_BIG plane 4
00  // 74 x7y55 SB_BIG plane 5
00  // 75 x7y55 SB_BIG plane 5
00  // 76 x7y55 SB_DRIVE plane 6,5
00  // 77 x7y55 SB_BIG plane 6
00  // 78 x7y55 SB_BIG plane 6
48  // 79 x7y55 SB_BIG plane 7
12  // 80 x7y55 SB_BIG plane 7
00  // 81 x7y55 SB_DRIVE plane 8,7
48  // 82 x7y55 SB_BIG plane 8
12  // 83 x7y55 SB_BIG plane 8
21  // 84 x7y55 SB_BIG plane 9
00  // 85 x7y55 SB_BIG plane 9
00  // 86 x7y55 SB_DRIVE plane 10,9
00  // 87 x7y55 SB_BIG plane 10
00  // 88 x7y55 SB_BIG plane 10
00  // 89 x7y55 SB_BIG plane 11
00  // 90 x7y55 SB_BIG plane 11
00  // 91 x7y55 SB_DRIVE plane 12,11
00  // 92 x7y55 SB_BIG plane 12
00  // 93 x7y55 SB_BIG plane 12
00  // 94 x8y56 SB_SML plane 1
00  // 95 x8y56 SB_SML plane 2,1
00  // 96 x8y56 SB_SML plane 2
28  // 97 x8y56 SB_SML plane 3
82  // 98 x8y56 SB_SML plane 4,3
2A  // 99 x8y56 SB_SML plane 4
00  // 100 x8y56 SB_SML plane 5
00  // 101 x8y56 SB_SML plane 6,5
00  // 102 x8y56 SB_SML plane 6
A8  // 103 x8y56 SB_SML plane 7
82  // 104 x8y56 SB_SML plane 8,7
2A  // 105 x8y56 SB_SML plane 8
0B  // 106 x8y56 SB_SML plane 9
34  // 107 x8y56 SB_SML plane 10,9
48  // 108 x8y56 SB_SML plane 10
5B // -- CRC low byte
36 // -- CRC high byte


// Config Latches on x9y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B82B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1C // y_sel: 55
8B // -- CRC low byte
58 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B833
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
00  //  0 x9y55 CPE[0]
00  //  1 x9y55 CPE[1]
00  //  2 x9y55 CPE[2]
00  //  3 x9y55 CPE[3]
00  //  4 x9y55 CPE[4]
00  //  5 x9y55 CPE[5]
00  //  6 x9y55 CPE[6]
00  //  7 x9y55 CPE[7]
00  //  8 x9y55 CPE[8]
00  //  9 x9y55 CPE[9]
FF  // 10 x9y56 CPE[0]  _a158  C_/C_0_1///    
FF  // 11 x9y56 CPE[1]  80'h00_3F00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x9y56 CPE[2]  80'h00_3F00_12_0800_0C00_FFFF from netlist
0C  // 13 x9y56 CPE[3]
00  // 14 x9y56 CPE[4]
08  // 15 x9y56 CPE[5]
12  // 16 x9y56 CPE[6]
00  // 17 x9y56 CPE[7]
3F  // 18 x9y56 CPE[8]
00  // 19 x9y56 CPE[9]
CA  // 20 x10y55 CPE[0]  _a344  C_///AND/
FF  // 21 x10y55 CPE[1]  80'h00_0060_00_0000_0C08_FFCA modified with path inversions
08  // 22 x10y55 CPE[2]  80'h00_0060_00_0000_0C08_FFC5 from netlist
0C  // 23 x10y55 CPE[3]      00_0000_00_0000_0000_000F difference
00  // 24 x10y55 CPE[4]
00  // 25 x10y55 CPE[5]
00  // 26 x10y55 CPE[6]
60  // 27 x10y55 CPE[7]
00  // 28 x10y55 CPE[8]
00  // 29 x10y55 CPE[9]
00  // 30 x10y56 CPE[0]
00  // 31 x10y56 CPE[1]
00  // 32 x10y56 CPE[2]
00  // 33 x10y56 CPE[3]
00  // 34 x10y56 CPE[4]
00  // 35 x10y56 CPE[5]
00  // 36 x10y56 CPE[6]
00  // 37 x10y56 CPE[7]
00  // 38 x10y56 CPE[8]
00  // 39 x10y56 CPE[9]
00  // 40 x9y55 INMUX plane 2,1
00  // 41 x9y55 INMUX plane 4,3
00  // 42 x9y55 INMUX plane 6,5
00  // 43 x9y55 INMUX plane 8,7
01  // 44 x9y55 INMUX plane 10,9
00  // 45 x9y55 INMUX plane 12,11
00  // 46 x9y56 INMUX plane 2,1
28  // 47 x9y56 INMUX plane 4,3
00  // 48 x9y56 INMUX plane 6,5
05  // 49 x9y56 INMUX plane 8,7
21  // 50 x9y56 INMUX plane 10,9
00  // 51 x9y56 INMUX plane 12,11
05  // 52 x10y55 INMUX plane 2,1
33  // 53 x10y55 INMUX plane 4,3
00  // 54 x10y55 INMUX plane 6,5
20  // 55 x10y55 INMUX plane 8,7
00  // 56 x10y55 INMUX plane 10,9
00  // 57 x10y55 INMUX plane 12,11
00  // 58 x10y56 INMUX plane 2,1
03  // 59 x10y56 INMUX plane 4,3
00  // 60 x10y56 INMUX plane 6,5
02  // 61 x10y56 INMUX plane 8,7
00  // 62 x10y56 INMUX plane 10,9
00  // 63 x10y56 INMUX plane 12,11
00  // 64 x10y56 SB_BIG plane 1
00  // 65 x10y56 SB_BIG plane 1
00  // 66 x10y56 SB_DRIVE plane 2,1
48  // 67 x10y56 SB_BIG plane 2
12  // 68 x10y56 SB_BIG plane 2
48  // 69 x10y56 SB_BIG plane 3
22  // 70 x10y56 SB_BIG plane 3
00  // 71 x10y56 SB_DRIVE plane 4,3
00  // 72 x10y56 SB_BIG plane 4
00  // 73 x10y56 SB_BIG plane 4
00  // 74 x10y56 SB_BIG plane 5
00  // 75 x10y56 SB_BIG plane 5
00  // 76 x10y56 SB_DRIVE plane 6,5
48  // 77 x10y56 SB_BIG plane 6
12  // 78 x10y56 SB_BIG plane 6
08  // 79 x10y56 SB_BIG plane 7
14  // 80 x10y56 SB_BIG plane 7
00  // 81 x10y56 SB_DRIVE plane 8,7
00  // 82 x10y56 SB_BIG plane 8
00  // 83 x10y56 SB_BIG plane 8
00  // 84 x10y56 SB_BIG plane 9
00  // 85 x10y56 SB_BIG plane 9
00  // 86 x10y56 SB_DRIVE plane 10,9
00  // 87 x10y56 SB_BIG plane 10
00  // 88 x10y56 SB_BIG plane 10
00  // 89 x10y56 SB_BIG plane 11
00  // 90 x10y56 SB_BIG plane 11
00  // 91 x10y56 SB_DRIVE plane 12,11
00  // 92 x10y56 SB_BIG plane 12
00  // 93 x10y56 SB_BIG plane 12
00  // 94 x9y55 SB_SML plane 1
80  // 95 x9y55 SB_SML plane 2,1
2A  // 96 x9y55 SB_SML plane 2
A8  // 97 x9y55 SB_SML plane 3
02  // 98 x9y55 SB_SML plane 4,3
00  // 99 x9y55 SB_SML plane 4
00  // 100 x9y55 SB_SML plane 5
80  // 101 x9y55 SB_SML plane 6,5
2A  // 102 x9y55 SB_SML plane 6
A8  // 103 x9y55 SB_SML plane 7
02  // 104 x9y55 SB_SML plane 8,7
60 // -- CRC low byte
B7 // -- CRC high byte


// Config Latches on x11y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B8A2     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1C // y_sel: 55
E3 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B8AA
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x11y55 CPE[0]
00  //  1 x11y55 CPE[1]
00  //  2 x11y55 CPE[2]
00  //  3 x11y55 CPE[3]
00  //  4 x11y55 CPE[4]
00  //  5 x11y55 CPE[5]
00  //  6 x11y55 CPE[6]
00  //  7 x11y55 CPE[7]
00  //  8 x11y55 CPE[8]
00  //  9 x11y55 CPE[9]
FF  // 10 x11y56 CPE[0]  _a319  C_/C_0_1///    
FF  // 11 x11y56 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x11y56 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x11y56 CPE[3]
00  // 14 x11y56 CPE[4]
08  // 15 x11y56 CPE[5]
12  // 16 x11y56 CPE[6]
00  // 17 x11y56 CPE[7]
CF  // 18 x11y56 CPE[8]
00  // 19 x11y56 CPE[9]
85  // 20 x12y55 CPE[0]  _a79  C_///AND/D
FF  // 21 x12y55 CPE[1]  80'h00_C900_80_0000_0C08_FF85 modified with path inversions
08  // 22 x12y55 CPE[2]  80'h00_F600_80_0000_0C08_FF8A from netlist
0C  // 23 x12y55 CPE[3]      00_3F00_00_0000_0000_000F difference
00  // 24 x12y55 CPE[4]
00  // 25 x12y55 CPE[5]
80  // 26 x12y55 CPE[6]
00  // 27 x12y55 CPE[7]
C9  // 28 x12y55 CPE[8]
F3 // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x5y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B8CD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1D // y_sel: 57
D2 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B8D5
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x5y57 CPE[0]  _a141  C_ORAND/D///    
37  //  1 x5y57 CPE[1]  80'h00_CD00_00_0000_0388_37FF modified with path inversions
88  //  2 x5y57 CPE[2]  80'h00_FE00_00_0000_0388_3DFF from netlist
03  //  3 x5y57 CPE[3]      00_3300_00_0000_0000_0A00 difference
00  //  4 x5y57 CPE[4]
00  //  5 x5y57 CPE[5]
00  //  6 x5y57 CPE[6]
00  //  7 x5y57 CPE[7]
CD  //  8 x5y57 CPE[8]
00  //  9 x5y57 CPE[9]
00  // 10 x5y58 CPE[0]
00  // 11 x5y58 CPE[1]
00  // 12 x5y58 CPE[2]
00  // 13 x5y58 CPE[3]
00  // 14 x5y58 CPE[4]
00  // 15 x5y58 CPE[5]
00  // 16 x5y58 CPE[6]
00  // 17 x5y58 CPE[7]
00  // 18 x5y58 CPE[8]
00  // 19 x5y58 CPE[9]
35  // 20 x6y57 CPE[0]  _a310  C_MX4b////    
00  // 21 x6y57 CPE[1]  80'h00_0018_00_0040_0AF5_0035 modified with path inversions
F5  // 22 x6y57 CPE[2]  80'h00_0018_00_0040_0AF0_003A from netlist
0A  // 23 x6y57 CPE[3]      00_0000_00_0000_0005_000F difference
40  // 24 x6y57 CPE[4]
00  // 25 x6y57 CPE[5]
00  // 26 x6y57 CPE[6]
18  // 27 x6y57 CPE[7]
00  // 28 x6y57 CPE[8]
00  // 29 x6y57 CPE[9]
A3  // 30 x6y58 CPE[0]  _a67  C_MX4b/D///    
00  // 31 x6y58 CPE[1]  80'h00_CD00_00_0040_0AA0_00A3 modified with path inversions
A0  // 32 x6y58 CPE[2]  80'h00_FE00_00_0040_0AA0_00A3 from netlist
0A  // 33 x6y58 CPE[3]      00_3300_00_0000_0000_0000 difference
40  // 34 x6y58 CPE[4]
00  // 35 x6y58 CPE[5]
00  // 36 x6y58 CPE[6]
00  // 37 x6y58 CPE[7]
CD  // 38 x6y58 CPE[8]
3A // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x7y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B902     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1D // y_sel: 57
DA // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B90A
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
2A  //  0 x7y57 CPE[0]  net1 = net2: _a78  C_AND/D//AND/D
45  //  1 x7y57 CPE[1]  80'h00_C900_80_0000_0C88_452A modified with path inversions
88  //  2 x7y57 CPE[2]  80'h00_F600_80_0000_0C88_8A85 from netlist
0C  //  3 x7y57 CPE[3]      00_3F00_00_0000_0000_CFAF difference
00  //  4 x7y57 CPE[4]
00  //  5 x7y57 CPE[5]
80  //  6 x7y57 CPE[6]
00  //  7 x7y57 CPE[7]
C9  //  8 x7y57 CPE[8]
00  //  9 x7y57 CPE[9]
12  // 10 x7y58 CPE[0]  _a68  C_///AND/D
FF  // 11 x7y58 CPE[1]  80'h00_CE00_80_0000_0C08_FF12 modified with path inversions
08  // 12 x7y58 CPE[2]  80'h00_FE00_80_0000_0C08_FF42 from netlist
0C  // 13 x7y58 CPE[3]      00_3000_00_0000_0000_0050 difference
00  // 14 x7y58 CPE[4]
00  // 15 x7y58 CPE[5]
80  // 16 x7y58 CPE[6]
00  // 17 x7y58 CPE[7]
CE  // 18 x7y58 CPE[8]
00  // 19 x7y58 CPE[9]
00  // 20 x8y57 CPE[0]
00  // 21 x8y57 CPE[1]
00  // 22 x8y57 CPE[2]
00  // 23 x8y57 CPE[3]
00  // 24 x8y57 CPE[4]
00  // 25 x8y57 CPE[5]
00  // 26 x8y57 CPE[6]
00  // 27 x8y57 CPE[7]
00  // 28 x8y57 CPE[8]
00  // 29 x8y57 CPE[9]
3C  // 30 x8y58 CPE[0]  _a83  C_MX4b/D///    
00  // 31 x8y58 CPE[1]  80'h00_CA00_00_0040_0A99_003C modified with path inversions
99  // 32 x8y58 CPE[2]  80'h00_FA00_00_0040_0A98_00C3 from netlist
0A  // 33 x8y58 CPE[3]      00_3000_00_0000_0001_00FF difference
40  // 34 x8y58 CPE[4]
00  // 35 x8y58 CPE[5]
00  // 36 x8y58 CPE[6]
00  // 37 x8y58 CPE[7]
CA  // 38 x8y58 CPE[8]
58 // -- CRC low byte
D4 // -- CRC high byte


// Config Latches on x9y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B937     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1D // y_sel: 57
02 // -- CRC low byte
49 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B93F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
FA  //  0 x9y57 CPE[0]  net1 = net2: _a149  C_ADDF2///ADDF2/
5A  //  1 x9y57 CPE[1]  80'h00_0078_00_0020_0C66_5AFA modified with path inversions
66  //  2 x9y57 CPE[2]  80'h00_0078_00_0020_0C66_55F5 from netlist
0C  //  3 x9y57 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  //  4 x9y57 CPE[4]
00  //  5 x9y57 CPE[5]
00  //  6 x9y57 CPE[6]
78  //  7 x9y57 CPE[7]
00  //  8 x9y57 CPE[8]
00  //  9 x9y57 CPE[9]
3F  // 10 x9y58 CPE[0]  net1 = net2: _a151  C_ADDF2///ADDF2/
30  // 11 x9y58 CPE[1]  80'h00_0078_00_0020_0C66_303F modified with path inversions
66  // 12 x9y58 CPE[2]  80'h00_0078_00_0020_0C66_303F from netlist
0C  // 13 x9y58 CPE[3]
20  // 14 x9y58 CPE[4]
00  // 15 x9y58 CPE[5]
00  // 16 x9y58 CPE[6]
78  // 17 x9y58 CPE[7]
00  // 18 x9y58 CPE[8]
00  // 19 x9y58 CPE[9]
FF  // 20 x10y57 CPE[0]  _a364  C_////Bridge
FF  // 21 x10y57 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x10y57 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x10y57 CPE[3]
00  // 24 x10y57 CPE[4]
00  // 25 x10y57 CPE[5]
00  // 26 x10y57 CPE[6]
A1  // 27 x10y57 CPE[7]
00  // 28 x10y57 CPE[8]
00  // 29 x10y57 CPE[9]
FF  // 30 x10y58 CPE[0]  _a348  C_AND////    _a365  C_////Bridge
53  // 31 x10y58 CPE[1]  80'h00_00B9_00_0000_0C88_53FF modified with path inversions
88  // 32 x10y58 CPE[2]  80'h00_00B9_00_0000_0C88_53FF from netlist
0C  // 33 x10y58 CPE[3]
00  // 34 x10y58 CPE[4]
00  // 35 x10y58 CPE[5]
00  // 36 x10y58 CPE[6]
B9  // 37 x10y58 CPE[7]
00  // 38 x10y58 CPE[8]
00  // 39 x10y58 CPE[9]
07  // 40 x9y57 INMUX plane 2,1
00  // 41 x9y57 INMUX plane 4,3
05  // 42 x9y57 INMUX plane 6,5
04  // 43 x9y57 INMUX plane 8,7
04  // 44 x9y57 INMUX plane 10,9
00  // 45 x9y57 INMUX plane 12,11
12  // 46 x9y58 INMUX plane 2,1
39  // 47 x9y58 INMUX plane 4,3
01  // 48 x9y58 INMUX plane 6,5
20  // 49 x9y58 INMUX plane 8,7
09  // 50 x9y58 INMUX plane 10,9
28  // 51 x9y58 INMUX plane 12,11
39  // 52 x10y57 INMUX plane 2,1
00  // 53 x10y57 INMUX plane 4,3
00  // 54 x10y57 INMUX plane 6,5
81  // 55 x10y57 INMUX plane 8,7
21  // 56 x10y57 INMUX plane 10,9
80  // 57 x10y57 INMUX plane 12,11
31  // 58 x10y58 INMUX plane 2,1
03  // 59 x10y58 INMUX plane 4,3
38  // 60 x10y58 INMUX plane 6,5
8E  // 61 x10y58 INMUX plane 8,7
01  // 62 x10y58 INMUX plane 10,9
C0  // 63 x10y58 INMUX plane 12,11
50  // 64 x9y57 SB_BIG plane 1
36  // 65 x9y57 SB_BIG plane 1
00  // 66 x9y57 SB_DRIVE plane 2,1
52  // 67 x9y57 SB_BIG plane 2
26  // 68 x9y57 SB_BIG plane 2
08  // 69 x9y57 SB_BIG plane 3
12  // 70 x9y57 SB_BIG plane 3
00  // 71 x9y57 SB_DRIVE plane 4,3
98  // 72 x9y57 SB_BIG plane 4
28  // 73 x9y57 SB_BIG plane 4
51  // 74 x9y57 SB_BIG plane 5
14  // 75 x9y57 SB_BIG plane 5
01  // 76 x9y57 SB_DRIVE plane 6,5
52  // 77 x9y57 SB_BIG plane 6
28  // 78 x9y57 SB_BIG plane 6
48  // 79 x9y57 SB_BIG plane 7
12  // 80 x9y57 SB_BIG plane 7
00  // 81 x9y57 SB_DRIVE plane 8,7
48  // 82 x9y57 SB_BIG plane 8
14  // 83 x9y57 SB_BIG plane 8
61  // 84 x9y57 SB_BIG plane 9
12  // 85 x9y57 SB_BIG plane 9
00  // 86 x9y57 SB_DRIVE plane 10,9
48  // 87 x9y57 SB_BIG plane 10
12  // 88 x9y57 SB_BIG plane 10
48  // 89 x9y57 SB_BIG plane 11
12  // 90 x9y57 SB_BIG plane 11
00  // 91 x9y57 SB_DRIVE plane 12,11
48  // 92 x9y57 SB_BIG plane 12
12  // 93 x9y57 SB_BIG plane 12
A8  // 94 x10y58 SB_SML plane 1
82  // 95 x10y58 SB_SML plane 2,1
2A  // 96 x10y58 SB_SML plane 2
CB  // 97 x10y58 SB_SML plane 3
66  // 98 x10y58 SB_SML plane 4,3
43  // 99 x10y58 SB_SML plane 4
B1  // 100 x10y58 SB_SML plane 5
82  // 101 x10y58 SB_SML plane 6,5
2A  // 102 x10y58 SB_SML plane 6
A8  // 103 x10y58 SB_SML plane 7
82  // 104 x10y58 SB_SML plane 8,7
2A  // 105 x10y58 SB_SML plane 8
B1  // 106 x10y58 SB_SML plane 9
12  // 107 x10y58 SB_SML plane 10,9
2B  // 108 x10y58 SB_SML plane 10
A8  // 109 x10y58 SB_SML plane 11
82  // 110 x10y58 SB_SML plane 12,11
22  // 111 x10y58 SB_SML plane 12
BB // -- CRC low byte
FB // -- CRC high byte


// Config Latches on x11y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B9B5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1D // y_sel: 57
6A // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B9BD
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
0A  //  0 x11y57 CPE[0]  net1 = net2: _a207  C_ADDF2///ADDF2/
5A  //  1 x11y57 CPE[1]  80'h00_0078_00_0020_0C66_5A0A modified with path inversions
66  //  2 x11y57 CPE[2]  80'h00_0078_00_0020_0C66_AA0A from netlist
0C  //  3 x11y57 CPE[3]      00_0000_00_0000_0000_F000 difference
20  //  4 x11y57 CPE[4]
00  //  5 x11y57 CPE[5]
00  //  6 x11y57 CPE[6]
78  //  7 x11y57 CPE[7]
00  //  8 x11y57 CPE[8]
00  //  9 x11y57 CPE[9]
C0  // 10 x11y58 CPE[0]  net1 = net2: _a209  C_ADDF2///ADDF2/
C0  // 11 x11y58 CPE[1]  80'h00_0078_00_0020_0C66_C0C0 modified with path inversions
66  // 12 x11y58 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  // 13 x11y58 CPE[3]
20  // 14 x11y58 CPE[4]
00  // 15 x11y58 CPE[5]
00  // 16 x11y58 CPE[6]
78  // 17 x11y58 CPE[7]
00  // 18 x11y58 CPE[8]
00  // 19 x11y58 CPE[9]
8C  // 20 x12y57 CPE[0]  net1 = net2: _a76  C_AND/D//AND/D
1C  // 21 x12y57 CPE[1]  80'h00_C500_80_0000_0C88_1C8C modified with path inversions
88  // 22 x12y57 CPE[2]  80'h00_F600_80_0000_0C88_8C8C from netlist
0C  // 23 x12y57 CPE[3]      00_3300_00_0000_0000_9000 difference
00  // 24 x12y57 CPE[4]
00  // 25 x12y57 CPE[5]
80  // 26 x12y57 CPE[6]
00  // 27 x12y57 CPE[7]
C5  // 28 x12y57 CPE[8]
00  // 29 x12y57 CPE[9]
13  // 30 x12y58 CPE[0]  net1 = net2: _a72  C_AND/D//AND/D
8C  // 31 x12y58 CPE[1]  80'h00_C500_80_0000_0C88_8C13 modified with path inversions
88  // 32 x12y58 CPE[2]  80'h00_F600_80_0000_0C88_8C8C from netlist
0C  // 33 x12y58 CPE[3]      00_3300_00_0000_0000_009F difference
00  // 34 x12y58 CPE[4]
00  // 35 x12y58 CPE[5]
80  // 36 x12y58 CPE[6]
00  // 37 x12y58 CPE[7]
C5  // 38 x12y58 CPE[8]
3E // -- CRC low byte
2F // -- CRC high byte


// Config Latches on x13y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 B9EA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1D // y_sel: 57
B2 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 B9F2
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
FF  //  0 x13y57 CPE[0]  _a296  C_AND/D///    
AF  //  1 x13y57 CPE[1]  80'h00_C900_00_0000_0C88_AFFF modified with path inversions
88  //  2 x13y57 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  //  3 x13y57 CPE[3]      00_3300_00_0000_0000_0000 difference
00  //  4 x13y57 CPE[4]
00  //  5 x13y57 CPE[5]
00  //  6 x13y57 CPE[6]
00  //  7 x13y57 CPE[7]
C9  //  8 x13y57 CPE[8]
00  //  9 x13y57 CPE[9]
5F  // 10 x13y58 CPE[0]  _a345  C_XOR////    _a297  C_///AND/D
35  // 11 x13y58 CPE[1]  80'h00_C518_80_0000_0C68_355F modified with path inversions
68  // 12 x13y58 CPE[2]  80'h00_FA18_80_0000_0C68_CAAF from netlist
0C  // 13 x13y58 CPE[3]      00_3F00_00_0000_0000_FFF0 difference
00  // 14 x13y58 CPE[4]
00  // 15 x13y58 CPE[5]
80  // 16 x13y58 CPE[6]
18  // 17 x13y58 CPE[7]
C5  // 18 x13y58 CPE[8]
1A // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x15y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA0B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1D // y_sel: 57
7A // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA13
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x15y57 CPE[0]
00  //  1 x15y57 CPE[1]
00  //  2 x15y57 CPE[2]
00  //  3 x15y57 CPE[3]
00  //  4 x15y57 CPE[4]
00  //  5 x15y57 CPE[5]
00  //  6 x15y57 CPE[6]
00  //  7 x15y57 CPE[7]
00  //  8 x15y57 CPE[8]
00  //  9 x15y57 CPE[9]
25  // 10 x15y58 CPE[0]  net1 = net2: _a77  C_AND/D//AND/D
45  // 11 x15y58 CPE[1]  80'h00_CA00_80_0000_0C88_4525 modified with path inversions
88  // 12 x15y58 CPE[2]  80'h00_F600_80_0000_0C88_8A8A from netlist
0C  // 13 x15y58 CPE[3]      00_3C00_00_0000_0000_CFAF difference
00  // 14 x15y58 CPE[4]
00  // 15 x15y58 CPE[5]
80  // 16 x15y58 CPE[6]
00  // 17 x15y58 CPE[7]
CA  // 18 x15y58 CPE[8]
00  // 19 x15y58 CPE[9]
5F  // 20 x16y57 CPE[0]  _a231  C_///AND/D
FF  // 21 x16y57 CPE[1]  80'h00_F900_80_0000_0C08_FF5F modified with path inversions
08  // 22 x16y57 CPE[2]  80'h00_FA00_80_0000_0C08_FFAF from netlist
0C  // 23 x16y57 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x16y57 CPE[4]
00  // 25 x16y57 CPE[5]
80  // 26 x16y57 CPE[6]
00  // 27 x16y57 CPE[7]
F9  // 28 x16y57 CPE[8]
00  // 29 x16y57 CPE[9]
FF  // 30 x16y58 CPE[0]  _a222  C_AND/D///    
CF  // 31 x16y58 CPE[1]  80'h00_FE00_00_0000_0C88_CFFF modified with path inversions
88  // 32 x16y58 CPE[2]  80'h00_FE00_00_0000_0C88_CFFF from netlist
0C  // 33 x16y58 CPE[3]
00  // 34 x16y58 CPE[4]
00  // 35 x16y58 CPE[5]
00  // 36 x16y58 CPE[6]
00  // 37 x16y58 CPE[7]
FE  // 38 x16y58 CPE[8]
59 // -- CRC low byte
60 // -- CRC high byte


// Config Latches on x17y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BA40     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1D // y_sel: 57
A2 // -- CRC low byte
E0 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BA48
69 // Length: 105
5A // -- CRC low byte
C6 // -- CRC high byte
38  //  0 x17y57 CPE[0]  _a95  C_///AND/
FF  //  1 x17y57 CPE[1]  80'h00_0060_00_0000_0C08_FF38 modified with path inversions
08  //  2 x17y57 CPE[2]  80'h00_0060_00_0000_0C08_FFC1 from netlist
0C  //  3 x17y57 CPE[3]      00_0000_00_0000_0000_00F9 difference
00  //  4 x17y57 CPE[4]
00  //  5 x17y57 CPE[5]
00  //  6 x17y57 CPE[6]
60  //  7 x17y57 CPE[7]
00  //  8 x17y57 CPE[8]
00  //  9 x17y57 CPE[9]
00  // 10 x17y58 CPE[0]
00  // 11 x17y58 CPE[1]
00  // 12 x17y58 CPE[2]
00  // 13 x17y58 CPE[3]
00  // 14 x17y58 CPE[4]
00  // 15 x17y58 CPE[5]
00  // 16 x17y58 CPE[6]
00  // 17 x17y58 CPE[7]
00  // 18 x17y58 CPE[8]
00  // 19 x17y58 CPE[9]
FF  // 20 x18y57 CPE[0]  _a369  C_////Bridge
FF  // 21 x18y57 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x18y57 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x18y57 CPE[3]
00  // 24 x18y57 CPE[4]
00  // 25 x18y57 CPE[5]
00  // 26 x18y57 CPE[6]
A1  // 27 x18y57 CPE[7]
00  // 28 x18y57 CPE[8]
00  // 29 x18y57 CPE[9]
00  // 30 x18y58 CPE[0]
00  // 31 x18y58 CPE[1]
00  // 32 x18y58 CPE[2]
00  // 33 x18y58 CPE[3]
00  // 34 x18y58 CPE[4]
00  // 35 x18y58 CPE[5]
00  // 36 x18y58 CPE[6]
00  // 37 x18y58 CPE[7]
00  // 38 x18y58 CPE[8]
00  // 39 x18y58 CPE[9]
2D  // 40 x17y57 INMUX plane 2,1
28  // 41 x17y57 INMUX plane 4,3
08  // 42 x17y57 INMUX plane 6,5
00  // 43 x17y57 INMUX plane 8,7
01  // 44 x17y57 INMUX plane 10,9
00  // 45 x17y57 INMUX plane 12,11
08  // 46 x17y58 INMUX plane 2,1
00  // 47 x17y58 INMUX plane 4,3
00  // 48 x17y58 INMUX plane 6,5
00  // 49 x17y58 INMUX plane 8,7
00  // 50 x17y58 INMUX plane 10,9
00  // 51 x17y58 INMUX plane 12,11
30  // 52 x18y57 INMUX plane 2,1
00  // 53 x18y57 INMUX plane 4,3
68  // 54 x18y57 INMUX plane 6,5
00  // 55 x18y57 INMUX plane 8,7
40  // 56 x18y57 INMUX plane 10,9
00  // 57 x18y57 INMUX plane 12,11
2D  // 58 x18y58 INMUX plane 2,1
18  // 59 x18y58 INMUX plane 4,3
40  // 60 x18y58 INMUX plane 6,5
00  // 61 x18y58 INMUX plane 8,7
40  // 62 x18y58 INMUX plane 10,9
01  // 63 x18y58 INMUX plane 12,11
48  // 64 x17y57 SB_BIG plane 1
12  // 65 x17y57 SB_BIG plane 1
00  // 66 x17y57 SB_DRIVE plane 2,1
00  // 67 x17y57 SB_BIG plane 2
00  // 68 x17y57 SB_BIG plane 2
08  // 69 x17y57 SB_BIG plane 3
12  // 70 x17y57 SB_BIG plane 3
40  // 71 x17y57 SB_DRIVE plane 4,3
06  // 72 x17y57 SB_BIG plane 4
02  // 73 x17y57 SB_BIG plane 4
48  // 74 x17y57 SB_BIG plane 5
12  // 75 x17y57 SB_BIG plane 5
40  // 76 x17y57 SB_DRIVE plane 6,5
50  // 77 x17y57 SB_BIG plane 6
02  // 78 x17y57 SB_BIG plane 6
48  // 79 x17y57 SB_BIG plane 7
12  // 80 x17y57 SB_BIG plane 7
00  // 81 x17y57 SB_DRIVE plane 8,7
00  // 82 x17y57 SB_BIG plane 8
00  // 83 x17y57 SB_BIG plane 8
00  // 84 x17y57 SB_BIG plane 9
00  // 85 x17y57 SB_BIG plane 9
00  // 86 x17y57 SB_DRIVE plane 10,9
00  // 87 x17y57 SB_BIG plane 10
00  // 88 x17y57 SB_BIG plane 10
00  // 89 x17y57 SB_BIG plane 11
00  // 90 x17y57 SB_BIG plane 11
00  // 91 x17y57 SB_DRIVE plane 12,11
03  // 92 x17y57 SB_BIG plane 12
22  // 93 x17y57 SB_BIG plane 12
A8  // 94 x18y58 SB_SML plane 1
02  // 95 x18y58 SB_SML plane 2,1
00  // 96 x18y58 SB_SML plane 2
A8  // 97 x18y58 SB_SML plane 3
02  // 98 x18y58 SB_SML plane 4,3
00  // 99 x18y58 SB_SML plane 4
88  // 100 x18y58 SB_SML plane 5
02  // 101 x18y58 SB_SML plane 6,5
00  // 102 x18y58 SB_SML plane 6
A8  // 103 x18y58 SB_SML plane 7
02  // 104 x18y58 SB_SML plane 8,7
0F // -- CRC low byte
9E // -- CRC high byte


// Config Latches on x3y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BAB7     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1E // y_sel: 59
91 // -- CRC low byte
36 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BABF
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
35  //  0 x3y59 CPE[0]  _a311  C_MX4b////    
00  //  1 x3y59 CPE[1]  80'h00_0018_00_0040_0AF1_0035 modified with path inversions
F1  //  2 x3y59 CPE[2]  80'h00_0018_00_0040_0AF0_0035 from netlist
0A  //  3 x3y59 CPE[3]      00_0000_00_0000_0001_0000 difference
40  //  4 x3y59 CPE[4]
00  //  5 x3y59 CPE[5]
00  //  6 x3y59 CPE[6]
18  //  7 x3y59 CPE[7]
00  //  8 x3y59 CPE[8]
00  //  9 x3y59 CPE[9]
00  // 10 x3y60 CPE[0]
00  // 11 x3y60 CPE[1]
00  // 12 x3y60 CPE[2]
00  // 13 x3y60 CPE[3]
00  // 14 x3y60 CPE[4]
00  // 15 x3y60 CPE[5]
00  // 16 x3y60 CPE[6]
00  // 17 x3y60 CPE[7]
00  // 18 x3y60 CPE[8]
00  // 19 x3y60 CPE[9]
15  // 20 x4y59 CPE[0]  _a351  C_AND////    
1F  // 21 x4y59 CPE[1]  80'h00_0018_00_0000_0888_1F15 modified with path inversions
88  // 22 x4y59 CPE[2]  80'h00_0018_00_0000_0888_8F85 from netlist
08  // 23 x4y59 CPE[3]      00_0000_00_0000_0000_9090 difference
00  // 24 x4y59 CPE[4]
00  // 25 x4y59 CPE[5]
00  // 26 x4y59 CPE[6]
18  // 27 x4y59 CPE[7]
00  // 28 x4y59 CPE[8]
00  // 29 x4y59 CPE[9]
00  // 30 x4y60 CPE[0]
00  // 31 x4y60 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x4y60 CPE[2]
00  // 33 x4y60 CPE[3]
00  // 34 x4y60 CPE[4]
60  // 35 x4y60 CPE[5]
3F  // 36 x4y60 CPE[6]
00  // 37 x4y60 CPE[7]
00  // 38 x4y60 CPE[8]
00  // 39 x4y60 CPE[9]
1A  // 40 x3y59 INMUX plane 2,1
28  // 41 x3y59 INMUX plane 4,3
35  // 42 x3y59 INMUX plane 6,5
3F  // 43 x3y59 INMUX plane 8,7
00  // 44 x3y59 INMUX plane 10,9
2D  // 45 x3y59 INMUX plane 12,11
10  // 46 x3y60 INMUX plane 2,1
00  // 47 x3y60 INMUX plane 4,3
00  // 48 x3y60 INMUX plane 6,5
00  // 49 x3y60 INMUX plane 8,7
11  // 50 x3y60 INMUX plane 10,9
00  // 51 x3y60 INMUX plane 12,11
06  // 52 x4y59 INMUX plane 2,1
25  // 53 x4y59 INMUX plane 4,3
05  // 54 x4y59 INMUX plane 6,5
7F  // 55 x4y59 INMUX plane 8,7
00  // 56 x4y59 INMUX plane 10,9
55  // 57 x4y59 INMUX plane 12,11
00  // 58 x4y60 INMUX plane 2,1
10  // 59 x4y60 INMUX plane 4,3
03  // 60 x4y60 INMUX plane 6,5
40  // 61 x4y60 INMUX plane 8,7
01  // 62 x4y60 INMUX plane 10,9
6B  // 63 x4y60 INMUX plane 12,11
48  // 64 x3y59 SB_BIG plane 1
12  // 65 x3y59 SB_BIG plane 1
00  // 66 x3y59 SB_DRIVE plane 2,1
00  // 67 x3y59 SB_BIG plane 2
00  // 68 x3y59 SB_BIG plane 2
48  // 69 x3y59 SB_BIG plane 3
12  // 70 x3y59 SB_BIG plane 3
00  // 71 x3y59 SB_DRIVE plane 4,3
00  // 72 x3y59 SB_BIG plane 4
00  // 73 x3y59 SB_BIG plane 4
48  // 74 x3y59 SB_BIG plane 5
12  // 75 x3y59 SB_BIG plane 5
00  // 76 x3y59 SB_DRIVE plane 6,5
00  // 77 x3y59 SB_BIG plane 6
00  // 78 x3y59 SB_BIG plane 6
41  // 79 x3y59 SB_BIG plane 7
12  // 80 x3y59 SB_BIG plane 7
00  // 81 x3y59 SB_DRIVE plane 8,7
00  // 82 x3y59 SB_BIG plane 8
00  // 83 x3y59 SB_BIG plane 8
00  // 84 x3y59 SB_BIG plane 9
00  // 85 x3y59 SB_BIG plane 9
00  // 86 x3y59 SB_DRIVE plane 10,9
00  // 87 x3y59 SB_BIG plane 10
00  // 88 x3y59 SB_BIG plane 10
00  // 89 x3y59 SB_BIG plane 11
00  // 90 x3y59 SB_BIG plane 11
00  // 91 x3y59 SB_DRIVE plane 12,11
00  // 92 x3y59 SB_BIG plane 12
00  // 93 x3y59 SB_BIG plane 12
A1  // 94 x4y60 SB_SML plane 1
02  // 95 x4y60 SB_SML plane 2,1
10  // 96 x4y60 SB_SML plane 2
A8  // 97 x4y60 SB_SML plane 3
02  // 98 x4y60 SB_SML plane 4,3
00  // 99 x4y60 SB_SML plane 4
A8  // 100 x4y60 SB_SML plane 5
02  // 101 x4y60 SB_SML plane 6,5
00  // 102 x4y60 SB_SML plane 6
A8  // 103 x4y60 SB_SML plane 7
02  // 104 x4y60 SB_SML plane 8,7
00  // 105 x4y60 SB_SML plane 8
11  // 106 x4y60 SB_SML plane 9
00  // 107 x4y60 SB_SML plane 10,9
10  // 108 x4y60 SB_SML plane 10
B1 // -- CRC low byte
AD // -- CRC high byte


// Config Latches on x5y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BB32     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1E // y_sel: 59
49 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BB3A
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
3C  //  0 x5y59 CPE[0]  _a140  C_MX4b////    
00  //  1 x5y59 CPE[1]  80'h00_0018_00_0040_0AD8_003C modified with path inversions
D8  //  2 x5y59 CPE[2]  80'h00_0018_00_0040_0AD0_003C from netlist
0A  //  3 x5y59 CPE[3]      00_0000_00_0000_0008_0000 difference
40  //  4 x5y59 CPE[4]
00  //  5 x5y59 CPE[5]
00  //  6 x5y59 CPE[6]
18  //  7 x5y59 CPE[7]
00  //  8 x5y59 CPE[8]
00  //  9 x5y59 CPE[9]
D5  // 10 x5y60 CPE[0]  _a200  C_/C_0_1///    _a342  C_///OR/
FF  // 11 x5y60 CPE[1]  80'h00_CF60_12_0800_0C0E_FFD5 modified with path inversions
0E  // 12 x5y60 CPE[2]  80'h00_CF60_12_0800_0C0E_FF75 from netlist
0C  // 13 x5y60 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 14 x5y60 CPE[4]
08  // 15 x5y60 CPE[5]
12  // 16 x5y60 CPE[6]
60  // 17 x5y60 CPE[7]
CF  // 18 x5y60 CPE[8]
00  // 19 x5y60 CPE[9]
00  // 20 x6y59 CPE[0]
00  // 21 x6y59 CPE[1]
00  // 22 x6y59 CPE[2]
00  // 23 x6y59 CPE[3]
00  // 24 x6y59 CPE[4]
00  // 25 x6y59 CPE[5]
00  // 26 x6y59 CPE[6]
00  // 27 x6y59 CPE[7]
00  // 28 x6y59 CPE[8]
00  // 29 x6y59 CPE[9]
5F  // 30 x6y60 CPE[0]  _a66  C_AND////    _a295  C_///AND/D
12  // 31 x6y60 CPE[1]  80'h00_C518_80_0000_0C88_125F modified with path inversions
88  // 32 x6y60 CPE[2]  80'h00_FA18_80_0000_0C88_21AF from netlist
0C  // 33 x6y60 CPE[3]      00_3F00_00_0000_0000_33F0 difference
00  // 34 x6y60 CPE[4]
00  // 35 x6y60 CPE[5]
80  // 36 x6y60 CPE[6]
18  // 37 x6y60 CPE[7]
C5  // 38 x6y60 CPE[8]
25 // -- CRC low byte
96 // -- CRC high byte


// Config Latches on x7y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BB67     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1E // y_sel: 59
41 // -- CRC low byte
62 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BB6F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x7y59 CPE[0]  _a82  C_MX4a////    _a362  C_////Bridge
35  //  1 x7y59 CPE[1]  80'h00_00BA_00_0040_0C18_3500 modified with path inversions
18  //  2 x7y59 CPE[2]  80'h00_00BA_00_0040_0C18_CA00 from netlist
0C  //  3 x7y59 CPE[3]      00_0000_00_0000_0000_FF00 difference
40  //  4 x7y59 CPE[4]
00  //  5 x7y59 CPE[5]
00  //  6 x7y59 CPE[6]
BA  //  7 x7y59 CPE[7]
00  //  8 x7y59 CPE[8]
00  //  9 x7y59 CPE[9]
FF  // 10 x7y60 CPE[0]  _a361  C_////Bridge
FF  // 11 x7y60 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 12 x7y60 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 13 x7y60 CPE[3]
00  // 14 x7y60 CPE[4]
00  // 15 x7y60 CPE[5]
00  // 16 x7y60 CPE[6]
A3  // 17 x7y60 CPE[7]
00  // 18 x7y60 CPE[8]
00  // 19 x7y60 CPE[9]
FF  // 20 x8y59 CPE[0]  _a75  C_ORAND/D///    
DA  // 21 x8y59 CPE[1]  80'h00_FE00_00_0000_0388_DAFF modified with path inversions
88  // 22 x8y59 CPE[2]  80'h00_FE00_00_0000_0388_D5FF from netlist
03  // 23 x8y59 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x8y59 CPE[4]
00  // 25 x8y59 CPE[5]
00  // 26 x8y59 CPE[6]
00  // 27 x8y59 CPE[7]
FE  // 28 x8y59 CPE[8]
00  // 29 x8y59 CPE[9]
A2  // 30 x8y60 CPE[0]  _a174  C_/C_0_1///    _a86  C_///AND/
FF  // 31 x8y60 CPE[1]  80'h00_3F60_12_0800_0C08_FFA2 modified with path inversions
08  // 32 x8y60 CPE[2]  80'h00_3F60_12_0800_0C08_FF51 from netlist
0C  // 33 x8y60 CPE[3]      00_0000_00_0000_0000_00F3 difference
00  // 34 x8y60 CPE[4]
08  // 35 x8y60 CPE[5]
12  // 36 x8y60 CPE[6]
60  // 37 x8y60 CPE[7]
3F  // 38 x8y60 CPE[8]
00  // 39 x8y60 CPE[9]
05  // 40 x7y59 INMUX plane 2,1
38  // 41 x7y59 INMUX plane 4,3
06  // 42 x7y59 INMUX plane 6,5
08  // 43 x7y59 INMUX plane 8,7
00  // 44 x7y59 INMUX plane 10,9
21  // 45 x7y59 INMUX plane 12,11
02  // 46 x7y60 INMUX plane 2,1
10  // 47 x7y60 INMUX plane 4,3
00  // 48 x7y60 INMUX plane 6,5
00  // 49 x7y60 INMUX plane 8,7
10  // 50 x7y60 INMUX plane 10,9
00  // 51 x7y60 INMUX plane 12,11
10  // 52 x8y59 INMUX plane 2,1
00  // 53 x8y59 INMUX plane 4,3
05  // 54 x8y59 INMUX plane 6,5
C8  // 55 x8y59 INMUX plane 8,7
90  // 56 x8y59 INMUX plane 10,9
44  // 57 x8y59 INMUX plane 12,11
39  // 58 x8y60 INMUX plane 2,1
05  // 59 x8y60 INMUX plane 4,3
80  // 60 x8y60 INMUX plane 6,5
50  // 61 x8y60 INMUX plane 8,7
08  // 62 x8y60 INMUX plane 10,9
50  // 63 x8y60 INMUX plane 12,11
88  // 64 x7y59 SB_BIG plane 1
10  // 65 x7y59 SB_BIG plane 1
00  // 66 x7y59 SB_DRIVE plane 2,1
48  // 67 x7y59 SB_BIG plane 2
16  // 68 x7y59 SB_BIG plane 2
48  // 69 x7y59 SB_BIG plane 3
16  // 70 x7y59 SB_BIG plane 3
00  // 71 x7y59 SB_DRIVE plane 4,3
48  // 72 x7y59 SB_BIG plane 4
12  // 73 x7y59 SB_BIG plane 4
51  // 74 x7y59 SB_BIG plane 5
12  // 75 x7y59 SB_BIG plane 5
00  // 76 x7y59 SB_DRIVE plane 6,5
88  // 77 x7y59 SB_BIG plane 6
12  // 78 x7y59 SB_BIG plane 6
02  // 79 x7y59 SB_BIG plane 7
12  // 80 x7y59 SB_BIG plane 7
00  // 81 x7y59 SB_DRIVE plane 8,7
48  // 82 x7y59 SB_BIG plane 8
14  // 83 x7y59 SB_BIG plane 8
A2  // 84 x7y59 SB_BIG plane 9
20  // 85 x7y59 SB_BIG plane 9
00  // 86 x7y59 SB_DRIVE plane 10,9
02  // 87 x7y59 SB_BIG plane 10
12  // 88 x7y59 SB_BIG plane 10
90  // 89 x7y59 SB_BIG plane 11
24  // 90 x7y59 SB_BIG plane 11
00  // 91 x7y59 SB_DRIVE plane 12,11
C8  // 92 x7y59 SB_BIG plane 12
12  // 93 x7y59 SB_BIG plane 12
A8  // 94 x8y60 SB_SML plane 1
82  // 95 x8y60 SB_SML plane 2,1
28  // 96 x8y60 SB_SML plane 2
A8  // 97 x8y60 SB_SML plane 3
82  // 98 x8y60 SB_SML plane 4,3
32  // 99 x8y60 SB_SML plane 4
A1  // 100 x8y60 SB_SML plane 5
22  // 101 x8y60 SB_SML plane 6,5
3D  // 102 x8y60 SB_SML plane 6
A8  // 103 x8y60 SB_SML plane 7
82  // 104 x8y60 SB_SML plane 8,7
2A  // 105 x8y60 SB_SML plane 8
B9  // 106 x8y60 SB_SML plane 9
82  // 107 x8y60 SB_SML plane 10,9
2C  // 108 x8y60 SB_SML plane 10
C8  // 109 x8y60 SB_SML plane 11
80  // 110 x8y60 SB_SML plane 12,11
2A  // 111 x8y60 SB_SML plane 12
3A // -- CRC low byte
9D // -- CRC high byte


// Config Latches on x9y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BBE5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1E // y_sel: 59
99 // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BBED
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F3  //  0 x9y59 CPE[0]  net1 = net2: _a153  C_ADDF2///ADDF2/
0C  //  1 x9y59 CPE[1]  80'h00_0078_00_0020_0C66_0CF3 modified with path inversions
66  //  2 x9y59 CPE[2]  80'h00_0078_00_0020_0C66_03F3 from netlist
0C  //  3 x9y59 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  //  4 x9y59 CPE[4]
00  //  5 x9y59 CPE[5]
00  //  6 x9y59 CPE[6]
78  //  7 x9y59 CPE[7]
00  //  8 x9y59 CPE[8]
00  //  9 x9y59 CPE[9]
50  // 10 x9y60 CPE[0]  net1 = net2: _a155  C_ADDF2///ADDF2/
A0  // 11 x9y60 CPE[1]  80'h00_0078_00_0020_0C66_A050 modified with path inversions
66  // 12 x9y60 CPE[2]  80'h00_0078_00_0020_0C66_5050 from netlist
0C  // 13 x9y60 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 14 x9y60 CPE[4]
00  // 15 x9y60 CPE[5]
00  // 16 x9y60 CPE[6]
78  // 17 x9y60 CPE[7]
00  // 18 x9y60 CPE[8]
00  // 19 x9y60 CPE[9]
18  // 20 x10y59 CPE[0]  _a294  C_AND/D///    _a65  C_///AND/
F3  // 21 x10y59 CPE[1]  80'h00_C560_00_0000_0C88_F318 modified with path inversions
88  // 22 x10y59 CPE[2]  80'h00_FA60_00_0000_0C88_FC42 from netlist
0C  // 23 x10y59 CPE[3]      00_3F00_00_0000_0000_0F5A difference
00  // 24 x10y59 CPE[4]
00  // 25 x10y59 CPE[5]
00  // 26 x10y59 CPE[6]
60  // 27 x10y59 CPE[7]
C5  // 28 x10y59 CPE[8]
00  // 29 x10y59 CPE[9]
F1  // 30 x10y60 CPE[0]  _a139  C_AND////    _a62  C_///AND/D
41  // 31 x10y60 CPE[1]  80'h00_CA18_80_0000_0C88_41F1 modified with path inversions
88  // 32 x10y60 CPE[2]  80'h00_FA18_80_0000_0C88_88F8 from netlist
0C  // 33 x10y60 CPE[3]      00_3000_00_0000_0000_C909 difference
00  // 34 x10y60 CPE[4]
00  // 35 x10y60 CPE[5]
80  // 36 x10y60 CPE[6]
18  // 37 x10y60 CPE[7]
CA  // 38 x10y60 CPE[8]
6E // -- CRC low byte
92 // -- CRC high byte


// Config Latches on x11y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC1A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1E // y_sel: 59
F1 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC22
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
03  //  0 x11y59 CPE[0]  net1 = net2: _a211  C_ADDF2///ADDF2/
03  //  1 x11y59 CPE[1]  80'h00_0078_00_0020_0C66_0303 modified with path inversions
66  //  2 x11y59 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  //  3 x11y59 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  //  4 x11y59 CPE[4]
00  //  5 x11y59 CPE[5]
00  //  6 x11y59 CPE[6]
78  //  7 x11y59 CPE[7]
00  //  8 x11y59 CPE[8]
00  //  9 x11y59 CPE[9]
A0  // 10 x11y60 CPE[0]  net1 = net2: _a213  C_ADDF2///ADDF2/
A0  // 11 x11y60 CPE[1]  80'h00_0078_00_0020_0C66_A0A0 modified with path inversions
66  // 12 x11y60 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 13 x11y60 CPE[3]
20  // 14 x11y60 CPE[4]
00  // 15 x11y60 CPE[5]
00  // 16 x11y60 CPE[6]
78  // 17 x11y60 CPE[7]
00  // 18 x11y60 CPE[8]
00  // 19 x11y60 CPE[9]
3F  // 20 x12y59 CPE[0]  _a14  C_AND////    _a221  C_///AND/D
44  // 21 x12y59 CPE[1]  80'h00_FD18_80_0000_0C88_443F modified with path inversions
88  // 22 x12y59 CPE[2]  80'h00_FE18_80_0000_0C88_88CF from netlist
0C  // 23 x12y59 CPE[3]      00_0300_00_0000_0000_CCF0 difference
00  // 24 x12y59 CPE[4]
00  // 25 x12y59 CPE[5]
80  // 26 x12y59 CPE[6]
18  // 27 x12y59 CPE[7]
FD  // 28 x12y59 CPE[8]
00  // 29 x12y59 CPE[9]
1A  // 30 x12y60 CPE[0]  net1 = net2: _a74  C_AND/D//AND/D
8A  // 31 x12y60 CPE[1]  80'h00_CA00_80_0000_0C88_8A1A modified with path inversions
88  // 32 x12y60 CPE[2]  80'h00_F600_80_0000_0C88_8A8A from netlist
0C  // 33 x12y60 CPE[3]      00_3C00_00_0000_0000_0090 difference
00  // 34 x12y60 CPE[4]
00  // 35 x12y60 CPE[5]
80  // 36 x12y60 CPE[6]
00  // 37 x12y60 CPE[7]
CA  // 38 x12y60 CPE[8]
30 // -- CRC low byte
79 // -- CRC high byte


// Config Latches on x13y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC4F     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1E // y_sel: 59
29 // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC57
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
83  //  0 x13y59 CPE[0]  _a73  C_///AND/D
FF  //  1 x13y59 CPE[1]  80'h00_C900_80_0000_0C08_FF83 modified with path inversions
08  //  2 x13y59 CPE[2]  80'h00_F600_80_0000_0C08_FF8C from netlist
0C  //  3 x13y59 CPE[3]      00_3F00_00_0000_0000_000F difference
00  //  4 x13y59 CPE[4]
00  //  5 x13y59 CPE[5]
80  //  6 x13y59 CPE[6]
00  //  7 x13y59 CPE[7]
C9  //  8 x13y59 CPE[8]
00  //  9 x13y59 CPE[9]
24  // 10 x13y60 CPE[0]  _a10  C_AND////    
13  // 11 x13y60 CPE[1]  80'h00_0018_00_0000_0888_1324 modified with path inversions
88  // 12 x13y60 CPE[2]  80'h00_0018_00_0000_0888_1328 from netlist
08  // 13 x13y60 CPE[3]      00_0000_00_0000_0000_000C difference
00  // 14 x13y60 CPE[4]
00  // 15 x13y60 CPE[5]
00  // 16 x13y60 CPE[6]
18  // 17 x13y60 CPE[7]
00  // 18 x13y60 CPE[8]
00  // 19 x13y60 CPE[9]
AF  // 20 x14y59 CPE[0]  _a230  C_AND/D///    _a229  C_///AND/D
3F  // 21 x14y59 CPE[1]  80'h00_F600_80_0000_0C88_3FAF modified with path inversions
88  // 22 x14y59 CPE[2]  80'h00_FA00_80_0000_0C88_CFAF from netlist
0C  // 23 x14y59 CPE[3]      00_0C00_00_0000_0000_F000 difference
00  // 24 x14y59 CPE[4]
00  // 25 x14y59 CPE[5]
80  // 26 x14y59 CPE[6]
00  // 27 x14y59 CPE[7]
F6  // 28 x14y59 CPE[8]
00  // 29 x14y59 CPE[9]
88  // 30 x14y60 CPE[0]  _a97  C_///AND/
FF  // 31 x14y60 CPE[1]  80'h00_0060_00_0000_0C08_FF88 modified with path inversions
08  // 32 x14y60 CPE[2]  80'h00_0060_00_0000_0C08_FF21 from netlist
0C  // 33 x14y60 CPE[3]      00_0000_00_0000_0000_00A9 difference
00  // 34 x14y60 CPE[4]
00  // 35 x14y60 CPE[5]
00  // 36 x14y60 CPE[6]
60  // 37 x14y60 CPE[7]
29 // -- CRC low byte
8D // -- CRC high byte


// Config Latches on x15y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BC83     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1E // y_sel: 59
E1 // -- CRC low byte
CB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BC8B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
C1  //  0 x15y59 CPE[0]  _a196  C_/C_0_1///    _a91  C_///AND/
FF  //  1 x15y59 CPE[1]  80'h00_CF60_12_0800_0C08_FFC1 modified with path inversions
08  //  2 x15y59 CPE[2]  80'h00_CF60_12_0800_0C08_FFC4 from netlist
0C  //  3 x15y59 CPE[3]      00_0000_00_0000_0000_0005 difference
00  //  4 x15y59 CPE[4]
08  //  5 x15y59 CPE[5]
12  //  6 x15y59 CPE[6]
60  //  7 x15y59 CPE[7]
CF  //  8 x15y59 CPE[8]
00  //  9 x15y59 CPE[9]
C0  // 10 x15y60 CPE[0]  net1 = net2: _a194  C_ADDF2///ADDF2/
C5  // 11 x15y60 CPE[1]  80'h00_0078_00_0020_0C66_C5C0 modified with path inversions
66  // 12 x15y60 CPE[2]  80'h00_0078_00_0020_0C66_3530 from netlist
0C  // 13 x15y60 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 14 x15y60 CPE[4]
00  // 15 x15y60 CPE[5]
00  // 16 x15y60 CPE[6]
78  // 17 x15y60 CPE[7]
00  // 18 x15y60 CPE[8]
00  // 19 x15y60 CPE[9]
00  // 20 x16y59 CPE[0]
00  // 21 x16y59 CPE[1]
00  // 22 x16y59 CPE[2]
00  // 23 x16y59 CPE[3]
00  // 24 x16y59 CPE[4]
00  // 25 x16y59 CPE[5]
00  // 26 x16y59 CPE[6]
00  // 27 x16y59 CPE[7]
00  // 28 x16y59 CPE[8]
00  // 29 x16y59 CPE[9]
73  // 30 x16y60 CPE[0]  _a285  C_AND/D///    _a15  C_///ORAND/
FA  // 31 x16y60 CPE[1]  80'h00_F660_00_0000_0C88_FA73 modified with path inversions
88  // 32 x16y60 CPE[2]  80'h00_FA60_00_0000_0C88_FAE3 from netlist
0C  // 33 x16y60 CPE[3]      00_0C00_00_0000_0000_0090 difference
00  // 34 x16y60 CPE[4]
00  // 35 x16y60 CPE[5]
00  // 36 x16y60 CPE[6]
60  // 37 x16y60 CPE[7]
F6  // 38 x16y60 CPE[8]
00  // 39 x16y60 CPE[9]
13  // 40 x15y59 INMUX plane 2,1
10  // 41 x15y59 INMUX plane 4,3
00  // 42 x15y59 INMUX plane 6,5
00  // 43 x15y59 INMUX plane 8,7
01  // 44 x15y59 INMUX plane 10,9
00  // 45 x15y59 INMUX plane 12,11
08  // 46 x15y60 INMUX plane 2,1
13  // 47 x15y60 INMUX plane 4,3
03  // 48 x15y60 INMUX plane 6,5
38  // 49 x15y60 INMUX plane 8,7
11  // 50 x15y60 INMUX plane 10,9
28  // 51 x15y60 INMUX plane 12,11
1D  // 52 x16y59 INMUX plane 2,1
18  // 53 x16y59 INMUX plane 4,3
8D  // 54 x16y59 INMUX plane 6,5
40  // 55 x16y59 INMUX plane 8,7
81  // 56 x16y59 INMUX plane 10,9
80  // 57 x16y59 INMUX plane 12,11
0B  // 58 x16y60 INMUX plane 2,1
0D  // 59 x16y60 INMUX plane 4,3
86  // 60 x16y60 INMUX plane 6,5
80  // 61 x16y60 INMUX plane 8,7
98  // 62 x16y60 INMUX plane 10,9
80  // 63 x16y60 INMUX plane 12,11
48  // 64 x15y59 SB_BIG plane 1
12  // 65 x15y59 SB_BIG plane 1
00  // 66 x15y59 SB_DRIVE plane 2,1
02  // 67 x15y59 SB_BIG plane 2
12  // 68 x15y59 SB_BIG plane 2
00  // 69 x15y59 SB_BIG plane 3
00  // 70 x15y59 SB_BIG plane 3
00  // 71 x15y59 SB_DRIVE plane 4,3
48  // 72 x15y59 SB_BIG plane 4
12  // 73 x15y59 SB_BIG plane 4
48  // 74 x15y59 SB_BIG plane 5
12  // 75 x15y59 SB_BIG plane 5
00  // 76 x15y59 SB_DRIVE plane 6,5
02  // 77 x15y59 SB_BIG plane 6
12  // 78 x15y59 SB_BIG plane 6
00  // 79 x15y59 SB_BIG plane 7
00  // 80 x15y59 SB_BIG plane 7
00  // 81 x15y59 SB_DRIVE plane 8,7
08  // 82 x15y59 SB_BIG plane 8
10  // 83 x15y59 SB_BIG plane 8
31  // 84 x15y59 SB_BIG plane 9
00  // 85 x15y59 SB_BIG plane 9
00  // 86 x15y59 SB_DRIVE plane 10,9
00  // 87 x15y59 SB_BIG plane 10
40  // 88 x15y59 SB_BIG plane 10
00  // 89 x15y59 SB_BIG plane 11
00  // 90 x15y59 SB_BIG plane 11
00  // 91 x15y59 SB_DRIVE plane 12,11
04  // 92 x15y59 SB_BIG plane 12
02  // 93 x15y59 SB_BIG plane 12
5A  // 94 x16y60 SB_SML plane 1
83  // 95 x16y60 SB_SML plane 2,1
2A  // 96 x16y60 SB_SML plane 2
00  // 97 x16y60 SB_SML plane 3
40  // 98 x16y60 SB_SML plane 4,3
0F  // 99 x16y60 SB_SML plane 4
9A  // 100 x16y60 SB_SML plane 5
82  // 101 x16y60 SB_SML plane 6,5
2A  // 102 x16y60 SB_SML plane 6
00  // 103 x16y60 SB_SML plane 7
80  // 104 x16y60 SB_SML plane 8,7
28  // 105 x16y60 SB_SML plane 8
11  // 106 x16y60 SB_SML plane 9
10  // 107 x16y60 SB_SML plane 10,9
04  // 108 x16y60 SB_SML plane 10
00  // 109 x16y60 SB_SML plane 11
30  // 110 x16y60 SB_SML plane 12,11
40  // 111 x16y60 SB_SML plane 12
61 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x17y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD01     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1E // y_sel: 59
39 // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD09
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x17y59 CPE[0]  _a94  C_MX2a/D///    
04  //  1 x17y59 CPE[1]  80'h00_C900_00_0040_0C03_0400 modified with path inversions
03  //  2 x17y59 CPE[2]  80'h00_FA00_00_0040_0C03_0800 from netlist
0C  //  3 x17y59 CPE[3]      00_3300_00_0000_0000_0C00 difference
40  //  4 x17y59 CPE[4]
00  //  5 x17y59 CPE[5]
00  //  6 x17y59 CPE[6]
00  //  7 x17y59 CPE[7]
C9  //  8 x17y59 CPE[8]
00  //  9 x17y59 CPE[9]
00  // 10 x17y60 CPE[0]
00  // 11 x17y60 CPE[1]
00  // 12 x17y60 CPE[2]
00  // 13 x17y60 CPE[3]
00  // 14 x17y60 CPE[4]
00  // 15 x17y60 CPE[5]
00  // 16 x17y60 CPE[6]
00  // 17 x17y60 CPE[7]
00  // 18 x17y60 CPE[8]
00  // 19 x17y60 CPE[9]
FF  // 20 x18y59 CPE[0]  _a367  C_////Bridge
FF  // 21 x18y59 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x18y59 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x18y59 CPE[3]
00  // 24 x18y59 CPE[4]
00  // 25 x18y59 CPE[5]
00  // 26 x18y59 CPE[6]
A0  // 27 x18y59 CPE[7]
00  // 28 x18y59 CPE[8]
00  // 29 x18y59 CPE[9]
CF  // 30 x18y60 CPE[0]  _a287  C_///AND/D
FF  // 31 x18y60 CPE[1]  80'h00_F500_80_0000_0C08_FFCF modified with path inversions
08  // 32 x18y60 CPE[2]  80'h00_FA00_80_0000_0C08_FFCF from netlist
0C  // 33 x18y60 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 34 x18y60 CPE[4]
00  // 35 x18y60 CPE[5]
80  // 36 x18y60 CPE[6]
00  // 37 x18y60 CPE[7]
F5  // 38 x18y60 CPE[8]
9E // -- CRC low byte
73 // -- CRC high byte


// Config Latches on x3y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD36     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1F // y_sel: 61
18 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD3E
11 // Length: 17
95 // -- CRC low byte
39 // -- CRC high byte
CF  //  0 x3y61 CPE[0]  _a301  C_///AND/D
FF  //  1 x3y61 CPE[1]  80'h00_C600_80_0000_0C08_FFCF modified with path inversions
08  //  2 x3y61 CPE[2]  80'h00_FA00_80_0000_0C08_FFCF from netlist
0C  //  3 x3y61 CPE[3]      00_3C00_00_0000_0000_0000 difference
00  //  4 x3y61 CPE[4]
00  //  5 x3y61 CPE[5]
80  //  6 x3y61 CPE[6]
00  //  7 x3y61 CPE[7]
C6  //  8 x3y61 CPE[8]
00  //  9 x3y61 CPE[9]
00  // 10 x3y62 CPE[0]
00  // 11 x3y62 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x3y62 CPE[2]
00  // 13 x3y62 CPE[3]
00  // 14 x3y62 CPE[4]
60  // 15 x3y62 CPE[5]
3F  // 16 x3y62 CPE[6]
CB // -- CRC low byte
A2 // -- CRC high byte


// Config Latches on x5y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD55     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1F // y_sel: 61
C0 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD5D
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
50  //  0 x5y61 CPE[0]  net1 = net2: _a198  C_ADDF2///ADDF2/
AC  //  1 x5y61 CPE[1]  80'h00_0078_00_0020_0C66_AC50 modified with path inversions
66  //  2 x5y61 CPE[2]  80'h00_0078_00_0020_0C66_ACA0 from netlist
0C  //  3 x5y61 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  //  4 x5y61 CPE[4]
00  //  5 x5y61 CPE[5]
00  //  6 x5y61 CPE[6]
78  //  7 x5y61 CPE[7]
00  //  8 x5y61 CPE[8]
00  //  9 x5y61 CPE[9]
11  // 10 x5y62 CPE[0]  _a300  C_AND/D///    _a57  C_///AND/
3F  // 11 x5y62 CPE[1]  80'h00_C960_00_0000_0C88_3F11 modified with path inversions
88  // 12 x5y62 CPE[2]  80'h00_FA60_00_0000_0C88_CF44 from netlist
0C  // 13 x5y62 CPE[3]      00_3300_00_0000_0000_F055 difference
00  // 14 x5y62 CPE[4]
00  // 15 x5y62 CPE[5]
00  // 16 x5y62 CPE[6]
60  // 17 x5y62 CPE[7]
C9  // 18 x5y62 CPE[8]
00  // 19 x5y62 CPE[9]
00  // 20 x6y61 CPE[0]
00  // 21 x6y61 CPE[1]
00  // 22 x6y61 CPE[2]
00  // 23 x6y61 CPE[3]
00  // 24 x6y61 CPE[4]
00  // 25 x6y61 CPE[5]
00  // 26 x6y61 CPE[6]
00  // 27 x6y61 CPE[7]
00  // 28 x6y61 CPE[8]
00  // 29 x6y61 CPE[9]
50  // 30 x6y62 CPE[0]  _a61  C_MX2b////    
00  // 31 x6y62 CPE[1]  80'h00_0018_00_0040_0A55_0050 modified with path inversions
55  // 32 x6y62 CPE[2]  80'h00_0018_00_0040_0A55_0050 from netlist
0A  // 33 x6y62 CPE[3]
40  // 34 x6y62 CPE[4]
00  // 35 x6y62 CPE[5]
00  // 36 x6y62 CPE[6]
18  // 37 x6y62 CPE[7]
D7 // -- CRC low byte
8B // -- CRC high byte


// Config Latches on x7y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BD89     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1F // y_sel: 61
C8 // -- CRC low byte
73 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BD91
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
88  //  0 x7y61 CPE[0]  _a190  C_/C_0_1///    _a13  C_///AND/
FF  //  1 x7y61 CPE[1]  80'h00_CF60_12_0800_0C08_FF88 modified with path inversions
08  //  2 x7y61 CPE[2]  80'h00_CF60_12_0800_0C08_FF11 from netlist
0C  //  3 x7y61 CPE[3]      00_0000_00_0000_0000_0099 difference
00  //  4 x7y61 CPE[4]
08  //  5 x7y61 CPE[5]
12  //  6 x7y61 CPE[6]
60  //  7 x7y61 CPE[7]
CF  //  8 x7y61 CPE[8]
00  //  9 x7y61 CPE[9]
0C  // 10 x7y62 CPE[0]  net1 = net2: _a181  C_ADDF2///ADDF2/
A3  // 11 x7y62 CPE[1]  80'h00_0078_00_0020_0C66_A30C modified with path inversions
66  // 12 x7y62 CPE[2]  80'h00_0078_00_0020_0C66_AC0C from netlist
0C  // 13 x7y62 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 14 x7y62 CPE[4]
00  // 15 x7y62 CPE[5]
00  // 16 x7y62 CPE[6]
78  // 17 x7y62 CPE[7]
00  // 18 x7y62 CPE[8]
00  // 19 x7y62 CPE[9]
FC  // 20 x8y61 CPE[0]  net1 = net2: _a165  C_ADDF2///ADDF2/
A3  // 21 x8y61 CPE[1]  80'h00_0078_00_0020_0C66_A3FC modified with path inversions
66  // 22 x8y61 CPE[2]  80'h00_0078_00_0020_0C66_53F3 from netlist
0C  // 23 x8y61 CPE[3]      00_0000_00_0000_0000_F00F difference
20  // 24 x8y61 CPE[4]
00  // 25 x8y61 CPE[5]
00  // 26 x8y61 CPE[6]
78  // 27 x8y61 CPE[7]
00  // 28 x8y61 CPE[8]
00  // 29 x8y61 CPE[9]
F5  // 30 x8y62 CPE[0]  net1 = net2: _a167  C_ADDF2///ADDF2/
03  // 31 x8y62 CPE[1]  80'h00_0078_00_0020_0C66_03F5 modified with path inversions
66  // 32 x8y62 CPE[2]  80'h00_0078_00_0020_0C66_03F5 from netlist
0C  // 33 x8y62 CPE[3]
20  // 34 x8y62 CPE[4]
00  // 35 x8y62 CPE[5]
00  // 36 x8y62 CPE[6]
78  // 37 x8y62 CPE[7]
00  // 38 x8y62 CPE[8]
00  // 39 x8y62 CPE[9]
39  // 40 x7y61 INMUX plane 2,1
27  // 41 x7y61 INMUX plane 4,3
08  // 42 x7y61 INMUX plane 6,5
11  // 43 x7y61 INMUX plane 8,7
10  // 44 x7y61 INMUX plane 10,9
0D  // 45 x7y61 INMUX plane 12,11
29  // 46 x7y62 INMUX plane 2,1
00  // 47 x7y62 INMUX plane 4,3
20  // 48 x7y62 INMUX plane 6,5
0A  // 49 x7y62 INMUX plane 8,7
00  // 50 x7y62 INMUX plane 10,9
00  // 51 x7y62 INMUX plane 12,11
28  // 52 x8y61 INMUX plane 2,1
00  // 53 x8y61 INMUX plane 4,3
00  // 54 x8y61 INMUX plane 6,5
05  // 55 x8y61 INMUX plane 8,7
08  // 56 x8y61 INMUX plane 10,9
00  // 57 x8y61 INMUX plane 12,11
16  // 58 x8y62 INMUX plane 2,1
00  // 59 x8y62 INMUX plane 4,3
2D  // 60 x8y62 INMUX plane 6,5
23  // 61 x8y62 INMUX plane 8,7
00  // 62 x8y62 INMUX plane 10,9
01  // 63 x8y62 INMUX plane 12,11
9A  // 64 x8y62 SB_BIG plane 1
26  // 65 x8y62 SB_BIG plane 1
00  // 66 x8y62 SB_DRIVE plane 2,1
99  // 67 x8y62 SB_BIG plane 2
22  // 68 x8y62 SB_BIG plane 2
48  // 69 x8y62 SB_BIG plane 3
12  // 70 x8y62 SB_BIG plane 3
00  // 71 x8y62 SB_DRIVE plane 4,3
48  // 72 x8y62 SB_BIG plane 4
12  // 73 x8y62 SB_BIG plane 4
41  // 74 x8y62 SB_BIG plane 5
12  // 75 x8y62 SB_BIG plane 5
00  // 76 x8y62 SB_DRIVE plane 6,5
48  // 77 x8y62 SB_BIG plane 6
12  // 78 x8y62 SB_BIG plane 6
48  // 79 x8y62 SB_BIG plane 7
14  // 80 x8y62 SB_BIG plane 7
00  // 81 x8y62 SB_DRIVE plane 8,7
90  // 82 x8y62 SB_BIG plane 8
18  // 83 x8y62 SB_BIG plane 8
61  // 84 x8y62 SB_BIG plane 9
12  // 85 x8y62 SB_BIG plane 9
00  // 86 x8y62 SB_DRIVE plane 10,9
48  // 87 x8y62 SB_BIG plane 10
12  // 88 x8y62 SB_BIG plane 10
48  // 89 x8y62 SB_BIG plane 11
12  // 90 x8y62 SB_BIG plane 11
00  // 91 x8y62 SB_DRIVE plane 12,11
48  // 92 x8y62 SB_BIG plane 12
12  // 93 x8y62 SB_BIG plane 12
A8  // 94 x7y61 SB_SML plane 1
82  // 95 x7y61 SB_SML plane 2,1
28  // 96 x7y61 SB_SML plane 2
A8  // 97 x7y61 SB_SML plane 3
82  // 98 x7y61 SB_SML plane 4,3
2A  // 99 x7y61 SB_SML plane 4
A8  // 100 x7y61 SB_SML plane 5
12  // 101 x7y61 SB_SML plane 6,5
23  // 102 x7y61 SB_SML plane 6
A8  // 103 x7y61 SB_SML plane 7
82  // 104 x7y61 SB_SML plane 8,7
2A  // 105 x7y61 SB_SML plane 8
A8  // 106 x7y61 SB_SML plane 9
82  // 107 x7y61 SB_SML plane 10,9
2A  // 108 x7y61 SB_SML plane 10
A8  // 109 x7y61 SB_SML plane 11
82  // 110 x7y61 SB_SML plane 12,11
2A  // 111 x7y61 SB_SML plane 12
8A // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x9y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE07     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1F // y_sel: 61
10 // -- CRC low byte
6A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE0F
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
30  //  0 x9y61 CPE[0]  net1 = net2: _a157  C_ADDF2///ADDF2/
30  //  1 x9y61 CPE[1]  80'h00_0078_00_0020_0C66_3030 modified with path inversions
66  //  2 x9y61 CPE[2]  80'h00_0078_00_0020_0C66_3030 from netlist
0C  //  3 x9y61 CPE[3]
20  //  4 x9y61 CPE[4]
00  //  5 x9y61 CPE[5]
00  //  6 x9y61 CPE[6]
78  //  7 x9y61 CPE[7]
00  //  8 x9y61 CPE[8]
00  //  9 x9y61 CPE[9]
30  // 10 x9y62 CPE[0]  net1 = net2: _a144  C_ADDF2///ADDF2/
0A  // 11 x9y62 CPE[1]  80'h00_0078_00_0020_0C66_0A30 modified with path inversions
66  // 12 x9y62 CPE[2]  80'h00_0078_00_0020_0C66_0530 from netlist
0C  // 13 x9y62 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 14 x9y62 CPE[4]
00  // 15 x9y62 CPE[5]
00  // 16 x9y62 CPE[6]
78  // 17 x9y62 CPE[7]
00  // 18 x9y62 CPE[8]
00  // 19 x9y62 CPE[9]
FF  // 20 x10y61 CPE[0]  _a9  C_AND////    
F2  // 21 x10y61 CPE[1]  80'h00_0018_00_0000_0C88_F2FF modified with path inversions
88  // 22 x10y61 CPE[2]  80'h00_0018_00_0000_0C88_F2FF from netlist
0C  // 23 x10y61 CPE[3]
00  // 24 x10y61 CPE[4]
00  // 25 x10y61 CPE[5]
00  // 26 x10y61 CPE[6]
18  // 27 x10y61 CPE[7]
00  // 28 x10y61 CPE[8]
00  // 29 x10y61 CPE[9]
FF  // 30 x10y62 CPE[0]  _a371  C_////Bridge
FF  // 31 x10y62 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 32 x10y62 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 33 x10y62 CPE[3]
00  // 34 x10y62 CPE[4]
00  // 35 x10y62 CPE[5]
00  // 36 x10y62 CPE[6]
A1  // 37 x10y62 CPE[7]
00  // 38 x10y62 CPE[8]
00  // 39 x10y62 CPE[9]
00  // 40 x9y61 INMUX plane 2,1
39  // 41 x9y61 INMUX plane 4,3
08  // 42 x9y61 INMUX plane 6,5
20  // 43 x9y61 INMUX plane 8,7
00  // 44 x9y61 INMUX plane 10,9
20  // 45 x9y61 INMUX plane 12,11
29  // 46 x9y62 INMUX plane 2,1
30  // 47 x9y62 INMUX plane 4,3
06  // 48 x9y62 INMUX plane 6,5
15  // 49 x9y62 INMUX plane 8,7
21  // 50 x9y62 INMUX plane 10,9
00  // 51 x9y62 INMUX plane 12,11
24  // 52 x10y61 INMUX plane 2,1
02  // 53 x10y61 INMUX plane 4,3
B6  // 54 x10y61 INMUX plane 6,5
C1  // 55 x10y61 INMUX plane 8,7
81  // 56 x10y61 INMUX plane 10,9
C9  // 57 x10y61 INMUX plane 12,11
2A  // 58 x10y62 INMUX plane 2,1
00  // 59 x10y62 INMUX plane 4,3
81  // 60 x10y62 INMUX plane 6,5
CA  // 61 x10y62 INMUX plane 8,7
81  // 62 x10y62 INMUX plane 10,9
C0  // 63 x10y62 INMUX plane 12,11
88  // 64 x9y61 SB_BIG plane 1
12  // 65 x9y61 SB_BIG plane 1
00  // 66 x9y61 SB_DRIVE plane 2,1
48  // 67 x9y61 SB_BIG plane 2
12  // 68 x9y61 SB_BIG plane 2
D1  // 69 x9y61 SB_BIG plane 3
22  // 70 x9y61 SB_BIG plane 3
00  // 71 x9y61 SB_DRIVE plane 4,3
48  // 72 x9y61 SB_BIG plane 4
12  // 73 x9y61 SB_BIG plane 4
48  // 74 x9y61 SB_BIG plane 5
32  // 75 x9y61 SB_BIG plane 5
00  // 76 x9y61 SB_DRIVE plane 6,5
48  // 77 x9y61 SB_BIG plane 6
12  // 78 x9y61 SB_BIG plane 6
41  // 79 x9y61 SB_BIG plane 7
22  // 80 x9y61 SB_BIG plane 7
00  // 81 x9y61 SB_DRIVE plane 8,7
41  // 82 x9y61 SB_BIG plane 8
14  // 83 x9y61 SB_BIG plane 8
61  // 84 x9y61 SB_BIG plane 9
12  // 85 x9y61 SB_BIG plane 9
00  // 86 x9y61 SB_DRIVE plane 10,9
48  // 87 x9y61 SB_BIG plane 10
18  // 88 x9y61 SB_BIG plane 10
8B  // 89 x9y61 SB_BIG plane 11
34  // 90 x9y61 SB_BIG plane 11
00  // 91 x9y61 SB_DRIVE plane 12,11
89  // 92 x9y61 SB_BIG plane 12
24  // 93 x9y61 SB_BIG plane 12
58  // 94 x10y62 SB_SML plane 1
92  // 95 x10y62 SB_SML plane 2,1
2B  // 96 x10y62 SB_SML plane 2
82  // 97 x10y62 SB_SML plane 3
80  // 98 x10y62 SB_SML plane 4,3
2A  // 99 x10y62 SB_SML plane 4
B1  // 100 x10y62 SB_SML plane 5
82  // 101 x10y62 SB_SML plane 6,5
2A  // 102 x10y62 SB_SML plane 6
D4  // 103 x10y62 SB_SML plane 7
84  // 104 x10y62 SB_SML plane 8,7
32  // 105 x10y62 SB_SML plane 8
B1  // 106 x10y62 SB_SML plane 9
82  // 107 x10y62 SB_SML plane 10,9
2A  // 108 x10y62 SB_SML plane 10
A8  // 109 x10y62 SB_SML plane 11
82  // 110 x10y62 SB_SML plane 12,11
2A  // 111 x10y62 SB_SML plane 12
D0 // -- CRC low byte
FD // -- CRC high byte


// Config Latches on x11y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BE85     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1F // y_sel: 61
78 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BE8D
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C0  //  0 x11y61 CPE[0]  net1 = net2: _a215  C_ADDF2///ADDF2/
C0  //  1 x11y61 CPE[1]  80'h00_0078_00_0020_0C66_C0C0 modified with path inversions
66  //  2 x11y61 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  //  3 x11y61 CPE[3]
20  //  4 x11y61 CPE[4]
00  //  5 x11y61 CPE[5]
00  //  6 x11y61 CPE[6]
78  //  7 x11y61 CPE[7]
00  //  8 x11y61 CPE[8]
00  //  9 x11y61 CPE[9]
C0  // 10 x11y62 CPE[0]  net1 = net2: _a202  C_ADDF2///ADDF2/
05  // 11 x11y62 CPE[1]  80'h00_0078_00_0020_0C66_05C0 modified with path inversions
66  // 12 x11y62 CPE[2]  80'h00_0078_00_0020_0C66_0AC0 from netlist
0C  // 13 x11y62 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 14 x11y62 CPE[4]
00  // 15 x11y62 CPE[5]
00  // 16 x11y62 CPE[6]
78  // 17 x11y62 CPE[7]
00  // 18 x11y62 CPE[8]
00  // 19 x11y62 CPE[9]
3F  // 20 x12y61 CPE[0]  _a219  C_///AND/D
FF  // 21 x12y61 CPE[1]  80'h00_FD00_80_0000_0C08_FF3F modified with path inversions
08  // 22 x12y61 CPE[2]  80'h00_FE00_80_0000_0C08_FFCF from netlist
0C  // 23 x12y61 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x12y61 CPE[4]
00  // 25 x12y61 CPE[5]
80  // 26 x12y61 CPE[6]
00  // 27 x12y61 CPE[7]
FD  // 28 x12y61 CPE[8]
00  // 29 x12y61 CPE[9]
2A  // 30 x12y62 CPE[0]  net1 = net2: _a18  C_AND/D//AND/D
4C  // 31 x12y62 CPE[1]  80'h00_C900_80_0000_0C88_4C2A modified with path inversions
88  // 32 x12y62 CPE[2]  80'h00_F600_80_0000_0C88_8C8A from netlist
0C  // 33 x12y62 CPE[3]      00_3F00_00_0000_0000_C0A0 difference
00  // 34 x12y62 CPE[4]
00  // 35 x12y62 CPE[5]
80  // 36 x12y62 CPE[6]
00  // 37 x12y62 CPE[7]
C9  // 38 x12y62 CPE[8]
09 // -- CRC low byte
0A // -- CRC high byte


// Config Latches on x13y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BEBA     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1F // y_sel: 61
A0 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BEC2
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C2  //  0 x13y61 CPE[0]  _a52  C_OR/D///    _a93  C_///AND/
E3  //  1 x13y61 CPE[1]  80'h00_CD60_00_0000_0CE8_E3C2 modified with path inversions
E8  //  2 x13y61 CPE[2]  80'h00_FE60_00_0000_0CE8_EC34 from netlist
0C  //  3 x13y61 CPE[3]      00_3300_00_0000_0000_0FF6 difference
00  //  4 x13y61 CPE[4]
00  //  5 x13y61 CPE[5]
00  //  6 x13y61 CPE[6]
60  //  7 x13y61 CPE[7]
CD  //  8 x13y61 CPE[8]
00  //  9 x13y61 CPE[9]
FF  // 10 x13y62 CPE[0]  _a8  C_AND/D///    _a363  C_////Bridge
43  // 11 x13y62 CPE[1]  80'h00_C5A3_00_0000_0C88_43FF modified with path inversions
88  // 12 x13y62 CPE[2]  80'h00_F6A3_00_0000_0C88_8CFF from netlist
0C  // 13 x13y62 CPE[3]      00_3300_00_0000_0000_CF00 difference
00  // 14 x13y62 CPE[4]
00  // 15 x13y62 CPE[5]
00  // 16 x13y62 CPE[6]
A3  // 17 x13y62 CPE[7]
C5  // 18 x13y62 CPE[8]
00  // 19 x13y62 CPE[9]
FF  // 20 x14y61 CPE[0]  _a358  C_////Bridge
FF  // 21 x14y61 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x14y61 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x14y61 CPE[3]
00  // 24 x14y61 CPE[4]
00  // 25 x14y61 CPE[5]
00  // 26 x14y61 CPE[6]
A0  // 27 x14y61 CPE[7]
00  // 28 x14y61 CPE[8]
00  // 29 x14y61 CPE[9]
3A  // 30 x14y62 CPE[0]  _a218  C_AND/D///    _a87  C_///AND/D
5F  // 31 x14y62 CPE[1]  80'h00_FD00_80_0000_0C88_5F3A modified with path inversions
88  // 32 x14y62 CPE[2]  80'h00_FE00_80_0000_0C88_AF3A from netlist
0C  // 33 x14y62 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 34 x14y62 CPE[4]
00  // 35 x14y62 CPE[5]
80  // 36 x14y62 CPE[6]
00  // 37 x14y62 CPE[7]
FD  // 38 x14y62 CPE[8]
E2 // -- CRC low byte
56 // -- CRC high byte


// Config Latches on x15y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BEEF     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1F // y_sel: 61
68 // -- CRC low byte
DA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BEF7
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x15y61 CPE[0]  _a321  C_Route1////    
00  //  1 x15y61 CPE[1]  80'h00_0018_00_0050_0C66_0000 modified with path inversions
66  //  2 x15y61 CPE[2]  80'h00_0018_00_0050_0C66_0000 from netlist
0C  //  3 x15y61 CPE[3]
50  //  4 x15y61 CPE[4]
00  //  5 x15y61 CPE[5]
00  //  6 x15y61 CPE[6]
18  //  7 x15y61 CPE[7]
00  //  8 x15y61 CPE[8]
00  //  9 x15y61 CPE[9]
00  // 10 x15y62 CPE[0]
00  // 11 x15y62 CPE[1]
00  // 12 x15y62 CPE[2]
00  // 13 x15y62 CPE[3]
00  // 14 x15y62 CPE[4]
00  // 15 x15y62 CPE[5]
00  // 16 x15y62 CPE[6]
00  // 17 x15y62 CPE[7]
00  // 18 x15y62 CPE[8]
00  // 19 x15y62 CPE[9]
44  // 20 x16y61 CPE[0]  _a89  C_///AND/
FF  // 21 x16y61 CPE[1]  80'h00_0060_00_0000_0C08_FF44 modified with path inversions
08  // 22 x16y61 CPE[2]  80'h00_0060_00_0000_0C08_FF12 from netlist
0C  // 23 x16y61 CPE[3]      00_0000_00_0000_0000_0056 difference
00  // 24 x16y61 CPE[4]
00  // 25 x16y61 CPE[5]
00  // 26 x16y61 CPE[6]
60  // 27 x16y61 CPE[7]
00  // 28 x16y61 CPE[8]
00  // 29 x16y61 CPE[9]
FF  // 30 x16y62 CPE[0]  _a220  C_AND/D///    
CF  // 31 x16y62 CPE[1]  80'h00_FE00_00_0000_0C88_CFFF modified with path inversions
88  // 32 x16y62 CPE[2]  80'h00_FE00_00_0000_0C88_CFFF from netlist
0C  // 33 x16y62 CPE[3]
00  // 34 x16y62 CPE[4]
00  // 35 x16y62 CPE[5]
00  // 36 x16y62 CPE[6]
00  // 37 x16y62 CPE[7]
FE  // 38 x16y62 CPE[8]
00  // 39 x16y62 CPE[9]
0A  // 40 x15y61 INMUX plane 2,1
2A  // 41 x15y61 INMUX plane 4,3
03  // 42 x15y61 INMUX plane 6,5
11  // 43 x15y61 INMUX plane 8,7
01  // 44 x15y61 INMUX plane 10,9
00  // 45 x15y61 INMUX plane 12,11
18  // 46 x15y62 INMUX plane 2,1
00  // 47 x15y62 INMUX plane 4,3
00  // 48 x15y62 INMUX plane 6,5
08  // 49 x15y62 INMUX plane 8,7
01  // 50 x15y62 INMUX plane 10,9
00  // 51 x15y62 INMUX plane 12,11
25  // 52 x16y61 INMUX plane 2,1
2D  // 53 x16y61 INMUX plane 4,3
0A  // 54 x16y61 INMUX plane 6,5
40  // 55 x16y61 INMUX plane 8,7
01  // 56 x16y61 INMUX plane 10,9
68  // 57 x16y61 INMUX plane 12,11
00  // 58 x16y62 INMUX plane 2,1
13  // 59 x16y62 INMUX plane 4,3
04  // 60 x16y62 INMUX plane 6,5
48  // 61 x16y62 INMUX plane 8,7
00  // 62 x16y62 INMUX plane 10,9
C0  // 63 x16y62 INMUX plane 12,11
82  // 64 x16y62 SB_BIG plane 1
14  // 65 x16y62 SB_BIG plane 1
00  // 66 x16y62 SB_DRIVE plane 2,1
00  // 67 x16y62 SB_BIG plane 2
00  // 68 x16y62 SB_BIG plane 2
48  // 69 x16y62 SB_BIG plane 3
12  // 70 x16y62 SB_BIG plane 3
00  // 71 x16y62 SB_DRIVE plane 4,3
48  // 72 x16y62 SB_BIG plane 4
12  // 73 x16y62 SB_BIG plane 4
89  // 74 x16y62 SB_BIG plane 5
24  // 75 x16y62 SB_BIG plane 5
00  // 76 x16y62 SB_DRIVE plane 6,5
00  // 77 x16y62 SB_BIG plane 6
00  // 78 x16y62 SB_BIG plane 6
41  // 79 x16y62 SB_BIG plane 7
12  // 80 x16y62 SB_BIG plane 7
80  // 81 x16y62 SB_DRIVE plane 8,7
51  // 82 x16y62 SB_BIG plane 8
12  // 83 x16y62 SB_BIG plane 8
31  // 84 x16y62 SB_BIG plane 9
00  // 85 x16y62 SB_BIG plane 9
00  // 86 x16y62 SB_DRIVE plane 10,9
00  // 87 x16y62 SB_BIG plane 10
20  // 88 x16y62 SB_BIG plane 10
00  // 89 x16y62 SB_BIG plane 11
00  // 90 x16y62 SB_BIG plane 11
00  // 91 x16y62 SB_DRIVE plane 12,11
00  // 92 x16y62 SB_BIG plane 12
00  // 93 x16y62 SB_BIG plane 12
D2  // 94 x15y61 SB_SML plane 1
03  // 95 x15y61 SB_SML plane 2,1
00  // 96 x15y61 SB_SML plane 2
D8  // 97 x15y61 SB_SML plane 3
83  // 98 x15y61 SB_SML plane 4,3
3A  // 99 x15y61 SB_SML plane 4
2E  // 100 x15y61 SB_SML plane 5
94  // 101 x15y61 SB_SML plane 6,5
04  // 102 x15y61 SB_SML plane 6
A8  // 103 x15y61 SB_SML plane 7
82  // 104 x15y61 SB_SML plane 8,7
2A  // 105 x15y61 SB_SML plane 8
11  // 106 x15y61 SB_SML plane 9
10  // 107 x15y61 SB_SML plane 10,9
0C  // 108 x15y61 SB_SML plane 10
99 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x17y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF6A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1F // y_sel: 61
B0 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF72
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x17y61 CPE[0]  _a92  C_MX2a/D///    
01  //  1 x17y61 CPE[1]  80'h00_C500_00_0040_0C03_0100 modified with path inversions
03  //  2 x17y61 CPE[2]  80'h00_FA00_00_0040_0C03_0800 from netlist
0C  //  3 x17y61 CPE[3]      00_3F00_00_0000_0000_0900 difference
40  //  4 x17y61 CPE[4]
00  //  5 x17y61 CPE[5]
00  //  6 x17y61 CPE[6]
00  //  7 x17y61 CPE[7]
C5  //  8 x17y61 CPE[8]
00  //  9 x17y61 CPE[9]
FF  // 10 x17y62 CPE[0]  _a228  C_AND/D///    
3F  // 11 x17y62 CPE[1]  80'h00_F900_00_0000_0C88_3FFF modified with path inversions
88  // 12 x17y62 CPE[2]  80'h00_FA00_00_0000_0C88_CFFF from netlist
0C  // 13 x17y62 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 14 x17y62 CPE[4]
00  // 15 x17y62 CPE[5]
00  // 16 x17y62 CPE[6]
00  // 17 x17y62 CPE[7]
F9  // 18 x17y62 CPE[8]
6B // -- CRC low byte
F8 // -- CRC high byte


// Config Latches on x5y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BF8B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
20 // y_sel: 63
B4 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BF93
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
AC  //  0 x5y63 CPE[0]  _a80  C_///AND/
FF  //  1 x5y63 CPE[1]  80'h00_0060_00_0000_0C08_FFAC modified with path inversions
08  //  2 x5y63 CPE[2]  80'h00_0060_00_0000_0C08_FF53 from netlist
0C  //  3 x5y63 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x5y63 CPE[4]
00  //  5 x5y63 CPE[5]
00  //  6 x5y63 CPE[6]
60  //  7 x5y63 CPE[7]
00  //  8 x5y63 CPE[8]
00  //  9 x5y63 CPE[9]
35  // 10 x5y64 CPE[0]  net1 = net2: _a31  C_AND/D//AND/D
C3  // 11 x5y64 CPE[1]  80'h00_C500_80_0000_0C88_C335 modified with path inversions
88  // 12 x5y64 CPE[2]  80'h00_FA00_80_0000_0C88_3C3A from netlist
0C  // 13 x5y64 CPE[3]      00_3F00_00_0000_0000_FF0F difference
00  // 14 x5y64 CPE[4]
00  // 15 x5y64 CPE[5]
80  // 16 x5y64 CPE[6]
00  // 17 x5y64 CPE[7]
C5  // 18 x5y64 CPE[8]
00  // 19 x5y64 CPE[9]
5C  // 20 x6y63 CPE[0]  net1 = net2: _a63  C_AND/D//AND/D
F2  // 21 x6y63 CPE[1]  80'h00_C600_80_0000_0C88_F25C modified with path inversions
88  // 22 x6y63 CPE[2]  80'h00_FA00_80_0000_0C88_F85C from netlist
0C  // 23 x6y63 CPE[3]      00_3C00_00_0000_0000_0A00 difference
00  // 24 x6y63 CPE[4]
00  // 25 x6y63 CPE[5]
80  // 26 x6y63 CPE[6]
00  // 27 x6y63 CPE[7]
C6  // 28 x6y63 CPE[8]
00  // 29 x6y63 CPE[9]
FF  // 30 x6y64 CPE[0]  _a35  C_AND/D///    
C3  // 31 x6y64 CPE[1]  80'h00_C900_00_0000_0C88_C3FF modified with path inversions
88  // 32 x6y64 CPE[2]  80'h00_FA00_00_0000_0C88_3CFF from netlist
0C  // 33 x6y64 CPE[3]      00_3300_00_0000_0000_FF00 difference
00  // 34 x6y64 CPE[4]
00  // 35 x6y64 CPE[5]
00  // 36 x6y64 CPE[6]
00  // 37 x6y64 CPE[7]
C9  // 38 x6y64 CPE[8]
AF // -- CRC low byte
41 // -- CRC high byte


// Config Latches on x7y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 BFC0     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
20 // y_sel: 63
BC // -- CRC low byte
BA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 BFC8
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
05  //  0 x7y63 CPE[0]  net1 = net2: _a183  C_ADDF2///ADDF2/
0C  //  1 x7y63 CPE[1]  80'h00_0078_00_0020_0C66_0C05 modified with path inversions
66  //  2 x7y63 CPE[2]  80'h00_0078_00_0020_0C66_0C0A from netlist
0C  //  3 x7y63 CPE[3]      00_0000_00_0000_0000_000F difference
20  //  4 x7y63 CPE[4]
00  //  5 x7y63 CPE[5]
00  //  6 x7y63 CPE[6]
78  //  7 x7y63 CPE[7]
00  //  8 x7y63 CPE[8]
00  //  9 x7y63 CPE[9]
30  // 10 x7y64 CPE[0]  net1 = net2: _a185  C_ADDF2///ADDF2/
50  // 11 x7y64 CPE[1]  80'h00_0078_00_0020_0C66_5030 modified with path inversions
66  // 12 x7y64 CPE[2]  80'h00_0078_00_0020_0C66_A0C0 from netlist
0C  // 13 x7y64 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 14 x7y64 CPE[4]
00  // 15 x7y64 CPE[5]
00  // 16 x7y64 CPE[6]
78  // 17 x7y64 CPE[7]
00  // 18 x7y64 CPE[8]
00  // 19 x7y64 CPE[9]
CF  // 20 x8y63 CPE[0]  net1 = net2: _a169  C_ADDF2///ADDF2/
A0  // 21 x8y63 CPE[1]  80'h00_0078_00_0020_0C66_A0CF modified with path inversions
66  // 22 x8y63 CPE[2]  80'h00_0078_00_0020_0C66_503F from netlist
0C  // 23 x8y63 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  // 24 x8y63 CPE[4]
00  // 25 x8y63 CPE[5]
00  // 26 x8y63 CPE[6]
78  // 27 x8y63 CPE[7]
00  // 28 x8y63 CPE[8]
00  // 29 x8y63 CPE[9]
A0  // 30 x8y64 CPE[0]  net1 = net2: _a171  C_ADDF2///ADDF2/
05  // 31 x8y64 CPE[1]  80'h00_0078_00_0020_0C66_05A0 modified with path inversions
66  // 32 x8y64 CPE[2]  80'h00_0078_00_0020_0C66_0550 from netlist
0C  // 33 x8y64 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  // 34 x8y64 CPE[4]
00  // 35 x8y64 CPE[5]
00  // 36 x8y64 CPE[6]
78  // 37 x8y64 CPE[7]
00  // 38 x8y64 CPE[8]
00  // 39 x8y64 CPE[9]
15  // 40 x7y63 INMUX plane 2,1
09  // 41 x7y63 INMUX plane 4,3
00  // 42 x7y63 INMUX plane 6,5
01  // 43 x7y63 INMUX plane 8,7
01  // 44 x7y63 INMUX plane 10,9
03  // 45 x7y63 INMUX plane 12,11
10  // 46 x7y64 INMUX plane 2,1
20  // 47 x7y64 INMUX plane 4,3
10  // 48 x7y64 INMUX plane 6,5
17  // 49 x7y64 INMUX plane 8,7
08  // 50 x7y64 INMUX plane 10,9
0D  // 51 x7y64 INMUX plane 12,11
01  // 52 x8y63 INMUX plane 2,1
00  // 53 x8y63 INMUX plane 4,3
08  // 54 x8y63 INMUX plane 6,5
07  // 55 x8y63 INMUX plane 8,7
11  // 56 x8y63 INMUX plane 10,9
05  // 57 x8y63 INMUX plane 12,11
12  // 58 x8y64 INMUX plane 2,1
06  // 59 x8y64 INMUX plane 4,3
0F  // 60 x8y64 INMUX plane 6,5
05  // 61 x8y64 INMUX plane 8,7
0B  // 62 x8y64 INMUX plane 10,9
0C  // 63 x8y64 INMUX plane 12,11
41  // 64 x7y63 SB_BIG plane 1
12  // 65 x7y63 SB_BIG plane 1
00  // 66 x7y63 SB_DRIVE plane 2,1
92  // 67 x7y63 SB_BIG plane 2
12  // 68 x7y63 SB_BIG plane 2
48  // 69 x7y63 SB_BIG plane 3
12  // 70 x7y63 SB_BIG plane 3
00  // 71 x7y63 SB_DRIVE plane 4,3
51  // 72 x7y63 SB_BIG plane 4
12  // 73 x7y63 SB_BIG plane 4
48  // 74 x7y63 SB_BIG plane 5
12  // 75 x7y63 SB_BIG plane 5
10  // 76 x7y63 SB_DRIVE plane 6,5
12  // 77 x7y63 SB_BIG plane 6
12  // 78 x7y63 SB_BIG plane 6
48  // 79 x7y63 SB_BIG plane 7
12  // 80 x7y63 SB_BIG plane 7
00  // 81 x7y63 SB_DRIVE plane 8,7
48  // 82 x7y63 SB_BIG plane 8
12  // 83 x7y63 SB_BIG plane 8
61  // 84 x7y63 SB_BIG plane 9
12  // 85 x7y63 SB_BIG plane 9
00  // 86 x7y63 SB_DRIVE plane 10,9
C8  // 87 x7y63 SB_BIG plane 10
12  // 88 x7y63 SB_BIG plane 10
50  // 89 x7y63 SB_BIG plane 11
38  // 90 x7y63 SB_BIG plane 11
00  // 91 x7y63 SB_DRIVE plane 12,11
48  // 92 x7y63 SB_BIG plane 12
12  // 93 x7y63 SB_BIG plane 12
28  // 94 x8y64 SB_SML plane 1
82  // 95 x8y64 SB_SML plane 2,1
2A  // 96 x8y64 SB_SML plane 2
A8  // 97 x8y64 SB_SML plane 3
82  // 98 x8y64 SB_SML plane 4,3
2A  // 99 x8y64 SB_SML plane 4
A8  // 100 x8y64 SB_SML plane 5
12  // 101 x8y64 SB_SML plane 6,5
2A  // 102 x8y64 SB_SML plane 6
52  // 103 x8y64 SB_SML plane 7
83  // 104 x8y64 SB_SML plane 8,7
32  // 105 x8y64 SB_SML plane 8
B9  // 106 x8y64 SB_SML plane 9
82  // 107 x8y64 SB_SML plane 10,9
2A  // 108 x8y64 SB_SML plane 10
A8  // 109 x8y64 SB_SML plane 11
12  // 110 x8y64 SB_SML plane 12,11
2B  // 111 x8y64 SB_SML plane 12
F0 // -- CRC low byte
85 // -- CRC high byte


// Config Latches on x9y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C03E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
20 // y_sel: 63
64 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C046
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
A0  //  0 x9y63 CPE[0]  net1 = net2: _a146  C_ADDF2///ADDF2/
C0  //  1 x9y63 CPE[1]  80'h00_0078_00_0020_0C66_C0A0 modified with path inversions
66  //  2 x9y63 CPE[2]  80'h00_0078_00_0020_0C66_3050 from netlist
0C  //  3 x9y63 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  //  4 x9y63 CPE[4]
00  //  5 x9y63 CPE[5]
00  //  6 x9y63 CPE[6]
78  //  7 x9y63 CPE[7]
00  //  8 x9y63 CPE[8]
00  //  9 x9y63 CPE[9]
0C  // 10 x9y64 CPE[0]  _a148  C_ADDF////    
00  // 11 x9y64 CPE[1]  80'h00_0018_00_0010_0666_000C modified with path inversions
66  // 12 x9y64 CPE[2]  80'h00_0018_00_0010_0666_0003 from netlist
06  // 13 x9y64 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 14 x9y64 CPE[4]
00  // 15 x9y64 CPE[5]
00  // 16 x9y64 CPE[6]
18  // 17 x9y64 CPE[7]
00  // 18 x9y64 CPE[8]
00  // 19 x9y64 CPE[9]
2A  // 20 x10y63 CPE[0]  _a85  C_OR////    _a16  C_///AND/D
0E  // 21 x10y63 CPE[1]  80'h00_C518_80_0000_0CE8_0E2A modified with path inversions
E8  // 22 x10y63 CPE[2]  80'h00_F618_80_0000_0CE8_0D8A from netlist
0C  // 23 x10y63 CPE[3]      00_3300_00_0000_0000_03A0 difference
00  // 24 x10y63 CPE[4]
00  // 25 x10y63 CPE[5]
80  // 26 x10y63 CPE[6]
18  // 27 x10y63 CPE[7]
C5  // 28 x10y63 CPE[8]
00  // 29 x10y63 CPE[9]
FF  // 30 x10y64 CPE[0]  _a234  C_AND/D///    _a360  C_////Bridge
AF  // 31 x10y64 CPE[1]  80'h00_FAA1_00_0000_0C88_AFFF modified with path inversions
88  // 32 x10y64 CPE[2]  80'h00_FAA1_00_0000_0C88_AFFF from netlist
0C  // 33 x10y64 CPE[3]
00  // 34 x10y64 CPE[4]
00  // 35 x10y64 CPE[5]
00  // 36 x10y64 CPE[6]
A1  // 37 x10y64 CPE[7]
FA  // 38 x10y64 CPE[8]
60 // -- CRC low byte
5F // -- CRC high byte


// Config Latches on x11y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C073     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
20 // y_sel: 63
0C // -- CRC low byte
89 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C07B
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
A0  //  0 x11y63 CPE[0]  net1 = net2: _a204  C_ADDF2///ADDF2/
C0  //  1 x11y63 CPE[1]  80'h00_0078_00_0020_0C66_C0A0 modified with path inversions
66  //  2 x11y63 CPE[2]  80'h00_0078_00_0020_0C66_C0A0 from netlist
0C  //  3 x11y63 CPE[3]
20  //  4 x11y63 CPE[4]
00  //  5 x11y63 CPE[5]
00  //  6 x11y63 CPE[6]
78  //  7 x11y63 CPE[7]
00  //  8 x11y63 CPE[8]
00  //  9 x11y63 CPE[9]
0C  // 10 x11y64 CPE[0]  _a206  C_ADDF////    
00  // 11 x11y64 CPE[1]  80'h00_0018_00_0010_0666_000C modified with path inversions
66  // 12 x11y64 CPE[2]  80'h00_0018_00_0010_0666_000C from netlist
06  // 13 x11y64 CPE[3]
10  // 14 x11y64 CPE[4]
00  // 15 x11y64 CPE[5]
00  // 16 x11y64 CPE[6]
18  // 17 x11y64 CPE[7]
00  // 18 x11y64 CPE[8]
00  // 19 x11y64 CPE[9]
FF  // 20 x12y63 CPE[0]  _a50  C_AND////    
34  // 21 x12y63 CPE[1]  80'h00_0018_00_0000_0C88_34FF modified with path inversions
88  // 22 x12y63 CPE[2]  80'h00_0018_00_0000_0C88_31FF from netlist
0C  // 23 x12y63 CPE[3]      00_0000_00_0000_0000_0500 difference
00  // 24 x12y63 CPE[4]
00  // 25 x12y63 CPE[5]
00  // 26 x12y63 CPE[6]
18  // 27 x12y63 CPE[7]
00  // 28 x12y63 CPE[8]
00  // 29 x12y63 CPE[9]
FF  // 30 x12y64 CPE[0]  _a26  C_AND////    
A1  // 31 x12y64 CPE[1]  80'h00_0018_00_0000_0C88_A1FF modified with path inversions
88  // 32 x12y64 CPE[2]  80'h00_0018_00_0000_0C88_A1FF from netlist
0C  // 33 x12y64 CPE[3]
00  // 34 x12y64 CPE[4]
00  // 35 x12y64 CPE[5]
00  // 36 x12y64 CPE[6]
18  // 37 x12y64 CPE[7]
00  // 38 x12y64 CPE[8]
00  // 39 x12y64 CPE[9]
2C  // 40 x11y63 INMUX plane 2,1
00  // 41 x11y63 INMUX plane 4,3
10  // 42 x11y63 INMUX plane 6,5
0C  // 43 x11y63 INMUX plane 8,7
01  // 44 x11y63 INMUX plane 10,9
01  // 45 x11y63 INMUX plane 12,11
08  // 46 x11y64 INMUX plane 2,1
00  // 47 x11y64 INMUX plane 4,3
18  // 48 x11y64 INMUX plane 6,5
00  // 49 x11y64 INMUX plane 8,7
09  // 50 x11y64 INMUX plane 10,9
01  // 51 x11y64 INMUX plane 12,11
00  // 52 x12y63 INMUX plane 2,1
10  // 53 x12y63 INMUX plane 4,3
52  // 54 x12y63 INMUX plane 6,5
20  // 55 x12y63 INMUX plane 8,7
81  // 56 x12y63 INMUX plane 10,9
09  // 57 x12y63 INMUX plane 12,11
14  // 58 x12y64 INMUX plane 2,1
00  // 59 x12y64 INMUX plane 4,3
66  // 60 x12y64 INMUX plane 6,5
04  // 61 x12y64 INMUX plane 8,7
49  // 62 x12y64 INMUX plane 10,9
C1  // 63 x12y64 INMUX plane 12,11
48  // 64 x11y63 SB_BIG plane 1
10  // 65 x11y63 SB_BIG plane 1
00  // 66 x11y63 SB_DRIVE plane 2,1
88  // 67 x11y63 SB_BIG plane 2
12  // 68 x11y63 SB_BIG plane 2
48  // 69 x11y63 SB_BIG plane 3
12  // 70 x11y63 SB_BIG plane 3
00  // 71 x11y63 SB_DRIVE plane 4,3
12  // 72 x11y63 SB_BIG plane 4
28  // 73 x11y63 SB_BIG plane 4
48  // 74 x11y63 SB_BIG plane 5
14  // 75 x11y63 SB_BIG plane 5
00  // 76 x11y63 SB_DRIVE plane 6,5
89  // 77 x11y63 SB_BIG plane 6
38  // 78 x11y63 SB_BIG plane 6
9B  // 79 x11y63 SB_BIG plane 7
32  // 80 x11y63 SB_BIG plane 7
00  // 81 x11y63 SB_DRIVE plane 8,7
48  // 82 x11y63 SB_BIG plane 8
16  // 83 x11y63 SB_BIG plane 8
69  // 84 x11y63 SB_BIG plane 9
12  // 85 x11y63 SB_BIG plane 9
00  // 86 x11y63 SB_DRIVE plane 10,9
48  // 87 x11y63 SB_BIG plane 10
12  // 88 x11y63 SB_BIG plane 10
41  // 89 x11y63 SB_BIG plane 11
14  // 90 x11y63 SB_BIG plane 11
00  // 91 x11y63 SB_DRIVE plane 12,11
C9  // 92 x11y63 SB_BIG plane 12
24  // 93 x11y63 SB_BIG plane 12
A8  // 94 x12y64 SB_SML plane 1
80  // 95 x12y64 SB_SML plane 2,1
2A  // 96 x12y64 SB_SML plane 2
A8  // 97 x12y64 SB_SML plane 3
62  // 98 x12y64 SB_SML plane 4,3
35  // 99 x12y64 SB_SML plane 4
D3  // 100 x12y64 SB_SML plane 5
84  // 101 x12y64 SB_SML plane 6,5
03  // 102 x12y64 SB_SML plane 6
A8  // 103 x12y64 SB_SML plane 7
92  // 104 x12y64 SB_SML plane 8,7
56  // 105 x12y64 SB_SML plane 8
B1  // 106 x12y64 SB_SML plane 9
02  // 107 x12y64 SB_SML plane 10,9
53  // 108 x12y64 SB_SML plane 10
B1  // 109 x12y64 SB_SML plane 11
82  // 110 x12y64 SB_SML plane 12,11
28  // 111 x12y64 SB_SML plane 12
E0 // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x13y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C0F1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
20 // y_sel: 63
D4 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C0F9
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F5  //  0 x13y63 CPE[0]  net1 = net2: _a51  C_AND////D
F5  //  1 x13y63 CPE[1]  80'h00_C918_00_0000_0788_F5F5 modified with path inversions
88  //  2 x13y63 CPE[2]  80'h00_FA18_00_0000_0788_F5F5 from netlist
07  //  3 x13y63 CPE[3]      00_3300_00_0000_0000_0000 difference
00  //  4 x13y63 CPE[4]
00  //  5 x13y63 CPE[5]
00  //  6 x13y63 CPE[6]
18  //  7 x13y63 CPE[7]
C9  //  8 x13y63 CPE[8]
00  //  9 x13y63 CPE[9]
F8  // 10 x13y64 CPE[0]  _a289  C_AND/D///    _a2  C_///AND/
FA  // 11 x13y64 CPE[1]  80'h00_F560_00_0000_0C88_FAF8 modified with path inversions
88  // 12 x13y64 CPE[2]  80'h00_FA60_00_0000_0C88_FAF4 from netlist
0C  // 13 x13y64 CPE[3]      00_0F00_00_0000_0000_000C difference
00  // 14 x13y64 CPE[4]
00  // 15 x13y64 CPE[5]
00  // 16 x13y64 CPE[6]
60  // 17 x13y64 CPE[7]
F5  // 18 x13y64 CPE[8]
00  // 19 x13y64 CPE[9]
FF  // 20 x14y63 CPE[0]  _a224  C_AND/D///    _a359  C_////Bridge
F3  // 21 x14y63 CPE[1]  80'h00_FEA4_00_0000_0C88_F3FF modified with path inversions
88  // 22 x14y63 CPE[2]  80'h00_FEA4_00_0000_0C88_FCFF from netlist
0C  // 23 x14y63 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x14y63 CPE[4]
00  // 25 x14y63 CPE[5]
00  // 26 x14y63 CPE[6]
A4  // 27 x14y63 CPE[7]
FE  // 28 x14y63 CPE[8]
00  // 29 x14y63 CPE[9]
F5  // 30 x14y64 CPE[0]  _a288  C_AND/D///    _a284  C_///AND/D
F5  // 31 x14y64 CPE[1]  80'h00_F900_80_0000_0C88_F5F5 modified with path inversions
88  // 32 x14y64 CPE[2]  80'h00_FA00_80_0000_0C88_FAFA from netlist
0C  // 33 x14y64 CPE[3]      00_0300_00_0000_0000_0F0F difference
00  // 34 x14y64 CPE[4]
00  // 35 x14y64 CPE[5]
80  // 36 x14y64 CPE[6]
00  // 37 x14y64 CPE[7]
F9  // 38 x14y64 CPE[8]
4D // -- CRC low byte
A1 // -- CRC high byte


// Config Latches on x15y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C126     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
20 // y_sel: 63
1C // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C12E
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x15y63 CPE[0]  _a99  C_MX2a/D///    
04  //  1 x15y63 CPE[1]  80'h00_CA00_00_0040_0C13_0400 modified with path inversions
13  //  2 x15y63 CPE[2]  80'h00_FA00_00_0040_0C03_0200 from netlist
0C  //  3 x15y63 CPE[3]      00_3000_00_0000_0010_0600 difference
40  //  4 x15y63 CPE[4]
00  //  5 x15y63 CPE[5]
00  //  6 x15y63 CPE[6]
00  //  7 x15y63 CPE[7]
CA  //  8 x15y63 CPE[8]
00  //  9 x15y63 CPE[9]
FF  // 10 x15y64 CPE[0]  _a12  C_AND////    
12  // 11 x15y64 CPE[1]  80'h00_0018_00_0000_0C88_12FF modified with path inversions
88  // 12 x15y64 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  // 13 x15y64 CPE[3]      00_0000_00_0000_0000_0300 difference
00  // 14 x15y64 CPE[4]
00  // 15 x15y64 CPE[5]
00  // 16 x15y64 CPE[6]
18  // 17 x15y64 CPE[7]
00  // 18 x15y64 CPE[8]
00  // 19 x15y64 CPE[9]
00  // 20 x16y63 CPE[0]
00  // 21 x16y63 CPE[1]
00  // 22 x16y63 CPE[2]
00  // 23 x16y63 CPE[3]
00  // 24 x16y63 CPE[4]
00  // 25 x16y63 CPE[5]
00  // 26 x16y63 CPE[6]
00  // 27 x16y63 CPE[7]
00  // 28 x16y63 CPE[8]
00  // 29 x16y63 CPE[9]
CF  // 30 x16y64 CPE[0]  _a223  C_///AND/D
FF  // 31 x16y64 CPE[1]  80'h00_FE00_80_0000_0C08_FFCF modified with path inversions
08  // 32 x16y64 CPE[2]  80'h00_FE00_80_0000_0C08_FFCF from netlist
0C  // 33 x16y64 CPE[3]
00  // 34 x16y64 CPE[4]
00  // 35 x16y64 CPE[5]
80  // 36 x16y64 CPE[6]
00  // 37 x16y64 CPE[7]
FE  // 38 x16y64 CPE[8]
23 // -- CRC low byte
C7 // -- CRC high byte


// Config Latches on x17y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C15B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
20 // y_sel: 63
C4 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C163
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FA  //  0 x17y63 CPE[0]  _a5  C_AND////    _a290  C_///AND/D
25  //  1 x17y63 CPE[1]  80'h00_F918_80_0000_0C88_25FA modified with path inversions
88  //  2 x17y63 CPE[2]  80'h00_FA18_80_0000_0C88_8AFA from netlist
0C  //  3 x17y63 CPE[3]      00_0300_00_0000_0000_AF00 difference
00  //  4 x17y63 CPE[4]
00  //  5 x17y63 CPE[5]
80  //  6 x17y63 CPE[6]
18  //  7 x17y63 CPE[7]
F9  //  8 x17y63 CPE[8]
00  //  9 x17y63 CPE[9]
FF  // 10 x17y64 CPE[0]  _a242  C_AND/D///    _a366  C_////Bridge
3F  // 11 x17y64 CPE[1]  80'h00_3DA3_00_0000_0C88_3FFF modified with path inversions
88  // 12 x17y64 CPE[2]  80'h00_FEA3_00_0000_0C88_CFFF from netlist
0C  // 13 x17y64 CPE[3]      00_C300_00_0000_0000_F000 difference
00  // 14 x17y64 CPE[4]
00  // 15 x17y64 CPE[5]
00  // 16 x17y64 CPE[6]
A3  // 17 x17y64 CPE[7]
3D  // 18 x17y64 CPE[8]
00  // 19 x17y64 CPE[9]
FF  // 20 x18y63 CPE[0]  _a353  C_////Bridge
FF  // 21 x18y63 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x18y63 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x18y63 CPE[3]
00  // 24 x18y63 CPE[4]
00  // 25 x18y63 CPE[5]
00  // 26 x18y63 CPE[6]
A3  // 27 x18y63 CPE[7]
00  // 28 x18y63 CPE[8]
00  // 29 x18y63 CPE[9]
5F  // 30 x18y64 CPE[0]  _a88  C_MX2b/D///    
00  // 31 x18y64 CPE[1]  80'h00_C900_00_0040_0AAA_005F modified with path inversions
AA  // 32 x18y64 CPE[2]  80'h00_FA00_00_0040_0AA0_005F from netlist
0A  // 33 x18y64 CPE[3]      00_3300_00_0000_000A_0000 difference
40  // 34 x18y64 CPE[4]
00  // 35 x18y64 CPE[5]
00  // 36 x18y64 CPE[6]
00  // 37 x18y64 CPE[7]
C9  // 38 x18y64 CPE[8]
BF // -- CRC low byte
DF // -- CRC high byte


// Config Latches on x19y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C190     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
20 // y_sel: 63
AC // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C198
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x19y63 CPE[0]  _a98  C_MX2a/D///    
08  //  1 x19y63 CPE[1]  80'h00_C600_00_0040_0C13_0800 modified with path inversions
13  //  2 x19y63 CPE[2]  80'h00_FA00_00_0040_0C03_0200 from netlist
0C  //  3 x19y63 CPE[3]      00_3C00_00_0000_0010_0A00 difference
40  //  4 x19y63 CPE[4]
00  //  5 x19y63 CPE[5]
00  //  6 x19y63 CPE[6]
00  //  7 x19y63 CPE[7]
C6  //  8 x19y63 CPE[8]
00  //  9 x19y63 CPE[9]
00  // 10 x19y64 CPE[0]
00  // 11 x19y64 CPE[1]
00  // 12 x19y64 CPE[2]
00  // 13 x19y64 CPE[3]
00  // 14 x19y64 CPE[4]
00  // 15 x19y64 CPE[5]
00  // 16 x19y64 CPE[6]
00  // 17 x19y64 CPE[7]
00  // 18 x19y64 CPE[8]
00  // 19 x19y64 CPE[9]
00  // 20 x20y63 CPE[0]
00  // 21 x20y63 CPE[1]
00  // 22 x20y63 CPE[2]
00  // 23 x20y63 CPE[3]
00  // 24 x20y63 CPE[4]
00  // 25 x20y63 CPE[5]
00  // 26 x20y63 CPE[6]
00  // 27 x20y63 CPE[7]
00  // 28 x20y63 CPE[8]
00  // 29 x20y63 CPE[9]
FF  // 30 x20y64 CPE[0]  _a286  C_AND/D///    
F5  // 31 x20y64 CPE[1]  80'h00_F900_00_0000_0C88_F5FF modified with path inversions
88  // 32 x20y64 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 33 x20y64 CPE[3]      00_0300_00_0000_0000_0F00 difference
00  // 34 x20y64 CPE[4]
00  // 35 x20y64 CPE[5]
00  // 36 x20y64 CPE[6]
00  // 37 x20y64 CPE[7]
F9  // 38 x20y64 CPE[8]
52 // -- CRC low byte
0C // -- CRC high byte


// Config Latches on x5y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C1C5     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
21 // y_sel: 65
3D // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C1CD
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
CC  //  0 x5y65 CPE[0]  net1 = net2: _a39  C_AND/D//AND/D
3C  //  1 x5y65 CPE[1]  80'h00_C900_80_0000_0C88_3CCC modified with path inversions
88  //  2 x5y65 CPE[2]  80'h00_FA00_80_0000_0C88_3C3C from netlist
0C  //  3 x5y65 CPE[3]      00_3300_00_0000_0000_00F0 difference
00  //  4 x5y65 CPE[4]
00  //  5 x5y65 CPE[5]
80  //  6 x5y65 CPE[6]
00  //  7 x5y65 CPE[7]
C9  //  8 x5y65 CPE[8]
00  //  9 x5y65 CPE[9]
CC  // 10 x5y66 CPE[0]  net1 = net2: _a42  C_AND/D//AND/D
33  // 11 x5y66 CPE[1]  80'h00_C500_80_0000_0C88_33CC modified with path inversions
88  // 12 x5y66 CPE[2]  80'h00_FA00_80_0000_0C88_3C3C from netlist
0C  // 13 x5y66 CPE[3]      00_3F00_00_0000_0000_0FF0 difference
00  // 14 x5y66 CPE[4]
00  // 15 x5y66 CPE[5]
80  // 16 x5y66 CPE[6]
00  // 17 x5y66 CPE[7]
C5  // 18 x5y66 CPE[8]
00  // 19 x5y66 CPE[9]
00  // 20 x6y65 CPE[0]
00  // 21 x6y65 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x6y65 CPE[2]
00  // 23 x6y65 CPE[3]
00  // 24 x6y65 CPE[4]
60  // 25 x6y65 CPE[5]
3F  // 26 x6y65 CPE[6]
A5 // -- CRC low byte
81 // -- CRC high byte


// Config Latches on x7y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C1EE     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
21 // y_sel: 65
35 // -- CRC low byte
AB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C1F6
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
50  //  0 x7y65 CPE[0]  net1 = net2: _a187  C_ADDF2///ADDF2/
05  //  1 x7y65 CPE[1]  80'h00_0078_00_0020_0C66_0550 modified with path inversions
66  //  2 x7y65 CPE[2]  80'h00_0078_00_0020_0C66_0AA0 from netlist
0C  //  3 x7y65 CPE[3]      00_0000_00_0000_0000_0FF0 difference
20  //  4 x7y65 CPE[4]
00  //  5 x7y65 CPE[5]
00  //  6 x7y65 CPE[6]
78  //  7 x7y65 CPE[7]
00  //  8 x7y65 CPE[8]
00  //  9 x7y65 CPE[9]
0A  // 10 x7y66 CPE[0]  net1 = net2: _a189  C_ADDF2///ADDF2/
0A  // 11 x7y66 CPE[1]  80'h00_0078_00_0020_0C66_0A0A modified with path inversions
66  // 12 x7y66 CPE[2]  80'h00_0078_00_0020_0C66_0A0A from netlist
0C  // 13 x7y66 CPE[3]
20  // 14 x7y66 CPE[4]
00  // 15 x7y66 CPE[5]
00  // 16 x7y66 CPE[6]
78  // 17 x7y66 CPE[7]
00  // 18 x7y66 CPE[8]
00  // 19 x7y66 CPE[9]
05  // 20 x8y65 CPE[0]  net1 = net2: _a173  C_ADDF2///ADDF2/
05  // 21 x8y65 CPE[1]  80'h00_0078_00_0020_0C66_0505 modified with path inversions
66  // 22 x8y65 CPE[2]  80'h00_0078_00_0020_0C66_0505 from netlist
0C  // 23 x8y65 CPE[3]
20  // 24 x8y65 CPE[4]
00  // 25 x8y65 CPE[5]
00  // 26 x8y65 CPE[6]
78  // 27 x8y65 CPE[7]
00  // 28 x8y65 CPE[8]
00  // 29 x8y65 CPE[9]
03  // 30 x8y66 CPE[0]  net1 = net2: _a160  C_ADDF2///ADDF2/
0C  // 31 x8y66 CPE[1]  80'h00_0078_00_0020_0C66_0C03 modified with path inversions
66  // 32 x8y66 CPE[2]  80'h00_0078_00_0020_0C66_0303 from netlist
0C  // 33 x8y66 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 34 x8y66 CPE[4]
00  // 35 x8y66 CPE[5]
00  // 36 x8y66 CPE[6]
78  // 37 x8y66 CPE[7]
00  // 38 x8y66 CPE[8]
00  // 39 x8y66 CPE[9]
1D  // 40 x7y65 INMUX plane 2,1
15  // 41 x7y65 INMUX plane 4,3
0E  // 42 x7y65 INMUX plane 6,5
00  // 43 x7y65 INMUX plane 8,7
00  // 44 x7y65 INMUX plane 10,9
01  // 45 x7y65 INMUX plane 12,11
00  // 46 x7y66 INMUX plane 2,1
10  // 47 x7y66 INMUX plane 4,3
00  // 48 x7y66 INMUX plane 6,5
00  // 49 x7y66 INMUX plane 8,7
01  // 50 x7y66 INMUX plane 10,9
00  // 51 x7y66 INMUX plane 12,11
07  // 52 x8y65 INMUX plane 2,1
00  // 53 x8y65 INMUX plane 4,3
05  // 54 x8y65 INMUX plane 6,5
01  // 55 x8y65 INMUX plane 8,7
04  // 56 x8y65 INMUX plane 10,9
02  // 57 x8y65 INMUX plane 12,11
25  // 58 x8y66 INMUX plane 2,1
05  // 59 x8y66 INMUX plane 4,3
39  // 60 x8y66 INMUX plane 6,5
00  // 61 x8y66 INMUX plane 8,7
29  // 62 x8y66 INMUX plane 10,9
00  // 63 x8y66 INMUX plane 12,11
48  // 64 x8y66 SB_BIG plane 1
12  // 65 x8y66 SB_BIG plane 1
00  // 66 x8y66 SB_DRIVE plane 2,1
48  // 67 x8y66 SB_BIG plane 2
12  // 68 x8y66 SB_BIG plane 2
48  // 69 x8y66 SB_BIG plane 3
12  // 70 x8y66 SB_BIG plane 3
00  // 71 x8y66 SB_DRIVE plane 4,3
94  // 72 x8y66 SB_BIG plane 4
22  // 73 x8y66 SB_BIG plane 4
12  // 74 x8y66 SB_BIG plane 5
12  // 75 x8y66 SB_BIG plane 5
00  // 76 x8y66 SB_DRIVE plane 6,5
48  // 77 x8y66 SB_BIG plane 6
12  // 78 x8y66 SB_BIG plane 6
48  // 79 x8y66 SB_BIG plane 7
12  // 80 x8y66 SB_BIG plane 7
00  // 81 x8y66 SB_DRIVE plane 8,7
48  // 82 x8y66 SB_BIG plane 8
12  // 83 x8y66 SB_BIG plane 8
61  // 84 x8y66 SB_BIG plane 9
22  // 85 x8y66 SB_BIG plane 9
00  // 86 x8y66 SB_DRIVE plane 10,9
48  // 87 x8y66 SB_BIG plane 10
12  // 88 x8y66 SB_BIG plane 10
48  // 89 x8y66 SB_BIG plane 11
14  // 90 x8y66 SB_BIG plane 11
00  // 91 x8y66 SB_DRIVE plane 12,11
48  // 92 x8y66 SB_BIG plane 12
12  // 93 x8y66 SB_BIG plane 12
A8  // 94 x7y65 SB_SML plane 1
82  // 95 x7y65 SB_SML plane 2,1
22  // 96 x7y65 SB_SML plane 2
A8  // 97 x7y65 SB_SML plane 3
82  // 98 x7y65 SB_SML plane 4,3
2A  // 99 x7y65 SB_SML plane 4
92  // 100 x7y65 SB_SML plane 5
82  // 101 x7y65 SB_SML plane 6,5
22  // 102 x7y65 SB_SML plane 6
4B  // 103 x7y65 SB_SML plane 7
87  // 104 x7y65 SB_SML plane 8,7
2A  // 105 x7y65 SB_SML plane 8
A8  // 106 x7y65 SB_SML plane 9
82  // 107 x7y65 SB_SML plane 10,9
2A  // 108 x7y65 SB_SML plane 10
A8  // 109 x7y65 SB_SML plane 11
86  // 110 x7y65 SB_SML plane 12,11
2A  // 111 x7y65 SB_SML plane 12
13 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x9y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C26C     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
21 // y_sel: 65
ED // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C274
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
12  //  0 x9y65 CPE[0]  _a197  C_Route1////    _a47  C_///AND/
00  //  1 x9y65 CPE[1]  80'h00_0078_00_0050_0C68_0012 modified with path inversions
68  //  2 x9y65 CPE[2]  80'h00_0078_00_0050_0C68_0028 from netlist
0C  //  3 x9y65 CPE[3]      00_0000_00_0000_0000_003A difference
50  //  4 x9y65 CPE[4]
00  //  5 x9y65 CPE[5]
00  //  6 x9y65 CPE[6]
78  //  7 x9y65 CPE[7]
00  //  8 x9y65 CPE[8]
00  //  9 x9y65 CPE[9]
F4  // 10 x9y66 CPE[0]  _a4  C_///AND/
FF  // 11 x9y66 CPE[1]  80'h00_0060_00_0000_0C08_FFF4 modified with path inversions
08  // 12 x9y66 CPE[2]  80'h00_0060_00_0000_0C08_FFF2 from netlist
0C  // 13 x9y66 CPE[3]      00_0000_00_0000_0000_0006 difference
00  // 14 x9y66 CPE[4]
00  // 15 x9y66 CPE[5]
00  // 16 x9y66 CPE[6]
60  // 17 x9y66 CPE[7]
00  // 18 x9y66 CPE[8]
00  // 19 x9y66 CPE[9]
FC  // 20 x10y65 CPE[0]  _a27  C_AND////    _a299  C_///AND/D
8C  // 21 x10y65 CPE[1]  80'h00_C618_80_0000_0C88_8CFC modified with path inversions
88  // 22 x10y65 CPE[2]  80'h00_FA18_80_0000_0C88_2CFC from netlist
0C  // 23 x10y65 CPE[3]      00_3C00_00_0000_0000_A000 difference
00  // 24 x10y65 CPE[4]
00  // 25 x10y65 CPE[5]
80  // 26 x10y65 CPE[6]
18  // 27 x10y65 CPE[7]
C6  // 28 x10y65 CPE[8]
00  // 29 x10y65 CPE[9]
CD  // 30 x10y66 CPE[0]  _a298  C_AND/D///    _a20  C_///ORAND/
5F  // 31 x10y66 CPE[1]  80'h00_C660_00_0000_0C88_5FCD modified with path inversions
88  // 32 x10y66 CPE[2]  80'h00_FA60_00_0000_0C88_AFC7 from netlist
0C  // 33 x10y66 CPE[3]      00_3C00_00_0000_0000_F00A difference
00  // 34 x10y66 CPE[4]
00  // 35 x10y66 CPE[5]
00  // 36 x10y66 CPE[6]
60  // 37 x10y66 CPE[7]
C6  // 38 x10y66 CPE[8]
E0 // -- CRC low byte
5D // -- CRC high byte


// Config Latches on x11y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C2A1     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
21 // y_sel: 65
85 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C2A9
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
CA  //  0 x11y65 CPE[0]  _a84  C_ORAND////    _a33  C_///AND/D
B3  //  1 x11y65 CPE[1]  80'h00_CA18_80_0000_0C88_B3CA modified with path inversions
88  //  2 x11y65 CPE[2]  80'h00_FA18_80_0000_0C88_E33A from netlist
0C  //  3 x11y65 CPE[3]      00_3000_00_0000_0000_50F0 difference
00  //  4 x11y65 CPE[4]
00  //  5 x11y65 CPE[5]
80  //  6 x11y65 CPE[6]
18  //  7 x11y65 CPE[7]
CA  //  8 x11y65 CPE[8]
00  //  9 x11y65 CPE[9]
8C  // 10 x11y66 CPE[0]  _a21  C_AND////    
58  // 11 x11y66 CPE[1]  80'h00_0018_00_0000_0888_588C modified with path inversions
88  // 12 x11y66 CPE[2]  80'h00_0018_00_0000_0888_A12C from netlist
08  // 13 x11y66 CPE[3]      00_0000_00_0000_0000_F9A0 difference
00  // 14 x11y66 CPE[4]
00  // 15 x11y66 CPE[5]
00  // 16 x11y66 CPE[6]
18  // 17 x11y66 CPE[7]
00  // 18 x11y66 CPE[8]
00  // 19 x11y66 CPE[9]
FF  // 20 x12y65 CPE[0]  _a357  C_////Bridge
FF  // 21 x12y65 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x12y65 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x12y65 CPE[3]
00  // 24 x12y65 CPE[4]
00  // 25 x12y65 CPE[5]
00  // 26 x12y65 CPE[6]
A1  // 27 x12y65 CPE[7]
EA // -- CRC low byte
BA // -- CRC high byte


// Config Latches on x13y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C2CB     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
21 // y_sel: 65
5D // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C2D3
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
3F  //  0 x13y65 CPE[0]  _a45  C_OR/D///    _a217  C_///AND/D
7B  //  1 x13y65 CPE[1]  80'h00_CD00_80_0000_0CE8_7B3F modified with path inversions
E8  //  2 x13y65 CPE[2]  80'h00_FE00_80_0000_0CE8_EECF from netlist
0C  //  3 x13y65 CPE[3]      00_3300_00_0000_0000_95F0 difference
00  //  4 x13y65 CPE[4]
00  //  5 x13y65 CPE[5]
80  //  6 x13y65 CPE[6]
00  //  7 x13y65 CPE[7]
CD  //  8 x13y65 CPE[8]
00  //  9 x13y65 CPE[9]
73  // 10 x13y66 CPE[0]  net1 = net2: _a54  C_ORAND////D
FA  // 11 x13y66 CPE[1]  80'h00_CD18_00_0000_0888_FA73 modified with path inversions
88  // 12 x13y66 CPE[2]  80'h00_FE18_00_0000_0888_FADC from netlist
08  // 13 x13y66 CPE[3]      00_3300_00_0000_0000_00AF difference
00  // 14 x13y66 CPE[4]
00  // 15 x13y66 CPE[5]
00  // 16 x13y66 CPE[6]
18  // 17 x13y66 CPE[7]
CD  // 18 x13y66 CPE[8]
00  // 19 x13y66 CPE[9]
3F  // 20 x14y65 CPE[0]  _a283  C_///AND/D
FF  // 21 x14y65 CPE[1]  80'h00_F600_80_0000_0C08_FF3F modified with path inversions
08  // 22 x14y65 CPE[2]  80'h00_FA00_80_0000_0C08_FFCF from netlist
0C  // 23 x14y65 CPE[3]      00_0C00_00_0000_0000_00F0 difference
00  // 24 x14y65 CPE[4]
00  // 25 x14y65 CPE[5]
80  // 26 x14y65 CPE[6]
00  // 27 x14y65 CPE[7]
F6  // 28 x14y65 CPE[8]
00  // 29 x14y65 CPE[9]
CF  // 30 x14y66 CPE[0]  _a96  C_MX2b/D///    
00  // 31 x14y66 CPE[1]  80'h00_C900_00_0040_0AA8_00CF modified with path inversions
A8  // 32 x14y66 CPE[2]  80'h00_FA00_00_0040_0AA0_003F from netlist
0A  // 33 x14y66 CPE[3]      00_3300_00_0000_0008_00F0 difference
40  // 34 x14y66 CPE[4]
00  // 35 x14y66 CPE[5]
00  // 36 x14y66 CPE[6]
00  // 37 x14y66 CPE[7]
C9  // 38 x14y66 CPE[8]
50 // -- CRC low byte
A8 // -- CRC high byte


// Config Latches on x15y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C300     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
21 // y_sel: 65
95 // -- CRC low byte
02 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C308
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
F5  //  0 x15y65 CPE[0]  _a225  C_///AND/D
FF  //  1 x15y65 CPE[1]  80'h00_FE00_80_0000_0C08_FFF5 modified with path inversions
08  //  2 x15y65 CPE[2]  80'h00_FE00_80_0000_0C08_FFFA from netlist
0C  //  3 x15y65 CPE[3]      00_0000_00_0000_0000_000F difference
00  //  4 x15y65 CPE[4]
00  //  5 x15y65 CPE[5]
80  //  6 x15y65 CPE[6]
00  //  7 x15y65 CPE[7]
FE  //  8 x15y65 CPE[8]
00  //  9 x15y65 CPE[9]
F1  // 10 x15y66 CPE[0]  _a334  C_AND////    _a3  C_///AND/
88  // 11 x15y66 CPE[1]  80'h00_0078_00_0000_0C88_88F1 modified with path inversions
88  // 12 x15y66 CPE[2]  80'h00_0078_00_0000_0C88_88F4 from netlist
0C  // 13 x15y66 CPE[3]      00_0000_00_0000_0000_0005 difference
00  // 14 x15y66 CPE[4]
00  // 15 x15y66 CPE[5]
00  // 16 x15y66 CPE[6]
78  // 17 x15y66 CPE[7]
00  // 18 x15y66 CPE[8]
00  // 19 x15y66 CPE[9]
FF  // 20 x16y65 CPE[0]  _a193  C_/C_0_1///    
FF  // 21 x16y65 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 22 x16y65 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 23 x16y65 CPE[3]
00  // 24 x16y65 CPE[4]
08  // 25 x16y65 CPE[5]
12  // 26 x16y65 CPE[6]
00  // 27 x16y65 CPE[7]
CF  // 28 x16y65 CPE[8]
00  // 29 x16y65 CPE[9]
30  // 30 x16y66 CPE[0]  net1 = net2: _a191  C_ADDF2///ADDF2/
35  // 31 x16y66 CPE[1]  80'h00_0078_00_0020_0C66_3530 modified with path inversions
66  // 32 x16y66 CPE[2]  80'h00_0078_00_0020_0C66_CAC0 from netlist
0C  // 33 x16y66 CPE[3]      00_0000_00_0000_0000_FFF0 difference
20  // 34 x16y66 CPE[4]
00  // 35 x16y66 CPE[5]
00  // 36 x16y66 CPE[6]
78  // 37 x16y66 CPE[7]
00  // 38 x16y66 CPE[8]
00  // 39 x16y66 CPE[9]
0D  // 40 x15y65 INMUX plane 2,1
00  // 41 x15y65 INMUX plane 4,3
03  // 42 x15y65 INMUX plane 6,5
00  // 43 x15y65 INMUX plane 8,7
00  // 44 x15y65 INMUX plane 10,9
01  // 45 x15y65 INMUX plane 12,11
00  // 46 x15y66 INMUX plane 2,1
28  // 47 x15y66 INMUX plane 4,3
3B  // 48 x15y66 INMUX plane 6,5
34  // 49 x15y66 INMUX plane 8,7
28  // 50 x15y66 INMUX plane 10,9
10  // 51 x15y66 INMUX plane 12,11
00  // 52 x16y65 INMUX plane 2,1
00  // 53 x16y65 INMUX plane 4,3
80  // 54 x16y65 INMUX plane 6,5
08  // 55 x16y65 INMUX plane 8,7
89  // 56 x16y65 INMUX plane 10,9
00  // 57 x16y65 INMUX plane 12,11
0D  // 58 x16y66 INMUX plane 2,1
28  // 59 x16y66 INMUX plane 4,3
84  // 60 x16y66 INMUX plane 6,5
38  // 61 x16y66 INMUX plane 8,7
80  // 62 x16y66 INMUX plane 10,9
28  // 63 x16y66 INMUX plane 12,11
9A  // 64 x16y66 SB_BIG plane 1
14  // 65 x16y66 SB_BIG plane 1
00  // 66 x16y66 SB_DRIVE plane 2,1
48  // 67 x16y66 SB_BIG plane 2
14  // 68 x16y66 SB_BIG plane 2
48  // 69 x16y66 SB_BIG plane 3
12  // 70 x16y66 SB_BIG plane 3
00  // 71 x16y66 SB_DRIVE plane 4,3
48  // 72 x16y66 SB_BIG plane 4
12  // 73 x16y66 SB_BIG plane 4
41  // 74 x16y66 SB_BIG plane 5
12  // 75 x16y66 SB_BIG plane 5
00  // 76 x16y66 SB_DRIVE plane 6,5
48  // 77 x16y66 SB_BIG plane 6
12  // 78 x16y66 SB_BIG plane 6
48  // 79 x16y66 SB_BIG plane 7
12  // 80 x16y66 SB_BIG plane 7
00  // 81 x16y66 SB_DRIVE plane 8,7
12  // 82 x16y66 SB_BIG plane 8
21  // 83 x16y66 SB_BIG plane 8
71  // 84 x16y66 SB_BIG plane 9
12  // 85 x16y66 SB_BIG plane 9
00  // 86 x16y66 SB_DRIVE plane 10,9
48  // 87 x16y66 SB_BIG plane 10
12  // 88 x16y66 SB_BIG plane 10
59  // 89 x16y66 SB_BIG plane 11
12  // 90 x16y66 SB_BIG plane 11
00  // 91 x16y66 SB_DRIVE plane 12,11
50  // 92 x16y66 SB_BIG plane 12
24  // 93 x16y66 SB_BIG plane 12
A8  // 94 x15y65 SB_SML plane 1
82  // 95 x15y65 SB_SML plane 2,1
22  // 96 x15y65 SB_SML plane 2
A8  // 97 x15y65 SB_SML plane 3
82  // 98 x15y65 SB_SML plane 4,3
4A  // 99 x15y65 SB_SML plane 4
D1  // 100 x15y65 SB_SML plane 5
26  // 101 x15y65 SB_SML plane 6,5
41  // 102 x15y65 SB_SML plane 6
A8  // 103 x15y65 SB_SML plane 7
42  // 104 x15y65 SB_SML plane 8,7
52  // 105 x15y65 SB_SML plane 8
B1  // 106 x15y65 SB_SML plane 9
12  // 107 x15y65 SB_SML plane 10,9
2B  // 108 x15y65 SB_SML plane 10
A8  // 109 x15y65 SB_SML plane 11
82  // 110 x15y65 SB_SML plane 12,11
2C  // 111 x15y65 SB_SML plane 12
F3 // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x17y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C37E     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
21 // y_sel: 65
4D // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C386
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x17y65 CPE[0]  _a90  C_MX2a/D///    
02  //  1 x17y65 CPE[1]  80'h00_C900_00_0040_0C03_0200 modified with path inversions
03  //  2 x17y65 CPE[2]  80'h00_FA00_00_0040_0C03_0800 from netlist
0C  //  3 x17y65 CPE[3]      00_3300_00_0000_0000_0A00 difference
40  //  4 x17y65 CPE[4]
00  //  5 x17y65 CPE[5]
00  //  6 x17y65 CPE[6]
00  //  7 x17y65 CPE[7]
C9  //  8 x17y65 CPE[8]
00  //  9 x17y65 CPE[9]
F3  // 10 x17y66 CPE[0]  _a241  C_///AND/D
FF  // 11 x17y66 CPE[1]  80'h00_3D00_80_0000_0C08_FFF3 modified with path inversions
08  // 12 x17y66 CPE[2]  80'h00_FE00_80_0000_0C08_FFFC from netlist
0C  // 13 x17y66 CPE[3]      00_C300_00_0000_0000_000F difference
00  // 14 x17y66 CPE[4]
00  // 15 x17y66 CPE[5]
80  // 16 x17y66 CPE[6]
00  // 17 x17y66 CPE[7]
3D  // 18 x17y66 CPE[8]
00  // 19 x17y66 CPE[9]
00  // 20 x18y65 CPE[0]
00  // 21 x18y65 CPE[1]
00  // 22 x18y65 CPE[2]
00  // 23 x18y65 CPE[3]
00  // 24 x18y65 CPE[4]
00  // 25 x18y65 CPE[5]
00  // 26 x18y65 CPE[6]
00  // 27 x18y65 CPE[7]
00  // 28 x18y65 CPE[8]
00  // 29 x18y65 CPE[9]
3C  // 30 x18y66 CPE[0]  net1 = net2: _a1  C_AND/D//AND/D
33  // 31 x18y66 CPE[1]  80'h00_C900_80_0000_0C88_333C modified with path inversions
88  // 32 x18y66 CPE[2]  80'h00_F600_80_0000_0C88_CC3C from netlist
0C  // 33 x18y66 CPE[3]      00_3F00_00_0000_0000_FF00 difference
00  // 34 x18y66 CPE[4]
00  // 35 x18y66 CPE[5]
80  // 36 x18y66 CPE[6]
00  // 37 x18y66 CPE[7]
C9  // 38 x18y66 CPE[8]
AD // -- CRC low byte
5E // -- CRC high byte


// Config Latches on x19y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C3B3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
21 // y_sel: 65
25 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C3BB
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
00  //  0 x19y65 CPE[0]  _a100  C_MX2a/D///    
02  //  1 x19y65 CPE[1]  80'h00_C500_00_0040_0C23_0200 modified with path inversions
23  //  2 x19y65 CPE[2]  80'h00_FA00_00_0040_0C03_0200 from netlist
0C  //  3 x19y65 CPE[3]      00_3F00_00_0000_0020_0000 difference
40  //  4 x19y65 CPE[4]
00  //  5 x19y65 CPE[5]
00  //  6 x19y65 CPE[6]
00  //  7 x19y65 CPE[7]
C5  //  8 x19y65 CPE[8]
00  //  9 x19y65 CPE[9]
00  // 10 x19y66 CPE[0]
00  // 11 x19y66 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x19y66 CPE[2]
00  // 13 x19y66 CPE[3]
00  // 14 x19y66 CPE[4]
60  // 15 x19y66 CPE[5]
3F  // 16 x19y66 CPE[6]
00  // 17 x19y66 CPE[7]
00  // 18 x19y66 CPE[8]
00  // 19 x19y66 CPE[9]
00  // 20 x20y65 CPE[0]
00  // 21 x20y65 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x20y65 CPE[2]
00  // 23 x20y65 CPE[3]
00  // 24 x20y65 CPE[4]
60  // 25 x20y65 CPE[5]
3F  // 26 x20y65 CPE[6]
57 // -- CRC low byte
DE // -- CRC high byte


// Config Latches on x5y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C3DC     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
22 // y_sel: 67
A6 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C3E4
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
33  //  0 x5y67 CPE[0]  net1 = net2: _a36  C_AND/D//AND/D
C5  //  1 x5y67 CPE[1]  80'h00_C500_80_0000_0C88_C533 modified with path inversions
88  //  2 x5y67 CPE[2]  80'h00_FA00_80_0000_0C88_3A3C from netlist
0C  //  3 x5y67 CPE[3]      00_3F00_00_0000_0000_FF0F difference
00  //  4 x5y67 CPE[4]
00  //  5 x5y67 CPE[5]
80  //  6 x5y67 CPE[6]
00  //  7 x5y67 CPE[7]
C5  //  8 x5y67 CPE[8]
00  //  9 x5y67 CPE[9]
35  // 10 x5y68 CPE[0]  net1 = net2: _a41  C_AND/D//AND/D
C5  // 11 x5y68 CPE[1]  80'h00_C500_80_0000_0C88_C535 modified with path inversions
88  // 12 x5y68 CPE[2]  80'h00_FA00_80_0000_0C88_3A3A from netlist
0C  // 13 x5y68 CPE[3]      00_3F00_00_0000_0000_FF0F difference
00  // 14 x5y68 CPE[4]
00  // 15 x5y68 CPE[5]
80  // 16 x5y68 CPE[6]
00  // 17 x5y68 CPE[7]
C5  // 18 x5y68 CPE[8]
AB // -- CRC low byte
8A // -- CRC high byte


// Config Latches on x7y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C3FD     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
22 // y_sel: 67
AE // -- CRC low byte
99 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C405
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
0C  //  0 x7y67 CPE[0]  net1 = net2: _a176  C_ADDF2///ADDF2/
0C  //  1 x7y67 CPE[1]  80'h00_0078_00_0020_0C66_0C0C modified with path inversions
66  //  2 x7y67 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  //  3 x7y67 CPE[3]
20  //  4 x7y67 CPE[4]
00  //  5 x7y67 CPE[5]
00  //  6 x7y67 CPE[6]
78  //  7 x7y67 CPE[7]
00  //  8 x7y67 CPE[8]
00  //  9 x7y67 CPE[9]
05  // 10 x7y68 CPE[0]  net1 = net2: _a178  C_ADDF2///ADDF2/
03  // 11 x7y68 CPE[1]  80'h00_0078_00_0020_0C66_0305 modified with path inversions
66  // 12 x7y68 CPE[2]  80'h00_0078_00_0020_0C66_0C0A from netlist
0C  // 13 x7y68 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 14 x7y68 CPE[4]
00  // 15 x7y68 CPE[5]
00  // 16 x7y68 CPE[6]
78  // 17 x7y68 CPE[7]
00  // 18 x7y68 CPE[8]
00  // 19 x7y68 CPE[9]
0A  // 20 x8y67 CPE[0]  net1 = net2: _a162  C_ADDF2///ADDF2/
0C  // 21 x8y67 CPE[1]  80'h00_0078_00_0020_0C66_0C0A modified with path inversions
66  // 22 x8y67 CPE[2]  80'h00_0078_00_0020_0C66_0305 from netlist
0C  // 23 x8y67 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  // 24 x8y67 CPE[4]
00  // 25 x8y67 CPE[5]
00  // 26 x8y67 CPE[6]
78  // 27 x8y67 CPE[7]
00  // 28 x8y67 CPE[8]
00  // 29 x8y67 CPE[9]
A0  // 30 x8y68 CPE[0]  _a164  C_ADDF////    
00  // 31 x8y68 CPE[1]  80'h00_0018_00_0010_0666_00A0 modified with path inversions
66  // 32 x8y68 CPE[2]  80'h00_0018_00_0010_0666_0050 from netlist
06  // 33 x8y68 CPE[3]      00_0000_00_0000_0000_00F0 difference
10  // 34 x8y68 CPE[4]
00  // 35 x8y68 CPE[5]
00  // 36 x8y68 CPE[6]
18  // 37 x8y68 CPE[7]
00  // 38 x8y68 CPE[8]
00  // 39 x8y68 CPE[9]
01  // 40 x7y67 INMUX plane 2,1
00  // 41 x7y67 INMUX plane 4,3
00  // 42 x7y67 INMUX plane 6,5
00  // 43 x7y67 INMUX plane 8,7
08  // 44 x7y67 INMUX plane 10,9
00  // 45 x7y67 INMUX plane 12,11
0C  // 46 x7y68 INMUX plane 2,1
00  // 47 x7y68 INMUX plane 4,3
03  // 48 x7y68 INMUX plane 6,5
00  // 49 x7y68 INMUX plane 8,7
09  // 50 x7y68 INMUX plane 10,9
01  // 51 x7y68 INMUX plane 12,11
08  // 52 x8y67 INMUX plane 2,1
10  // 53 x8y67 INMUX plane 4,3
E1  // 54 x8y67 INMUX plane 6,5
00  // 55 x8y67 INMUX plane 8,7
C0  // 56 x8y67 INMUX plane 10,9
00  // 57 x8y67 INMUX plane 12,11
08  // 58 x8y68 INMUX plane 2,1
07  // 59 x8y68 INMUX plane 4,3
CA  // 60 x8y68 INMUX plane 6,5
00  // 61 x8y68 INMUX plane 8,7
C9  // 62 x8y68 INMUX plane 10,9
02  // 63 x8y68 INMUX plane 12,11
51  // 64 x7y67 SB_BIG plane 1
12  // 65 x7y67 SB_BIG plane 1
00  // 66 x7y67 SB_DRIVE plane 2,1
D0  // 67 x7y67 SB_BIG plane 2
14  // 68 x7y67 SB_BIG plane 2
92  // 69 x7y67 SB_BIG plane 3
26  // 70 x7y67 SB_BIG plane 3
00  // 71 x7y67 SB_DRIVE plane 4,3
48  // 72 x7y67 SB_BIG plane 4
12  // 73 x7y67 SB_BIG plane 4
88  // 74 x7y67 SB_BIG plane 5
12  // 75 x7y67 SB_BIG plane 5
00  // 76 x7y67 SB_DRIVE plane 6,5
9C  // 77 x7y67 SB_BIG plane 6
22  // 78 x7y67 SB_BIG plane 6
48  // 79 x7y67 SB_BIG plane 7
12  // 80 x7y67 SB_BIG plane 7
00  // 81 x7y67 SB_DRIVE plane 8,7
48  // 82 x7y67 SB_BIG plane 8
12  // 83 x7y67 SB_BIG plane 8
48  // 84 x7y67 SB_BIG plane 9
12  // 85 x7y67 SB_BIG plane 9
00  // 86 x7y67 SB_DRIVE plane 10,9
48  // 87 x7y67 SB_BIG plane 10
12  // 88 x7y67 SB_BIG plane 10
48  // 89 x7y67 SB_BIG plane 11
12  // 90 x7y67 SB_BIG plane 11
00  // 91 x7y67 SB_DRIVE plane 12,11
48  // 92 x7y67 SB_BIG plane 12
12  // 93 x7y67 SB_BIG plane 12
28  // 94 x8y68 SB_SML plane 1
82  // 95 x8y68 SB_SML plane 2,1
22  // 96 x8y68 SB_SML plane 2
A8  // 97 x8y68 SB_SML plane 3
82  // 98 x8y68 SB_SML plane 4,3
2A  // 99 x8y68 SB_SML plane 4
31  // 100 x8y68 SB_SML plane 5
B2  // 101 x8y68 SB_SML plane 6,5
15  // 102 x8y68 SB_SML plane 6
A8  // 103 x8y68 SB_SML plane 7
82  // 104 x8y68 SB_SML plane 8,7
2A  // 105 x8y68 SB_SML plane 8
50  // 106 x8y68 SB_SML plane 9
13  // 107 x8y68 SB_SML plane 10,9
2B  // 108 x8y68 SB_SML plane 10
B1  // 109 x8y68 SB_SML plane 11
82  // 110 x8y68 SB_SML plane 12,11
2A  // 111 x8y68 SB_SML plane 12
E5 // -- CRC low byte
76 // -- CRC high byte


// Config Latches on x9y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C47B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
22 // y_sel: 67
76 // -- CRC low byte
80 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C483
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
84  //  0 x9y67 CPE[0]  _a23  C_AND////    
A4  //  1 x9y67 CPE[1]  80'h00_0018_00_0000_0888_A484 modified with path inversions
88  //  2 x9y67 CPE[2]  80'h00_0018_00_0000_0888_5441 from netlist
08  //  3 x9y67 CPE[3]      00_0000_00_0000_0000_F0C5 difference
00  //  4 x9y67 CPE[4]
00  //  5 x9y67 CPE[5]
00  //  6 x9y67 CPE[6]
18  //  7 x9y67 CPE[7]
00  //  8 x9y67 CPE[8]
00  //  9 x9y67 CPE[9]
00  // 10 x9y68 CPE[0]
00  // 11 x9y68 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x9y68 CPE[2]
00  // 13 x9y68 CPE[3]
00  // 14 x9y68 CPE[4]
60  // 15 x9y68 CPE[5]
3F  // 16 x9y68 CPE[6]
00  // 17 x9y68 CPE[7]
00  // 18 x9y68 CPE[8]
00  // 19 x9y68 CPE[9]
00  // 20 x10y67 CPE[0]
00  // 21 x10y67 CPE[1]
00  // 22 x10y67 CPE[2]
00  // 23 x10y67 CPE[3]
00  // 24 x10y67 CPE[4]
00  // 25 x10y67 CPE[5]
00  // 26 x10y67 CPE[6]
00  // 27 x10y67 CPE[7]
00  // 28 x10y67 CPE[8]
00  // 29 x10y67 CPE[9]
FF  // 30 x10y68 CPE[0]  _a316  C_AND////    
4F  // 31 x10y68 CPE[1]  80'h00_0018_00_0000_0C88_4FFF modified with path inversions
88  // 32 x10y68 CPE[2]  80'h00_0018_00_0000_0C88_1FFF from netlist
0C  // 33 x10y68 CPE[3]      00_0000_00_0000_0000_5000 difference
00  // 34 x10y68 CPE[4]
00  // 35 x10y68 CPE[5]
00  // 36 x10y68 CPE[6]
18  // 37 x10y68 CPE[7]
00  // 38 x10y68 CPE[8]
00  // 39 x10y68 CPE[9]
0F  // 40 x9y67 INMUX plane 2,1
15  // 41 x9y67 INMUX plane 4,3
2D  // 42 x9y67 INMUX plane 6,5
0F  // 43 x9y67 INMUX plane 8,7
2D  // 44 x9y67 INMUX plane 10,9
05  // 45 x9y67 INMUX plane 12,11
00  // 46 x9y68 INMUX plane 2,1
20  // 47 x9y68 INMUX plane 4,3
04  // 48 x9y68 INMUX plane 6,5
00  // 49 x9y68 INMUX plane 8,7
09  // 50 x9y68 INMUX plane 10,9
01  // 51 x9y68 INMUX plane 12,11
00  // 52 x10y67 INMUX plane 2,1
08  // 53 x10y67 INMUX plane 4,3
09  // 54 x10y67 INMUX plane 6,5
40  // 55 x10y67 INMUX plane 8,7
08  // 56 x10y67 INMUX plane 10,9
40  // 57 x10y67 INMUX plane 12,11
00  // 58 x10y68 INMUX plane 2,1
03  // 59 x10y68 INMUX plane 4,3
28  // 60 x10y68 INMUX plane 6,5
65  // 61 x10y68 INMUX plane 8,7
00  // 62 x10y68 INMUX plane 10,9
43  // 63 x10y68 INMUX plane 12,11
41  // 64 x10y68 SB_BIG plane 1
02  // 65 x10y68 SB_BIG plane 1
00  // 66 x10y68 SB_DRIVE plane 2,1
1A  // 67 x10y68 SB_BIG plane 2
16  // 68 x10y68 SB_BIG plane 2
00  // 69 x10y68 SB_BIG plane 3
00  // 70 x10y68 SB_BIG plane 3
00  // 71 x10y68 SB_DRIVE plane 4,3
48  // 72 x10y68 SB_BIG plane 4
12  // 73 x10y68 SB_BIG plane 4
48  // 74 x10y68 SB_BIG plane 5
12  // 75 x10y68 SB_BIG plane 5
00  // 76 x10y68 SB_DRIVE plane 6,5
00  // 77 x10y68 SB_BIG plane 6
00  // 78 x10y68 SB_BIG plane 6
00  // 79 x10y68 SB_BIG plane 7
00  // 80 x10y68 SB_BIG plane 7
00  // 81 x10y68 SB_DRIVE plane 8,7
48  // 82 x10y68 SB_BIG plane 8
12  // 83 x10y68 SB_BIG plane 8
21  // 84 x10y68 SB_BIG plane 9
00  // 85 x10y68 SB_BIG plane 9
00  // 86 x10y68 SB_DRIVE plane 10,9
00  // 87 x10y68 SB_BIG plane 10
00  // 88 x10y68 SB_BIG plane 10
03  // 89 x10y68 SB_BIG plane 11
22  // 90 x10y68 SB_BIG plane 11
00  // 91 x10y68 SB_DRIVE plane 12,11
00  // 92 x10y68 SB_BIG plane 12
00  // 93 x10y68 SB_BIG plane 12
A8  // 94 x9y67 SB_SML plane 1
02  // 95 x9y67 SB_SML plane 2,1
00  // 96 x9y67 SB_SML plane 2
00  // 97 x9y67 SB_SML plane 3
30  // 98 x9y67 SB_SML plane 4,3
04  // 99 x9y67 SB_SML plane 4
A1  // 100 x9y67 SB_SML plane 5
92  // 101 x9y67 SB_SML plane 6,5
01  // 102 x9y67 SB_SML plane 6
00  // 103 x9y67 SB_SML plane 7
84  // 104 x9y67 SB_SML plane 8,7
2A  // 105 x9y67 SB_SML plane 8
00  // 106 x9y67 SB_SML plane 9
90  // 107 x9y67 SB_SML plane 10,9
01  // 108 x9y67 SB_SML plane 10
94 // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x11y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C4F6     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
22 // y_sel: 67
1E // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C4FE
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x11y67 CPE[0]
00  //  1 x11y67 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x11y67 CPE[2]
00  //  3 x11y67 CPE[3]
00  //  4 x11y67 CPE[4]
60  //  5 x11y67 CPE[5]
3F  //  6 x11y67 CPE[6]
00  //  7 x11y67 CPE[7]
00  //  8 x11y67 CPE[8]
00  //  9 x11y67 CPE[9]
00  // 10 x11y68 CPE[0]
00  // 11 x11y68 CPE[1]
00  // 12 x11y68 CPE[2]
00  // 13 x11y68 CPE[3]
00  // 14 x11y68 CPE[4]
00  // 15 x11y68 CPE[5]
00  // 16 x11y68 CPE[6]
00  // 17 x11y68 CPE[7]
00  // 18 x11y68 CPE[8]
00  // 19 x11y68 CPE[9]
C3  // 20 x12y67 CPE[0]  net1 = net2: _a19  C_AND/D//AND/D
1F  // 21 x12y67 CPE[1]  80'h00_C500_80_0000_0C88_1FC3 modified with path inversions
88  // 22 x12y67 CPE[2]  80'h00_FA00_80_0000_0C88_1F3C from netlist
0C  // 23 x12y67 CPE[3]      00_3F00_00_0000_0000_00FF difference
00  // 24 x12y67 CPE[4]
00  // 25 x12y67 CPE[5]
80  // 26 x12y67 CPE[6]
00  // 27 x12y67 CPE[7]
C5  // 28 x12y67 CPE[8]
00  // 29 x12y67 CPE[9]
FF  // 30 x12y68 CPE[0]  _a25  C_AND////    
22  // 31 x12y68 CPE[1]  80'h00_0018_00_0000_0C88_22FF modified with path inversions
88  // 32 x12y68 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  // 33 x12y68 CPE[3]      00_0000_00_0000_0000_3300 difference
00  // 34 x12y68 CPE[4]
00  // 35 x12y68 CPE[5]
00  // 36 x12y68 CPE[6]
18  // 37 x12y68 CPE[7]
F1 // -- CRC low byte
9E // -- CRC high byte


// Config Latches on x13y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C52A     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
22 // y_sel: 67
C6 // -- CRC low byte
B3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C532
6C // Length: 108
F7 // -- CRC low byte
91 // -- CRC high byte
00  //  0 x13y67 CPE[0]
00  //  1 x13y67 CPE[1]
00  //  2 x13y67 CPE[2]
00  //  3 x13y67 CPE[3]
00  //  4 x13y67 CPE[4]
00  //  5 x13y67 CPE[5]
00  //  6 x13y67 CPE[6]
00  //  7 x13y67 CPE[7]
00  //  8 x13y67 CPE[8]
00  //  9 x13y67 CPE[9]
CF  // 10 x13y68 CPE[0]  _a46  C_ORAND////    _a233  C_///AND/D
7C  // 11 x13y68 CPE[1]  80'h00_F518_80_0000_0C88_7CCF modified with path inversions
88  // 12 x13y68 CPE[2]  80'h00_FA18_80_0000_0C88_DCCF from netlist
0C  // 13 x13y68 CPE[3]      00_0F00_00_0000_0000_A000 difference
00  // 14 x13y68 CPE[4]
00  // 15 x13y68 CPE[5]
80  // 16 x13y68 CPE[6]
18  // 17 x13y68 CPE[7]
F5  // 18 x13y68 CPE[8]
00  // 19 x13y68 CPE[9]
42  // 20 x14y67 CPE[0]  _a232  C_AND/D///    _a347  C_///AND/
3F  // 21 x14y67 CPE[1]  80'h00_F660_00_0000_0C88_3F42 modified with path inversions
88  // 22 x14y67 CPE[2]  80'h00_FA60_00_0000_0C88_CF88 from netlist
0C  // 23 x14y67 CPE[3]      00_0C00_00_0000_0000_F0CA difference
00  // 24 x14y67 CPE[4]
00  // 25 x14y67 CPE[5]
00  // 26 x14y67 CPE[6]
60  // 27 x14y67 CPE[7]
F6  // 28 x14y67 CPE[8]
00  // 29 x14y67 CPE[9]
FF  // 30 x14y68 CPE[0]  _a53  C_AND////    _a356  C_////Bridge
88  // 31 x14y68 CPE[1]  80'h00_00B8_00_0000_0C88_88FF modified with path inversions
88  // 32 x14y68 CPE[2]  80'h00_00B8_00_0000_0C88_48FF from netlist
0C  // 33 x14y68 CPE[3]      00_0000_00_0000_0000_C000 difference
00  // 34 x14y68 CPE[4]
00  // 35 x14y68 CPE[5]
00  // 36 x14y68 CPE[6]
B8  // 37 x14y68 CPE[7]
00  // 38 x14y68 CPE[8]
00  // 39 x14y68 CPE[9]
00  // 40 x13y67 INMUX plane 2,1
01  // 41 x13y67 INMUX plane 4,3
00  // 42 x13y67 INMUX plane 6,5
01  // 43 x13y67 INMUX plane 8,7
04  // 44 x13y67 INMUX plane 10,9
20  // 45 x13y67 INMUX plane 12,11
00  // 46 x13y68 INMUX plane 2,1
38  // 47 x13y68 INMUX plane 4,3
28  // 48 x13y68 INMUX plane 6,5
2F  // 49 x13y68 INMUX plane 8,7
28  // 50 x13y68 INMUX plane 10,9
28  // 51 x13y68 INMUX plane 12,11
0D  // 52 x14y67 INMUX plane 2,1
3A  // 53 x14y67 INMUX plane 4,3
00  // 54 x14y67 INMUX plane 6,5
69  // 55 x14y67 INMUX plane 8,7
08  // 56 x14y67 INMUX plane 10,9
25  // 57 x14y67 INMUX plane 12,11
0F  // 58 x14y68 INMUX plane 2,1
05  // 59 x14y68 INMUX plane 4,3
34  // 60 x14y68 INMUX plane 6,5
3E  // 61 x14y68 INMUX plane 8,7
04  // 62 x14y68 INMUX plane 10,9
21  // 63 x14y68 INMUX plane 12,11
19  // 64 x14y68 SB_BIG plane 1
00  // 65 x14y68 SB_BIG plane 1
00  // 66 x14y68 SB_DRIVE plane 2,1
C9  // 67 x14y68 SB_BIG plane 2
20  // 68 x14y68 SB_BIG plane 2
48  // 69 x14y68 SB_BIG plane 3
12  // 70 x14y68 SB_BIG plane 3
00  // 71 x14y68 SB_DRIVE plane 4,3
48  // 72 x14y68 SB_BIG plane 4
12  // 73 x14y68 SB_BIG plane 4
00  // 74 x14y68 SB_BIG plane 5
00  // 75 x14y68 SB_BIG plane 5
00  // 76 x14y68 SB_DRIVE plane 6,5
C8  // 77 x14y68 SB_BIG plane 6
10  // 78 x14y68 SB_BIG plane 6
56  // 79 x14y68 SB_BIG plane 7
24  // 80 x14y68 SB_BIG plane 7
00  // 81 x14y68 SB_DRIVE plane 8,7
48  // 82 x14y68 SB_BIG plane 8
02  // 83 x14y68 SB_BIG plane 8
29  // 84 x14y68 SB_BIG plane 9
00  // 85 x14y68 SB_BIG plane 9
00  // 86 x14y68 SB_DRIVE plane 10,9
80  // 87 x14y68 SB_BIG plane 10
00  // 88 x14y68 SB_BIG plane 10
21  // 89 x14y68 SB_BIG plane 11
00  // 90 x14y68 SB_BIG plane 11
00  // 91 x14y68 SB_DRIVE plane 12,11
C0  // 92 x14y68 SB_BIG plane 12
00  // 93 x14y68 SB_BIG plane 12
00  // 94 x13y67 SB_SML plane 1
80  // 95 x13y67 SB_SML plane 2,1
2A  // 96 x13y67 SB_SML plane 2
28  // 97 x13y67 SB_SML plane 3
82  // 98 x13y67 SB_SML plane 4,3
4A  // 99 x13y67 SB_SML plane 4
00  // 100 x13y67 SB_SML plane 5
90  // 101 x13y67 SB_SML plane 6,5
2B  // 102 x13y67 SB_SML plane 6
50  // 103 x13y67 SB_SML plane 7
84  // 104 x13y67 SB_SML plane 8,7
28  // 105 x13y67 SB_SML plane 8
11  // 106 x13y67 SB_SML plane 9
10  // 107 x13y67 SB_SML plane 10,9
A2 // -- CRC low byte
CF // -- CRC high byte


// Config Latches on x15y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C5A4     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
22 // y_sel: 67
0E // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C5AC
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x15y67 CPE[0]  _a6  C_AND/D///    
C3  //  1 x15y67 CPE[1]  80'h00_CA00_00_0000_0C88_C3FF modified with path inversions
88  //  2 x15y67 CPE[2]  80'h00_F600_00_0000_0C88_CCFF from netlist
0C  //  3 x15y67 CPE[3]      00_3C00_00_0000_0000_0F00 difference
00  //  4 x15y67 CPE[4]
00  //  5 x15y67 CPE[5]
00  //  6 x15y67 CPE[6]
00  //  7 x15y67 CPE[7]
CA  //  8 x15y67 CPE[8]
00  //  9 x15y67 CPE[9]
00  // 10 x15y68 CPE[0]
00  // 11 x15y68 CPE[1]
00  // 12 x15y68 CPE[2]
00  // 13 x15y68 CPE[3]
00  // 14 x15y68 CPE[4]
00  // 15 x15y68 CPE[5]
00  // 16 x15y68 CPE[6]
00  // 17 x15y68 CPE[7]
00  // 18 x15y68 CPE[8]
00  // 19 x15y68 CPE[9]
FF  // 20 x16y67 CPE[0]  _a370  C_////Bridge
FF  // 21 x16y67 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x16y67 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x16y67 CPE[3]
00  // 24 x16y67 CPE[4]
00  // 25 x16y67 CPE[5]
00  // 26 x16y67 CPE[6]
A1  // 27 x16y67 CPE[7]
00  // 28 x16y67 CPE[8]
00  // 29 x16y67 CPE[9]
FF  // 30 x16y68 CPE[0]  _a239  C_AND/D///    
F5  // 31 x16y68 CPE[1]  80'h00_FE00_00_0000_0C88_F5FF modified with path inversions
88  // 32 x16y68 CPE[2]  80'h00_FE00_00_0000_0C88_FAFF from netlist
0C  // 33 x16y68 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x16y68 CPE[4]
00  // 35 x16y68 CPE[5]
00  // 36 x16y68 CPE[6]
00  // 37 x16y68 CPE[7]
FE  // 38 x16y68 CPE[8]
CE // -- CRC low byte
31 // -- CRC high byte


// Config Latches on x17y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C5D9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
22 // y_sel: 67
D6 // -- CRC low byte
29 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C5E1
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x17y67 CPE[0]
00  //  1 x17y67 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x17y67 CPE[2]
00  //  3 x17y67 CPE[3]
00  //  4 x17y67 CPE[4]
60  //  5 x17y67 CPE[5]
3F  //  6 x17y67 CPE[6]
00  //  7 x17y67 CPE[7]
00  //  8 x17y67 CPE[8]
00  //  9 x17y67 CPE[9]
00  // 10 x17y68 CPE[0]
00  // 11 x17y68 CPE[1]
00  // 12 x17y68 CPE[2]
00  // 13 x17y68 CPE[3]
00  // 14 x17y68 CPE[4]
00  // 15 x17y68 CPE[5]
00  // 16 x17y68 CPE[6]
00  // 17 x17y68 CPE[7]
00  // 18 x17y68 CPE[8]
00  // 19 x17y68 CPE[9]
00  // 20 x18y67 CPE[0]
00  // 21 x18y67 CPE[1]
00  // 22 x18y67 CPE[2]
00  // 23 x18y67 CPE[3]
00  // 24 x18y67 CPE[4]
00  // 25 x18y67 CPE[5]
00  // 26 x18y67 CPE[6]
00  // 27 x18y67 CPE[7]
00  // 28 x18y67 CPE[8]
00  // 29 x18y67 CPE[9]
FA  // 30 x18y68 CPE[0]  _a235  C_///AND/D
FF  // 31 x18y68 CPE[1]  80'h00_F500_80_0000_0C08_FFFA modified with path inversions
08  // 32 x18y68 CPE[2]  80'h00_FA00_80_0000_0C08_FFFA from netlist
0C  // 33 x18y68 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 34 x18y68 CPE[4]
00  // 35 x18y68 CPE[5]
80  // 36 x18y68 CPE[6]
00  // 37 x18y68 CPE[7]
F5  // 38 x18y68 CPE[8]
00  // 39 x18y68 CPE[9]
01  // 40 x17y67 INMUX plane 2,1
08  // 41 x17y67 INMUX plane 4,3
00  // 42 x17y67 INMUX plane 6,5
00  // 43 x17y67 INMUX plane 8,7
20  // 44 x17y67 INMUX plane 10,9
08  // 45 x17y67 INMUX plane 12,11
00  // 46 x17y68 INMUX plane 2,1
08  // 47 x17y68 INMUX plane 4,3
08  // 48 x17y68 INMUX plane 6,5
00  // 49 x17y68 INMUX plane 8,7
01  // 50 x17y68 INMUX plane 10,9
00  // 51 x17y68 INMUX plane 12,11
00  // 52 x18y67 INMUX plane 2,1
00  // 53 x18y67 INMUX plane 4,3
00  // 54 x18y67 INMUX plane 6,5
00  // 55 x18y67 INMUX plane 8,7
08  // 56 x18y67 INMUX plane 10,9
00  // 57 x18y67 INMUX plane 12,11
06  // 58 x18y68 INMUX plane 2,1
00  // 59 x18y68 INMUX plane 4,3
01  // 60 x18y68 INMUX plane 6,5
00  // 61 x18y68 INMUX plane 8,7
20  // 62 x18y68 INMUX plane 10,9
00  // 63 x18y68 INMUX plane 12,11
00  // 64 x18y68 SB_BIG plane 1
00  // 65 x18y68 SB_BIG plane 1
00  // 66 x18y68 SB_DRIVE plane 2,1
19  // 67 x18y68 SB_BIG plane 2
00  // 68 x18y68 SB_BIG plane 2
00  // 69 x18y68 SB_BIG plane 3
00  // 70 x18y68 SB_BIG plane 3
40  // 71 x18y68 SB_DRIVE plane 4,3
48  // 72 x18y68 SB_BIG plane 4
10  // 73 x18y68 SB_BIG plane 4
00  // 74 x18y68 SB_BIG plane 5
00  // 75 x18y68 SB_BIG plane 5
00  // 76 x18y68 SB_DRIVE plane 6,5
00  // 77 x18y68 SB_BIG plane 6
00  // 78 x18y68 SB_BIG plane 6
00  // 79 x18y68 SB_BIG plane 7
00  // 80 x18y68 SB_BIG plane 7
00  // 81 x18y68 SB_DRIVE plane 8,7
48  // 82 x18y68 SB_BIG plane 8
12  // 83 x18y68 SB_BIG plane 8
00  // 84 x18y68 SB_BIG plane 9
00  // 85 x18y68 SB_BIG plane 9
00  // 86 x18y68 SB_DRIVE plane 10,9
00  // 87 x18y68 SB_BIG plane 10
00  // 88 x18y68 SB_BIG plane 10
00  // 89 x18y68 SB_BIG plane 11
00  // 90 x18y68 SB_BIG plane 11
00  // 91 x18y68 SB_DRIVE plane 12,11
00  // 92 x18y68 SB_BIG plane 12
00  // 93 x18y68 SB_BIG plane 12
00  // 94 x17y67 SB_SML plane 1
00  // 95 x17y67 SB_SML plane 2,1
00  // 96 x17y67 SB_SML plane 2
00  // 97 x17y67 SB_SML plane 3
80  // 98 x17y67 SB_SML plane 4,3
2C  // 99 x17y67 SB_SML plane 4
00  // 100 x17y67 SB_SML plane 5
00  // 101 x17y67 SB_SML plane 6,5
04  // 102 x17y67 SB_SML plane 6
00  // 103 x17y67 SB_SML plane 7
80  // 104 x17y67 SB_SML plane 8,7
2A  // 105 x17y67 SB_SML plane 8
00  // 106 x17y67 SB_SML plane 9
80  // 107 x17y67 SB_SML plane 10,9
21  // 108 x17y67 SB_SML plane 10
AE // -- CRC low byte
42 // -- CRC high byte


// Config Latches on x5y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C654     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
23 // y_sel: 69
2F // -- CRC low byte
C5 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C65C
57 // Length: 87
A7 // -- CRC low byte
1E // -- CRC high byte
00  //  0 x5y69 CPE[0]
00  //  1 x5y69 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x5y69 CPE[2]
00  //  3 x5y69 CPE[3]
00  //  4 x5y69 CPE[4]
60  //  5 x5y69 CPE[5]
3F  //  6 x5y69 CPE[6]
00  //  7 x5y69 CPE[7]
00  //  8 x5y69 CPE[8]
00  //  9 x5y69 CPE[9]
00  // 10 x5y70 CPE[0]
00  // 11 x5y70 CPE[1]
00  // 12 x5y70 CPE[2]
00  // 13 x5y70 CPE[3]
00  // 14 x5y70 CPE[4]
00  // 15 x5y70 CPE[5]
00  // 16 x5y70 CPE[6]
00  // 17 x5y70 CPE[7]
00  // 18 x5y70 CPE[8]
00  // 19 x5y70 CPE[9]
00  // 20 x6y69 CPE[0]
00  // 21 x6y69 CPE[1]
00  // 22 x6y69 CPE[2]
00  // 23 x6y69 CPE[3]
00  // 24 x6y69 CPE[4]
00  // 25 x6y69 CPE[5]
00  // 26 x6y69 CPE[6]
00  // 27 x6y69 CPE[7]
00  // 28 x6y69 CPE[8]
00  // 29 x6y69 CPE[9]
00  // 30 x6y70 CPE[0]
00  // 31 x6y70 CPE[1]
00  // 32 x6y70 CPE[2]
00  // 33 x6y70 CPE[3]
00  // 34 x6y70 CPE[4]
00  // 35 x6y70 CPE[5]
00  // 36 x6y70 CPE[6]
00  // 37 x6y70 CPE[7]
00  // 38 x6y70 CPE[8]
00  // 39 x6y70 CPE[9]
00  // 40 x5y69 INMUX plane 2,1
00  // 41 x5y69 INMUX plane 4,3
00  // 42 x5y69 INMUX plane 6,5
00  // 43 x5y69 INMUX plane 8,7
00  // 44 x5y69 INMUX plane 10,9
00  // 45 x5y69 INMUX plane 12,11
00  // 46 x5y70 INMUX plane 2,1
00  // 47 x5y70 INMUX plane 4,3
00  // 48 x5y70 INMUX plane 6,5
00  // 49 x5y70 INMUX plane 8,7
00  // 50 x5y70 INMUX plane 10,9
00  // 51 x5y70 INMUX plane 12,11
00  // 52 x6y69 INMUX plane 2,1
00  // 53 x6y69 INMUX plane 4,3
10  // 54 x6y69 INMUX plane 6,5
00  // 55 x6y69 INMUX plane 8,7
08  // 56 x6y69 INMUX plane 10,9
00  // 57 x6y69 INMUX plane 12,11
00  // 58 x6y70 INMUX plane 2,1
00  // 59 x6y70 INMUX plane 4,3
00  // 60 x6y70 INMUX plane 6,5
00  // 61 x6y70 INMUX plane 8,7
00  // 62 x6y70 INMUX plane 10,9
00  // 63 x6y70 INMUX plane 12,11
00  // 64 x5y69 SB_BIG plane 1
00  // 65 x5y69 SB_BIG plane 1
00  // 66 x5y69 SB_DRIVE plane 2,1
00  // 67 x5y69 SB_BIG plane 2
00  // 68 x5y69 SB_BIG plane 2
00  // 69 x5y69 SB_BIG plane 3
00  // 70 x5y69 SB_BIG plane 3
00  // 71 x5y69 SB_DRIVE plane 4,3
00  // 72 x5y69 SB_BIG plane 4
00  // 73 x5y69 SB_BIG plane 4
00  // 74 x5y69 SB_BIG plane 5
00  // 75 x5y69 SB_BIG plane 5
00  // 76 x5y69 SB_DRIVE plane 6,5
C9  // 77 x5y69 SB_BIG plane 6
00  // 78 x5y69 SB_BIG plane 6
00  // 79 x5y69 SB_BIG plane 7
00  // 80 x5y69 SB_BIG plane 7
00  // 81 x5y69 SB_DRIVE plane 8,7
00  // 82 x5y69 SB_BIG plane 8
00  // 83 x5y69 SB_BIG plane 8
00  // 84 x5y69 SB_BIG plane 9
00  // 85 x5y69 SB_BIG plane 9
04  // 86 x5y69 SB_DRIVE plane 10,9
4F // -- CRC low byte
F3 // -- CRC high byte


// Config Latches on x7y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C6B9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
23 // y_sel: 69
27 // -- CRC low byte
88 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C6C1
6E // Length: 110
E5 // -- CRC low byte
B2 // -- CRC high byte
A0  //  0 x7y69 CPE[0]  _a180  C_ADDF////    
00  //  1 x7y69 CPE[1]  80'h00_0018_00_0010_0666_00A0 modified with path inversions
66  //  2 x7y69 CPE[2]  80'h00_0018_00_0010_0666_00A0 from netlist
06  //  3 x7y69 CPE[3]
10  //  4 x7y69 CPE[4]
00  //  5 x7y69 CPE[5]
00  //  6 x7y69 CPE[6]
18  //  7 x7y69 CPE[7]
00  //  8 x7y69 CPE[8]
00  //  9 x7y69 CPE[9]
00  // 10 x7y70 CPE[0]
00  // 11 x7y70 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x7y70 CPE[2]
00  // 13 x7y70 CPE[3]
00  // 14 x7y70 CPE[4]
60  // 15 x7y70 CPE[5]
3F  // 16 x7y70 CPE[6]
00  // 17 x7y70 CPE[7]
00  // 18 x7y70 CPE[8]
00  // 19 x7y70 CPE[9]
00  // 20 x8y69 CPE[0]  _a320  C_Route1////    
00  // 21 x8y69 CPE[1]  80'h00_0018_00_0050_0C66_0000 modified with path inversions
66  // 22 x8y69 CPE[2]  80'h00_0018_00_0050_0C66_0000 from netlist
0C  // 23 x8y69 CPE[3]
50  // 24 x8y69 CPE[4]
00  // 25 x8y69 CPE[5]
00  // 26 x8y69 CPE[6]
18  // 27 x8y69 CPE[7]
00  // 28 x8y69 CPE[8]
00  // 29 x8y69 CPE[9]
00  // 30 x8y70 CPE[0]
00  // 31 x8y70 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x8y70 CPE[2]
00  // 33 x8y70 CPE[3]
00  // 34 x8y70 CPE[4]
60  // 35 x8y70 CPE[5]
3F  // 36 x8y70 CPE[6]
00  // 37 x8y70 CPE[7]
00  // 38 x8y70 CPE[8]
00  // 39 x8y70 CPE[9]
00  // 40 x7y69 INMUX plane 2,1
02  // 41 x7y69 INMUX plane 4,3
09  // 42 x7y69 INMUX plane 6,5
00  // 43 x7y69 INMUX plane 8,7
00  // 44 x7y69 INMUX plane 10,9
00  // 45 x7y69 INMUX plane 12,11
00  // 46 x7y70 INMUX plane 2,1
00  // 47 x7y70 INMUX plane 4,3
00  // 48 x7y70 INMUX plane 6,5
00  // 49 x7y70 INMUX plane 8,7
00  // 50 x7y70 INMUX plane 10,9
00  // 51 x7y70 INMUX plane 12,11
00  // 52 x8y69 INMUX plane 2,1
00  // 53 x8y69 INMUX plane 4,3
00  // 54 x8y69 INMUX plane 6,5
40  // 55 x8y69 INMUX plane 8,7
80  // 56 x8y69 INMUX plane 10,9
40  // 57 x8y69 INMUX plane 12,11
00  // 58 x8y70 INMUX plane 2,1
00  // 59 x8y70 INMUX plane 4,3
00  // 60 x8y70 INMUX plane 6,5
40  // 61 x8y70 INMUX plane 8,7
00  // 62 x8y70 INMUX plane 10,9
40  // 63 x8y70 INMUX plane 12,11
41  // 64 x8y70 SB_BIG plane 1
12  // 65 x8y70 SB_BIG plane 1
00  // 66 x8y70 SB_DRIVE plane 2,1
00  // 67 x8y70 SB_BIG plane 2
00  // 68 x8y70 SB_BIG plane 2
48  // 69 x8y70 SB_BIG plane 3
12  // 70 x8y70 SB_BIG plane 3
00  // 71 x8y70 SB_DRIVE plane 4,3
00  // 72 x8y70 SB_BIG plane 4
00  // 73 x8y70 SB_BIG plane 4
48  // 74 x8y70 SB_BIG plane 5
12  // 75 x8y70 SB_BIG plane 5
00  // 76 x8y70 SB_DRIVE plane 6,5
00  // 77 x8y70 SB_BIG plane 6
00  // 78 x8y70 SB_BIG plane 6
48  // 79 x8y70 SB_BIG plane 7
12  // 80 x8y70 SB_BIG plane 7
00  // 81 x8y70 SB_DRIVE plane 8,7
00  // 82 x8y70 SB_BIG plane 8
00  // 83 x8y70 SB_BIG plane 8
00  // 84 x8y70 SB_BIG plane 9
00  // 85 x8y70 SB_BIG plane 9
00  // 86 x8y70 SB_DRIVE plane 10,9
00  // 87 x8y70 SB_BIG plane 10
00  // 88 x8y70 SB_BIG plane 10
00  // 89 x8y70 SB_BIG plane 11
00  // 90 x8y70 SB_BIG plane 11
00  // 91 x8y70 SB_DRIVE plane 12,11
00  // 92 x8y70 SB_BIG plane 12
00  // 93 x8y70 SB_BIG plane 12
A8  // 94 x7y69 SB_SML plane 1
02  // 95 x7y69 SB_SML plane 2,1
00  // 96 x7y69 SB_SML plane 2
A8  // 97 x7y69 SB_SML plane 3
02  // 98 x7y69 SB_SML plane 4,3
00  // 99 x7y69 SB_SML plane 4
A8  // 100 x7y69 SB_SML plane 5
02  // 101 x7y69 SB_SML plane 6,5
00  // 102 x7y69 SB_SML plane 6
A8  // 103 x7y69 SB_SML plane 7
00  // 104 x7y69 SB_SML plane 8,7
00  // 105 x7y69 SB_SML plane 8
00  // 106 x7y69 SB_SML plane 9
00  // 107 x7y69 SB_SML plane 10,9
00  // 108 x7y69 SB_SML plane 10
03  // 109 x7y69 SB_SML plane 11
33 // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x9y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C735     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
23 // y_sel: 69
FF // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C73D
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
00  //  0 x9y69 CPE[0]
00  //  1 x9y69 CPE[1]
00  //  2 x9y69 CPE[2]
00  //  3 x9y69 CPE[3]
00  //  4 x9y69 CPE[4]
00  //  5 x9y69 CPE[5]
00  //  6 x9y69 CPE[6]
00  //  7 x9y69 CPE[7]
00  //  8 x9y69 CPE[8]
00  //  9 x9y69 CPE[9]
00  // 10 x9y70 CPE[0]
00  // 11 x9y70 CPE[1]
00  // 12 x9y70 CPE[2]
00  // 13 x9y70 CPE[3]
00  // 14 x9y70 CPE[4]
00  // 15 x9y70 CPE[5]
00  // 16 x9y70 CPE[6]
00  // 17 x9y70 CPE[7]
00  // 18 x9y70 CPE[8]
00  // 19 x9y70 CPE[9]
3A  // 20 x10y69 CPE[0]  net1 = net2: _a37  C_AND/D//AND/D
CA  // 21 x10y69 CPE[1]  80'h00_CA00_80_0000_0C88_CA3A modified with path inversions
88  // 22 x10y69 CPE[2]  80'h00_FA00_80_0000_0C88_3A3A from netlist
0C  // 23 x10y69 CPE[3]      00_3000_00_0000_0000_F000 difference
00  // 24 x10y69 CPE[4]
00  // 25 x10y69 CPE[5]
80  // 26 x10y69 CPE[6]
00  // 27 x10y69 CPE[7]
CA  // 28 x10y69 CPE[8]
00  // 29 x10y69 CPE[9]
00  // 30 x10y70 CPE[0]
00  // 31 x10y70 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x10y70 CPE[2]
00  // 33 x10y70 CPE[3]
00  // 34 x10y70 CPE[4]
60  // 35 x10y70 CPE[5]
3F  // 36 x10y70 CPE[6]
54 // -- CRC low byte
6A // -- CRC high byte


// Config Latches on x11y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C768     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
23 // y_sel: 69
97 // -- CRC low byte
BB // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C770
6D // Length: 109
7E // -- CRC low byte
80 // -- CRC high byte
00  //  0 x11y69 CPE[0]
00  //  1 x11y69 CPE[1]
00  //  2 x11y69 CPE[2]
00  //  3 x11y69 CPE[3]
00  //  4 x11y69 CPE[4]
00  //  5 x11y69 CPE[5]
00  //  6 x11y69 CPE[6]
00  //  7 x11y69 CPE[7]
00  //  8 x11y69 CPE[8]
00  //  9 x11y69 CPE[9]
00  // 10 x11y70 CPE[0]
00  // 11 x11y70 CPE[1]
00  // 12 x11y70 CPE[2]
00  // 13 x11y70 CPE[3]
00  // 14 x11y70 CPE[4]
00  // 15 x11y70 CPE[5]
00  // 16 x11y70 CPE[6]
00  // 17 x11y70 CPE[7]
00  // 18 x11y70 CPE[8]
00  // 19 x11y70 CPE[9]
00  // 20 x12y69 CPE[0]
00  // 21 x12y69 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x12y69 CPE[2]
00  // 23 x12y69 CPE[3]
00  // 24 x12y69 CPE[4]
60  // 25 x12y69 CPE[5]
3F  // 26 x12y69 CPE[6]
00  // 27 x12y69 CPE[7]
00  // 28 x12y69 CPE[8]
00  // 29 x12y69 CPE[9]
00  // 30 x12y70 CPE[0]
00  // 31 x12y70 CPE[1]
00  // 32 x12y70 CPE[2]
00  // 33 x12y70 CPE[3]
00  // 34 x12y70 CPE[4]
00  // 35 x12y70 CPE[5]
00  // 36 x12y70 CPE[6]
00  // 37 x12y70 CPE[7]
00  // 38 x12y70 CPE[8]
00  // 39 x12y70 CPE[9]
00  // 40 x11y69 INMUX plane 2,1
00  // 41 x11y69 INMUX plane 4,3
00  // 42 x11y69 INMUX plane 6,5
00  // 43 x11y69 INMUX plane 8,7
01  // 44 x11y69 INMUX plane 10,9
00  // 45 x11y69 INMUX plane 12,11
00  // 46 x11y70 INMUX plane 2,1
00  // 47 x11y70 INMUX plane 4,3
00  // 48 x11y70 INMUX plane 6,5
00  // 49 x11y70 INMUX plane 8,7
08  // 50 x11y70 INMUX plane 10,9
00  // 51 x11y70 INMUX plane 12,11
00  // 52 x12y69 INMUX plane 2,1
00  // 53 x12y69 INMUX plane 4,3
00  // 54 x12y69 INMUX plane 6,5
00  // 55 x12y69 INMUX plane 8,7
00  // 56 x12y69 INMUX plane 10,9
00  // 57 x12y69 INMUX plane 12,11
01  // 58 x12y70 INMUX plane 2,1
00  // 59 x12y70 INMUX plane 4,3
00  // 60 x12y70 INMUX plane 6,5
00  // 61 x12y70 INMUX plane 8,7
00  // 62 x12y70 INMUX plane 10,9
00  // 63 x12y70 INMUX plane 12,11
00  // 64 x12y70 SB_BIG plane 1
00  // 65 x12y70 SB_BIG plane 1
00  // 66 x12y70 SB_DRIVE plane 2,1
00  // 67 x12y70 SB_BIG plane 2
00  // 68 x12y70 SB_BIG plane 2
00  // 69 x12y70 SB_BIG plane 3
00  // 70 x12y70 SB_BIG plane 3
00  // 71 x12y70 SB_DRIVE plane 4,3
00  // 72 x12y70 SB_BIG plane 4
00  // 73 x12y70 SB_BIG plane 4
C9  // 74 x12y70 SB_BIG plane 5
00  // 75 x12y70 SB_BIG plane 5
00  // 76 x12y70 SB_DRIVE plane 6,5
00  // 77 x12y70 SB_BIG plane 6
00  // 78 x12y70 SB_BIG plane 6
89  // 79 x12y70 SB_BIG plane 7
00  // 80 x12y70 SB_BIG plane 7
00  // 81 x12y70 SB_DRIVE plane 8,7
00  // 82 x12y70 SB_BIG plane 8
00  // 83 x12y70 SB_BIG plane 8
00  // 84 x12y70 SB_BIG plane 9
00  // 85 x12y70 SB_BIG plane 9
00  // 86 x12y70 SB_DRIVE plane 10,9
00  // 87 x12y70 SB_BIG plane 10
00  // 88 x12y70 SB_BIG plane 10
00  // 89 x12y70 SB_BIG plane 11
00  // 90 x12y70 SB_BIG plane 11
00  // 91 x12y70 SB_DRIVE plane 12,11
00  // 92 x12y70 SB_BIG plane 12
00  // 93 x12y70 SB_BIG plane 12
00  // 94 x11y69 SB_SML plane 1
00  // 95 x11y69 SB_SML plane 2,1
00  // 96 x11y69 SB_SML plane 2
00  // 97 x11y69 SB_SML plane 3
00  // 98 x11y69 SB_SML plane 4,3
00  // 99 x11y69 SB_SML plane 4
00  // 100 x11y69 SB_SML plane 5
00  // 101 x11y69 SB_SML plane 6,5
00  // 102 x11y69 SB_SML plane 6
00  // 103 x11y69 SB_SML plane 7
00  // 104 x11y69 SB_SML plane 8,7
00  // 105 x11y69 SB_SML plane 8
00  // 106 x11y69 SB_SML plane 9
00  // 107 x11y69 SB_SML plane 10,9
06  // 108 x11y69 SB_SML plane 10
41 // -- CRC low byte
84 // -- CRC high byte


// Config Latches on x13y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C7E3     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
23 // y_sel: 69
4F // -- CRC low byte
A2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C7EB
6A // Length: 106
C1 // -- CRC low byte
F4 // -- CRC high byte
00  //  0 x13y69 CPE[0]
00  //  1 x13y69 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x13y69 CPE[2]
00  //  3 x13y69 CPE[3]
00  //  4 x13y69 CPE[4]
60  //  5 x13y69 CPE[5]
3F  //  6 x13y69 CPE[6]
00  //  7 x13y69 CPE[7]
00  //  8 x13y69 CPE[8]
00  //  9 x13y69 CPE[9]
00  // 10 x13y70 CPE[0]
00  // 11 x13y70 CPE[1]
00  // 12 x13y70 CPE[2]
00  // 13 x13y70 CPE[3]
00  // 14 x13y70 CPE[4]
00  // 15 x13y70 CPE[5]
00  // 16 x13y70 CPE[6]
00  // 17 x13y70 CPE[7]
00  // 18 x13y70 CPE[8]
00  // 19 x13y70 CPE[9]
00  // 20 x14y69 CPE[0]
00  // 21 x14y69 CPE[1]
00  // 22 x14y69 CPE[2]
00  // 23 x14y69 CPE[3]
00  // 24 x14y69 CPE[4]
00  // 25 x14y69 CPE[5]
00  // 26 x14y69 CPE[6]
00  // 27 x14y69 CPE[7]
00  // 28 x14y69 CPE[8]
00  // 29 x14y69 CPE[9]
C8  // 30 x14y70 CPE[0]  _a318  C_AND////    
21  // 31 x14y70 CPE[1]  80'h00_0018_00_0000_0888_21C8 modified with path inversions
88  // 32 x14y70 CPE[2]  80'h00_0018_00_0000_0888_4238 from netlist
08  // 33 x14y70 CPE[3]      00_0000_00_0000_0000_63F0 difference
00  // 34 x14y70 CPE[4]
00  // 35 x14y70 CPE[5]
00  // 36 x14y70 CPE[6]
18  // 37 x14y70 CPE[7]
00  // 38 x14y70 CPE[8]
00  // 39 x14y70 CPE[9]
24  // 40 x13y69 INMUX plane 2,1
00  // 41 x13y69 INMUX plane 4,3
00  // 42 x13y69 INMUX plane 6,5
08  // 43 x13y69 INMUX plane 8,7
00  // 44 x13y69 INMUX plane 10,9
00  // 45 x13y69 INMUX plane 12,11
00  // 46 x13y70 INMUX plane 2,1
00  // 47 x13y70 INMUX plane 4,3
01  // 48 x13y70 INMUX plane 6,5
01  // 49 x13y70 INMUX plane 8,7
00  // 50 x13y70 INMUX plane 10,9
00  // 51 x13y70 INMUX plane 12,11
00  // 52 x14y69 INMUX plane 2,1
00  // 53 x14y69 INMUX plane 4,3
08  // 54 x14y69 INMUX plane 6,5
19  // 55 x14y69 INMUX plane 8,7
08  // 56 x14y69 INMUX plane 10,9
28  // 57 x14y69 INMUX plane 12,11
24  // 58 x14y70 INMUX plane 2,1
10  // 59 x14y70 INMUX plane 4,3
28  // 60 x14y70 INMUX plane 6,5
38  // 61 x14y70 INMUX plane 8,7
00  // 62 x14y70 INMUX plane 10,9
08  // 63 x14y70 INMUX plane 12,11
00  // 64 x13y69 SB_BIG plane 1
00  // 65 x13y69 SB_BIG plane 1
00  // 66 x13y69 SB_DRIVE plane 2,1
00  // 67 x13y69 SB_BIG plane 2
00  // 68 x13y69 SB_BIG plane 2
00  // 69 x13y69 SB_BIG plane 3
00  // 70 x13y69 SB_BIG plane 3
00  // 71 x13y69 SB_DRIVE plane 4,3
48  // 72 x13y69 SB_BIG plane 4
02  // 73 x13y69 SB_BIG plane 4
00  // 74 x13y69 SB_BIG plane 5
00  // 75 x13y69 SB_BIG plane 5
00  // 76 x13y69 SB_DRIVE plane 6,5
00  // 77 x13y69 SB_BIG plane 6
00  // 78 x13y69 SB_BIG plane 6
00  // 79 x13y69 SB_BIG plane 7
00  // 80 x13y69 SB_BIG plane 7
00  // 81 x13y69 SB_DRIVE plane 8,7
48  // 82 x13y69 SB_BIG plane 8
12  // 83 x13y69 SB_BIG plane 8
00  // 84 x13y69 SB_BIG plane 9
00  // 85 x13y69 SB_BIG plane 9
00  // 86 x13y69 SB_DRIVE plane 10,9
00  // 87 x13y69 SB_BIG plane 10
00  // 88 x13y69 SB_BIG plane 10
00  // 89 x13y69 SB_BIG plane 11
00  // 90 x13y69 SB_BIG plane 11
00  // 91 x13y69 SB_DRIVE plane 12,11
00  // 92 x13y69 SB_BIG plane 12
00  // 93 x13y69 SB_BIG plane 12
00  // 94 x14y70 SB_SML plane 1
00  // 95 x14y70 SB_SML plane 2,1
00  // 96 x14y70 SB_SML plane 2
00  // 97 x14y70 SB_SML plane 3
80  // 98 x14y70 SB_SML plane 4,3
2A  // 99 x14y70 SB_SML plane 4
00  // 100 x14y70 SB_SML plane 5
00  // 101 x14y70 SB_SML plane 6,5
00  // 102 x14y70 SB_SML plane 6
00  // 103 x14y70 SB_SML plane 7
80  // 104 x14y70 SB_SML plane 8,7
0A  // 105 x14y70 SB_SML plane 8
29 // -- CRC low byte
78 // -- CRC high byte


// Config Latches on x15y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C85B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
23 // y_sel: 69
87 // -- CRC low byte
21 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C863
70 // Length: 112
1A // -- CRC low byte
4B // -- CRC high byte
00  //  0 x15y69 CPE[0]
00  //  1 x15y69 CPE[1]
00  //  2 x15y69 CPE[2]
00  //  3 x15y69 CPE[3]
00  //  4 x15y69 CPE[4]
00  //  5 x15y69 CPE[5]
00  //  6 x15y69 CPE[6]
00  //  7 x15y69 CPE[7]
00  //  8 x15y69 CPE[8]
00  //  9 x15y69 CPE[9]
FF  // 10 x15y70 CPE[0]  _a354  C_////Bridge
FF  // 11 x15y70 CPE[1]  80'h00_00A2_00_0000_0C00_FFFF modified with path inversions
00  // 12 x15y70 CPE[2]  80'h00_00A2_00_0000_0C00_FFFF from netlist
0C  // 13 x15y70 CPE[3]
00  // 14 x15y70 CPE[4]
00  // 15 x15y70 CPE[5]
00  // 16 x15y70 CPE[6]
A2  // 17 x15y70 CPE[7]
00  // 18 x15y70 CPE[8]
00  // 19 x15y70 CPE[9]
00  // 20 x16y69 CPE[0]
00  // 21 x16y69 CPE[1]
00  // 22 x16y69 CPE[2]
00  // 23 x16y69 CPE[3]
00  // 24 x16y69 CPE[4]
00  // 25 x16y69 CPE[5]
00  // 26 x16y69 CPE[6]
00  // 27 x16y69 CPE[7]
00  // 28 x16y69 CPE[8]
00  // 29 x16y69 CPE[9]
FF  // 30 x16y70 CPE[0]  _a355  C_////Bridge
FF  // 31 x16y70 CPE[1]  80'h00_00A5_00_0000_0C00_FFFF modified with path inversions
00  // 32 x16y70 CPE[2]  80'h00_00A5_00_0000_0C00_FFFF from netlist
0C  // 33 x16y70 CPE[3]
00  // 34 x16y70 CPE[4]
00  // 35 x16y70 CPE[5]
00  // 36 x16y70 CPE[6]
A5  // 37 x16y70 CPE[7]
00  // 38 x16y70 CPE[8]
00  // 39 x16y70 CPE[9]
00  // 40 x15y69 INMUX plane 2,1
01  // 41 x15y69 INMUX plane 4,3
08  // 42 x15y69 INMUX plane 6,5
00  // 43 x15y69 INMUX plane 8,7
00  // 44 x15y69 INMUX plane 10,9
00  // 45 x15y69 INMUX plane 12,11
00  // 46 x15y70 INMUX plane 2,1
06  // 47 x15y70 INMUX plane 4,3
00  // 48 x15y70 INMUX plane 6,5
04  // 49 x15y70 INMUX plane 8,7
00  // 50 x15y70 INMUX plane 10,9
08  // 51 x15y70 INMUX plane 12,11
00  // 52 x16y69 INMUX plane 2,1
00  // 53 x16y69 INMUX plane 4,3
00  // 54 x16y69 INMUX plane 6,5
08  // 55 x16y69 INMUX plane 8,7
00  // 56 x16y69 INMUX plane 10,9
00  // 57 x16y69 INMUX plane 12,11
00  // 58 x16y70 INMUX plane 2,1
00  // 59 x16y70 INMUX plane 4,3
20  // 60 x16y70 INMUX plane 6,5
00  // 61 x16y70 INMUX plane 8,7
00  // 62 x16y70 INMUX plane 10,9
00  // 63 x16y70 INMUX plane 12,11
00  // 64 x16y70 SB_BIG plane 1
00  // 65 x16y70 SB_BIG plane 1
00  // 66 x16y70 SB_DRIVE plane 2,1
48  // 67 x16y70 SB_BIG plane 2
12  // 68 x16y70 SB_BIG plane 2
00  // 69 x16y70 SB_BIG plane 3
00  // 70 x16y70 SB_BIG plane 3
00  // 71 x16y70 SB_DRIVE plane 4,3
48  // 72 x16y70 SB_BIG plane 4
10  // 73 x16y70 SB_BIG plane 4
00  // 74 x16y70 SB_BIG plane 5
00  // 75 x16y70 SB_BIG plane 5
00  // 76 x16y70 SB_DRIVE plane 6,5
48  // 77 x16y70 SB_BIG plane 6
12  // 78 x16y70 SB_BIG plane 6
00  // 79 x16y70 SB_BIG plane 7
00  // 80 x16y70 SB_BIG plane 7
00  // 81 x16y70 SB_DRIVE plane 8,7
48  // 82 x16y70 SB_BIG plane 8
12  // 83 x16y70 SB_BIG plane 8
00  // 84 x16y70 SB_BIG plane 9
00  // 85 x16y70 SB_BIG plane 9
00  // 86 x16y70 SB_DRIVE plane 10,9
00  // 87 x16y70 SB_BIG plane 10
00  // 88 x16y70 SB_BIG plane 10
00  // 89 x16y70 SB_BIG plane 11
00  // 90 x16y70 SB_BIG plane 11
00  // 91 x16y70 SB_DRIVE plane 12,11
00  // 92 x16y70 SB_BIG plane 12
00  // 93 x16y70 SB_BIG plane 12
00  // 94 x15y69 SB_SML plane 1
80  // 95 x15y69 SB_SML plane 2,1
2A  // 96 x15y69 SB_SML plane 2
00  // 97 x15y69 SB_SML plane 3
80  // 98 x15y69 SB_SML plane 4,3
2A  // 99 x15y69 SB_SML plane 4
00  // 100 x15y69 SB_SML plane 5
80  // 101 x15y69 SB_SML plane 6,5
28  // 102 x15y69 SB_SML plane 6
00  // 103 x15y69 SB_SML plane 7
80  // 104 x15y69 SB_SML plane 8,7
2A  // 105 x15y69 SB_SML plane 8
00  // 106 x15y69 SB_SML plane 9
00  // 107 x15y69 SB_SML plane 10,9
00  // 108 x15y69 SB_SML plane 10
00  // 109 x15y69 SB_SML plane 11
00  // 110 x15y69 SB_SML plane 12,11
06  // 111 x15y69 SB_SML plane 12
EE // -- CRC low byte
40 // -- CRC high byte


// Config Latches on x17y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C8D9     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
23 // y_sel: 69
5F // -- CRC low byte
38 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C8E1
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
00  //  0 x17y69 CPE[0]
00  //  1 x17y69 CPE[1]
00  //  2 x17y69 CPE[2]
00  //  3 x17y69 CPE[3]
00  //  4 x17y69 CPE[4]
00  //  5 x17y69 CPE[5]
00  //  6 x17y69 CPE[6]
00  //  7 x17y69 CPE[7]
00  //  8 x17y69 CPE[8]
00  //  9 x17y69 CPE[9]
00  // 10 x17y70 CPE[0]
00  // 11 x17y70 CPE[1]
00  // 12 x17y70 CPE[2]
00  // 13 x17y70 CPE[3]
00  // 14 x17y70 CPE[4]
00  // 15 x17y70 CPE[5]
00  // 16 x17y70 CPE[6]
00  // 17 x17y70 CPE[7]
00  // 18 x17y70 CPE[8]
00  // 19 x17y70 CPE[9]
00  // 20 x18y69 CPE[0]
00  // 21 x18y69 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x18y69 CPE[2]
00  // 23 x18y69 CPE[3]
00  // 24 x18y69 CPE[4]
60  // 25 x18y69 CPE[5]
3F  // 26 x18y69 CPE[6]
09 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x13y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C902     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
24 // y_sel: 71
F0 // -- CRC low byte
D6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C90A
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
00  //  0 x13y71 CPE[0]
00  //  1 x13y71 CPE[1]
00  //  2 x13y71 CPE[2]
00  //  3 x13y71 CPE[3]
00  //  4 x13y71 CPE[4]
00  //  5 x13y71 CPE[5]
00  //  6 x13y71 CPE[6]
00  //  7 x13y71 CPE[7]
00  //  8 x13y71 CPE[8]
00  //  9 x13y71 CPE[9]
00  // 10 x13y72 CPE[0]
00  // 11 x13y72 CPE[1]
00  // 12 x13y72 CPE[2]
00  // 13 x13y72 CPE[3]
00  // 14 x13y72 CPE[4]
00  // 15 x13y72 CPE[5]
00  // 16 x13y72 CPE[6]
00  // 17 x13y72 CPE[7]
00  // 18 x13y72 CPE[8]
00  // 19 x13y72 CPE[9]
00  // 20 x14y71 CPE[0]
00  // 21 x14y71 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x14y71 CPE[2]
00  // 23 x14y71 CPE[3]
00  // 24 x14y71 CPE[4]
60  // 25 x14y71 CPE[5]
3F  // 26 x14y71 CPE[6]
09 // -- CRC low byte
35 // -- CRC high byte


// Config Latches on x15y71
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C92B     iteration 2
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
24 // y_sel: 71
38 // -- CRC low byte
55 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C933
2B // Length: 43
4C // -- CRC low byte
A7 // -- CRC high byte
00  //  0 x15y71 CPE[0]
00  //  1 x15y71 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x15y71 CPE[2]
00  //  3 x15y71 CPE[3]
00  //  4 x15y71 CPE[4]
60  //  5 x15y71 CPE[5]
3F  //  6 x15y71 CPE[6]
00  //  7 x15y71 CPE[7]
00  //  8 x15y71 CPE[8]
00  //  9 x15y71 CPE[9]
00  // 10 x15y72 CPE[0]
00  // 11 x15y72 CPE[1]
00  // 12 x15y72 CPE[2]
00  // 13 x15y72 CPE[3]
00  // 14 x15y72 CPE[4]
00  // 15 x15y72 CPE[5]
00  // 16 x15y72 CPE[6]
00  // 17 x15y72 CPE[7]
00  // 18 x15y72 CPE[8]
00  // 19 x15y72 CPE[9]
00  // 20 x16y71 CPE[0]
00  // 21 x16y71 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x16y71 CPE[2]
00  // 23 x16y71 CPE[3]
00  // 24 x16y71 CPE[4]
60  // 25 x16y71 CPE[5]
3F  // 26 x16y71 CPE[6]
00  // 27 x16y71 CPE[7]
00  // 28 x16y71 CPE[8]
00  // 29 x16y71 CPE[9]
00  // 30 x16y72 CPE[0]
00  // 31 x16y72 CPE[1]
00  // 32 x16y72 CPE[2]
00  // 33 x16y72 CPE[3]
00  // 34 x16y72 CPE[4]
00  // 35 x16y72 CPE[5]
00  // 36 x16y72 CPE[6]
00  // 37 x16y72 CPE[7]
00  // 38 x16y72 CPE[8]
00  // 39 x16y72 CPE[9]
00  // 40 x15y71 INMUX plane 2,1
00  // 41 x15y71 INMUX plane 4,3
08  // 42 x15y71 INMUX plane 6,5
8A // -- CRC low byte
A0 // -- CRC high byte


// Config Latches on x11y55
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C964     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1C // y_sel: 55
E3 // -- CRC low byte
72 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C96C
1D // Length: 29
F9 // -- CRC low byte
F3 // -- CRC high byte
00  //  0 x11y55 CPE[0]
00  //  1 x11y55 CPE[1]
00  //  2 x11y55 CPE[2]
00  //  3 x11y55 CPE[3]
00  //  4 x11y55 CPE[4]
00  //  5 x11y55 CPE[5]
00  //  6 x11y55 CPE[6]
00  //  7 x11y55 CPE[7]
00  //  8 x11y55 CPE[8]
00  //  9 x11y55 CPE[9]
FF  // 10 x11y56 CPE[0]  _a319  C_/C_0_1///    
FF  // 11 x11y56 CPE[1]  80'h00_CF00_12_0800_0C00_FFFF modified with path inversions
00  // 12 x11y56 CPE[2]  80'h00_CF00_12_0800_0C00_FFFF from netlist
0C  // 13 x11y56 CPE[3]
00  // 14 x11y56 CPE[4]
08  // 15 x11y56 CPE[5]
12  // 16 x11y56 CPE[6]
00  // 17 x11y56 CPE[7]
CF  // 18 x11y56 CPE[8]
00  // 19 x11y56 CPE[9]
85  // 20 x12y55 CPE[0]  _a79  C_///AND/D
FF  // 21 x12y55 CPE[1]  80'h00_F900_80_0000_0C08_FF85 modified with path inversions
08  // 22 x12y55 CPE[2]  80'h00_F600_80_0000_0C08_FF8A from netlist
0C  // 23 x12y55 CPE[3]      00_0F00_00_0000_0000_000F difference
00  // 24 x12y55 CPE[4]
00  // 25 x12y55 CPE[5]
80  // 26 x12y55 CPE[6]
00  // 27 x12y55 CPE[7]
F9  // 28 x12y55 CPE[8]
70 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x5y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C98F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1D // y_sel: 57
D2 // -- CRC low byte
1D // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C997
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x5y57 CPE[0]  _a141  C_ORAND/D///    
37  //  1 x5y57 CPE[1]  80'h00_FD00_00_0000_0388_37FF modified with path inversions
88  //  2 x5y57 CPE[2]  80'h00_FE00_00_0000_0388_3DFF from netlist
03  //  3 x5y57 CPE[3]      00_0300_00_0000_0000_0A00 difference
00  //  4 x5y57 CPE[4]
00  //  5 x5y57 CPE[5]
00  //  6 x5y57 CPE[6]
00  //  7 x5y57 CPE[7]
FD  //  8 x5y57 CPE[8]
00  //  9 x5y57 CPE[9]
00  // 10 x5y58 CPE[0]
00  // 11 x5y58 CPE[1]
00  // 12 x5y58 CPE[2]
00  // 13 x5y58 CPE[3]
00  // 14 x5y58 CPE[4]
00  // 15 x5y58 CPE[5]
00  // 16 x5y58 CPE[6]
00  // 17 x5y58 CPE[7]
00  // 18 x5y58 CPE[8]
00  // 19 x5y58 CPE[9]
35  // 20 x6y57 CPE[0]  _a310  C_MX4b////    
00  // 21 x6y57 CPE[1]  80'h00_0018_00_0040_0AF5_0035 modified with path inversions
F5  // 22 x6y57 CPE[2]  80'h00_0018_00_0040_0AF0_003A from netlist
0A  // 23 x6y57 CPE[3]      00_0000_00_0000_0005_000F difference
40  // 24 x6y57 CPE[4]
00  // 25 x6y57 CPE[5]
00  // 26 x6y57 CPE[6]
18  // 27 x6y57 CPE[7]
00  // 28 x6y57 CPE[8]
00  // 29 x6y57 CPE[9]
A3  // 30 x6y58 CPE[0]  _a67  C_MX4b/D///    
00  // 31 x6y58 CPE[1]  80'h00_FD00_00_0040_0AA0_00A3 modified with path inversions
A0  // 32 x6y58 CPE[2]  80'h00_FE00_00_0040_0AA0_00A3 from netlist
0A  // 33 x6y58 CPE[3]      00_0300_00_0000_0000_0000 difference
40  // 34 x6y58 CPE[4]
00  // 35 x6y58 CPE[5]
00  // 36 x6y58 CPE[6]
00  // 37 x6y58 CPE[7]
FD  // 38 x6y58 CPE[8]
2D // -- CRC low byte
3D // -- CRC high byte


// Config Latches on x7y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C9C4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
04 // x_sel: 7
1D // y_sel: 57
DA // -- CRC low byte
50 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 C9CC
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
2A  //  0 x7y57 CPE[0]  net1 = net2: _a78  C_AND/D//AND/D
45  //  1 x7y57 CPE[1]  80'h00_F900_80_0000_0C88_452A modified with path inversions
88  //  2 x7y57 CPE[2]  80'h00_F600_80_0000_0C88_8A85 from netlist
0C  //  3 x7y57 CPE[3]      00_0F00_00_0000_0000_CFAF difference
00  //  4 x7y57 CPE[4]
00  //  5 x7y57 CPE[5]
80  //  6 x7y57 CPE[6]
00  //  7 x7y57 CPE[7]
F9  //  8 x7y57 CPE[8]
00  //  9 x7y57 CPE[9]
12  // 10 x7y58 CPE[0]  _a68  C_///AND/D
FF  // 11 x7y58 CPE[1]  80'h00_FE00_80_0000_0C08_FF12 modified with path inversions
08  // 12 x7y58 CPE[2]  80'h00_FE00_80_0000_0C08_FF42 from netlist
0C  // 13 x7y58 CPE[3]      00_0000_00_0000_0000_0050 difference
00  // 14 x7y58 CPE[4]
00  // 15 x7y58 CPE[5]
80  // 16 x7y58 CPE[6]
00  // 17 x7y58 CPE[7]
FE  // 18 x7y58 CPE[8]
00  // 19 x7y58 CPE[9]
00  // 20 x8y57 CPE[0]
00  // 21 x8y57 CPE[1]
00  // 22 x8y57 CPE[2]
00  // 23 x8y57 CPE[3]
00  // 24 x8y57 CPE[4]
00  // 25 x8y57 CPE[5]
00  // 26 x8y57 CPE[6]
00  // 27 x8y57 CPE[7]
00  // 28 x8y57 CPE[8]
00  // 29 x8y57 CPE[9]
3C  // 30 x8y58 CPE[0]  _a83  C_MX4b/D///    
00  // 31 x8y58 CPE[1]  80'h00_FA00_00_0040_0A99_003C modified with path inversions
99  // 32 x8y58 CPE[2]  80'h00_FA00_00_0040_0A98_00C3 from netlist
0A  // 33 x8y58 CPE[3]      00_0000_00_0000_0001_00FF difference
40  // 34 x8y58 CPE[4]
00  // 35 x8y58 CPE[5]
00  // 36 x8y58 CPE[6]
00  // 37 x8y58 CPE[7]
FA  // 38 x8y58 CPE[8]
5A // -- CRC low byte
02 // -- CRC high byte


// Config Latches on x11y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 C9F9     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1D // y_sel: 57
6A // -- CRC low byte
63 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA01
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
0A  //  0 x11y57 CPE[0]  net1 = net2: _a207  C_ADDF2///ADDF2/
5A  //  1 x11y57 CPE[1]  80'h00_0078_00_0020_0C66_5A0A modified with path inversions
66  //  2 x11y57 CPE[2]  80'h00_0078_00_0020_0C66_AA0A from netlist
0C  //  3 x11y57 CPE[3]      00_0000_00_0000_0000_F000 difference
20  //  4 x11y57 CPE[4]
00  //  5 x11y57 CPE[5]
00  //  6 x11y57 CPE[6]
78  //  7 x11y57 CPE[7]
00  //  8 x11y57 CPE[8]
00  //  9 x11y57 CPE[9]
C0  // 10 x11y58 CPE[0]  net1 = net2: _a209  C_ADDF2///ADDF2/
C0  // 11 x11y58 CPE[1]  80'h00_0078_00_0020_0C66_C0C0 modified with path inversions
66  // 12 x11y58 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  // 13 x11y58 CPE[3]
20  // 14 x11y58 CPE[4]
00  // 15 x11y58 CPE[5]
00  // 16 x11y58 CPE[6]
78  // 17 x11y58 CPE[7]
00  // 18 x11y58 CPE[8]
00  // 19 x11y58 CPE[9]
8C  // 20 x12y57 CPE[0]  net1 = net2: _a76  C_AND/D//AND/D
1C  // 21 x12y57 CPE[1]  80'h00_F500_80_0000_0C88_1C8C modified with path inversions
88  // 22 x12y57 CPE[2]  80'h00_F600_80_0000_0C88_8C8C from netlist
0C  // 23 x12y57 CPE[3]      00_0300_00_0000_0000_9000 difference
00  // 24 x12y57 CPE[4]
00  // 25 x12y57 CPE[5]
80  // 26 x12y57 CPE[6]
00  // 27 x12y57 CPE[7]
F5  // 28 x12y57 CPE[8]
00  // 29 x12y57 CPE[9]
13  // 30 x12y58 CPE[0]  net1 = net2: _a72  C_AND/D//AND/D
8C  // 31 x12y58 CPE[1]  80'h00_F500_80_0000_0C88_8C13 modified with path inversions
88  // 32 x12y58 CPE[2]  80'h00_F600_80_0000_0C88_8C8C from netlist
0C  // 33 x12y58 CPE[3]      00_0300_00_0000_0000_009F difference
00  // 34 x12y58 CPE[4]
00  // 35 x12y58 CPE[5]
80  // 36 x12y58 CPE[6]
00  // 37 x12y58 CPE[7]
F5  // 38 x12y58 CPE[8]
72 // -- CRC low byte
8D // -- CRC high byte


// Config Latches on x13y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA2E     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1D // y_sel: 57
B2 // -- CRC low byte
7A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA36
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
FF  //  0 x13y57 CPE[0]  _a296  C_AND/D///    
AF  //  1 x13y57 CPE[1]  80'h00_F900_00_0000_0C88_AFFF modified with path inversions
88  //  2 x13y57 CPE[2]  80'h00_FA00_00_0000_0C88_AFFF from netlist
0C  //  3 x13y57 CPE[3]      00_0300_00_0000_0000_0000 difference
00  //  4 x13y57 CPE[4]
00  //  5 x13y57 CPE[5]
00  //  6 x13y57 CPE[6]
00  //  7 x13y57 CPE[7]
F9  //  8 x13y57 CPE[8]
00  //  9 x13y57 CPE[9]
5F  // 10 x13y58 CPE[0]  _a345  C_XOR////    _a297  C_///AND/D
35  // 11 x13y58 CPE[1]  80'h00_F518_80_0000_0C68_355F modified with path inversions
68  // 12 x13y58 CPE[2]  80'h00_FA18_80_0000_0C68_CAAF from netlist
0C  // 13 x13y58 CPE[3]      00_0F00_00_0000_0000_FFF0 difference
00  // 14 x13y58 CPE[4]
00  // 15 x13y58 CPE[5]
80  // 16 x13y58 CPE[6]
18  // 17 x13y58 CPE[7]
F5  // 18 x13y58 CPE[8]
56 // -- CRC low byte
05 // -- CRC high byte


// Config Latches on x15y57
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA4F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
1D // y_sel: 57
7A // -- CRC low byte
F9 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA57
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x15y57 CPE[0]
00  //  1 x15y57 CPE[1]
00  //  2 x15y57 CPE[2]
00  //  3 x15y57 CPE[3]
00  //  4 x15y57 CPE[4]
00  //  5 x15y57 CPE[5]
00  //  6 x15y57 CPE[6]
00  //  7 x15y57 CPE[7]
00  //  8 x15y57 CPE[8]
00  //  9 x15y57 CPE[9]
25  // 10 x15y58 CPE[0]  net1 = net2: _a77  C_AND/D//AND/D
45  // 11 x15y58 CPE[1]  80'h00_FA00_80_0000_0C88_4525 modified with path inversions
88  // 12 x15y58 CPE[2]  80'h00_F600_80_0000_0C88_8A8A from netlist
0C  // 13 x15y58 CPE[3]      00_0C00_00_0000_0000_CFAF difference
00  // 14 x15y58 CPE[4]
00  // 15 x15y58 CPE[5]
80  // 16 x15y58 CPE[6]
00  // 17 x15y58 CPE[7]
FA  // 18 x15y58 CPE[8]
00  // 19 x15y58 CPE[9]
5F  // 20 x16y57 CPE[0]  _a231  C_///AND/D
FF  // 21 x16y57 CPE[1]  80'h00_F900_80_0000_0C08_FF5F modified with path inversions
08  // 22 x16y57 CPE[2]  80'h00_FA00_80_0000_0C08_FFAF from netlist
0C  // 23 x16y57 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x16y57 CPE[4]
00  // 25 x16y57 CPE[5]
80  // 26 x16y57 CPE[6]
00  // 27 x16y57 CPE[7]
F9  // 28 x16y57 CPE[8]
00  // 29 x16y57 CPE[9]
FF  // 30 x16y58 CPE[0]  _a222  C_AND/D///    
CF  // 31 x16y58 CPE[1]  80'h00_FE00_00_0000_0C88_CFFF modified with path inversions
88  // 32 x16y58 CPE[2]  80'h00_FE00_00_0000_0C88_CFFF from netlist
0C  // 33 x16y58 CPE[3]
00  // 34 x16y58 CPE[4]
00  // 35 x16y58 CPE[5]
00  // 36 x16y58 CPE[6]
00  // 37 x16y58 CPE[7]
FE  // 38 x16y58 CPE[8]
4C // -- CRC low byte
D3 // -- CRC high byte


// Config Latches on x5y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CA84     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1E // y_sel: 59
49 // -- CRC low byte
2F // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CA8C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
3C  //  0 x5y59 CPE[0]  _a140  C_MX4b////    
00  //  1 x5y59 CPE[1]  80'h00_0018_00_0040_0AD8_003C modified with path inversions
D8  //  2 x5y59 CPE[2]  80'h00_0018_00_0040_0AD0_003C from netlist
0A  //  3 x5y59 CPE[3]      00_0000_00_0000_0008_0000 difference
40  //  4 x5y59 CPE[4]
00  //  5 x5y59 CPE[5]
00  //  6 x5y59 CPE[6]
18  //  7 x5y59 CPE[7]
00  //  8 x5y59 CPE[8]
00  //  9 x5y59 CPE[9]
D5  // 10 x5y60 CPE[0]  _a200  C_/C_0_1///    _a342  C_///OR/
FF  // 11 x5y60 CPE[1]  80'h00_CF60_12_0800_0C0E_FFD5 modified with path inversions
0E  // 12 x5y60 CPE[2]  80'h00_CF60_12_0800_0C0E_FF75 from netlist
0C  // 13 x5y60 CPE[3]      00_0000_00_0000_0000_00A0 difference
00  // 14 x5y60 CPE[4]
08  // 15 x5y60 CPE[5]
12  // 16 x5y60 CPE[6]
60  // 17 x5y60 CPE[7]
CF  // 18 x5y60 CPE[8]
00  // 19 x5y60 CPE[9]
00  // 20 x6y59 CPE[0]
00  // 21 x6y59 CPE[1]
00  // 22 x6y59 CPE[2]
00  // 23 x6y59 CPE[3]
00  // 24 x6y59 CPE[4]
00  // 25 x6y59 CPE[5]
00  // 26 x6y59 CPE[6]
00  // 27 x6y59 CPE[7]
00  // 28 x6y59 CPE[8]
00  // 29 x6y59 CPE[9]
5F  // 30 x6y60 CPE[0]  _a66  C_AND////    _a295  C_///AND/D
12  // 31 x6y60 CPE[1]  80'h00_F518_80_0000_0C88_125F modified with path inversions
88  // 32 x6y60 CPE[2]  80'h00_FA18_80_0000_0C88_21AF from netlist
0C  // 33 x6y60 CPE[3]      00_0F00_00_0000_0000_33F0 difference
00  // 34 x6y60 CPE[4]
00  // 35 x6y60 CPE[5]
80  // 36 x6y60 CPE[6]
18  // 37 x6y60 CPE[7]
F5  // 38 x6y60 CPE[8]
A6 // -- CRC low byte
A7 // -- CRC high byte


// Config Latches on x9y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CAB9     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
1E // y_sel: 59
99 // -- CRC low byte
7B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CAC1
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F3  //  0 x9y59 CPE[0]  net1 = net2: _a153  C_ADDF2///ADDF2/
0C  //  1 x9y59 CPE[1]  80'h00_0078_00_0020_0C66_0CF3 modified with path inversions
66  //  2 x9y59 CPE[2]  80'h00_0078_00_0020_0C66_03F3 from netlist
0C  //  3 x9y59 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  //  4 x9y59 CPE[4]
00  //  5 x9y59 CPE[5]
00  //  6 x9y59 CPE[6]
78  //  7 x9y59 CPE[7]
00  //  8 x9y59 CPE[8]
00  //  9 x9y59 CPE[9]
50  // 10 x9y60 CPE[0]  net1 = net2: _a155  C_ADDF2///ADDF2/
A0  // 11 x9y60 CPE[1]  80'h00_0078_00_0020_0C66_A050 modified with path inversions
66  // 12 x9y60 CPE[2]  80'h00_0078_00_0020_0C66_5050 from netlist
0C  // 13 x9y60 CPE[3]      00_0000_00_0000_0000_F000 difference
20  // 14 x9y60 CPE[4]
00  // 15 x9y60 CPE[5]
00  // 16 x9y60 CPE[6]
78  // 17 x9y60 CPE[7]
00  // 18 x9y60 CPE[8]
00  // 19 x9y60 CPE[9]
18  // 20 x10y59 CPE[0]  _a294  C_AND/D///    _a65  C_///AND/
F3  // 21 x10y59 CPE[1]  80'h00_F560_00_0000_0C88_F318 modified with path inversions
88  // 22 x10y59 CPE[2]  80'h00_FA60_00_0000_0C88_FC42 from netlist
0C  // 23 x10y59 CPE[3]      00_0F00_00_0000_0000_0F5A difference
00  // 24 x10y59 CPE[4]
00  // 25 x10y59 CPE[5]
00  // 26 x10y59 CPE[6]
60  // 27 x10y59 CPE[7]
F5  // 28 x10y59 CPE[8]
00  // 29 x10y59 CPE[9]
F1  // 30 x10y60 CPE[0]  _a139  C_AND////    _a62  C_///AND/D
41  // 31 x10y60 CPE[1]  80'h00_FA18_80_0000_0C88_41F1 modified with path inversions
88  // 32 x10y60 CPE[2]  80'h00_FA18_80_0000_0C88_88F8 from netlist
0C  // 33 x10y60 CPE[3]      00_0000_00_0000_0000_C909 difference
00  // 34 x10y60 CPE[4]
00  // 35 x10y60 CPE[5]
80  // 36 x10y60 CPE[6]
18  // 37 x10y60 CPE[7]
FA  // 38 x10y60 CPE[8]
22 // -- CRC low byte
30 // -- CRC high byte


// Config Latches on x11y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CAEE     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1E // y_sel: 59
F1 // -- CRC low byte
51 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CAF6
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
03  //  0 x11y59 CPE[0]  net1 = net2: _a211  C_ADDF2///ADDF2/
03  //  1 x11y59 CPE[1]  80'h00_0078_00_0020_0C66_0303 modified with path inversions
66  //  2 x11y59 CPE[2]  80'h00_0078_00_0020_0C66_0C0C from netlist
0C  //  3 x11y59 CPE[3]      00_0000_00_0000_0000_0F0F difference
20  //  4 x11y59 CPE[4]
00  //  5 x11y59 CPE[5]
00  //  6 x11y59 CPE[6]
78  //  7 x11y59 CPE[7]
00  //  8 x11y59 CPE[8]
00  //  9 x11y59 CPE[9]
A0  // 10 x11y60 CPE[0]  net1 = net2: _a213  C_ADDF2///ADDF2/
A0  // 11 x11y60 CPE[1]  80'h00_0078_00_0020_0C66_A0A0 modified with path inversions
66  // 12 x11y60 CPE[2]  80'h00_0078_00_0020_0C66_A0A0 from netlist
0C  // 13 x11y60 CPE[3]
20  // 14 x11y60 CPE[4]
00  // 15 x11y60 CPE[5]
00  // 16 x11y60 CPE[6]
78  // 17 x11y60 CPE[7]
00  // 18 x11y60 CPE[8]
00  // 19 x11y60 CPE[9]
3F  // 20 x12y59 CPE[0]  _a14  C_AND////    _a221  C_///AND/D
44  // 21 x12y59 CPE[1]  80'h00_FD18_80_0000_0C88_443F modified with path inversions
88  // 22 x12y59 CPE[2]  80'h00_FE18_80_0000_0C88_88CF from netlist
0C  // 23 x12y59 CPE[3]      00_0300_00_0000_0000_CCF0 difference
00  // 24 x12y59 CPE[4]
00  // 25 x12y59 CPE[5]
80  // 26 x12y59 CPE[6]
18  // 27 x12y59 CPE[7]
FD  // 28 x12y59 CPE[8]
00  // 29 x12y59 CPE[9]
1A  // 30 x12y60 CPE[0]  net1 = net2: _a74  C_AND/D//AND/D
8A  // 31 x12y60 CPE[1]  80'h00_FA00_80_0000_0C88_8A1A modified with path inversions
88  // 32 x12y60 CPE[2]  80'h00_F600_80_0000_0C88_8A8A from netlist
0C  // 33 x12y60 CPE[3]      00_0C00_00_0000_0000_0090 difference
00  // 34 x12y60 CPE[4]
00  // 35 x12y60 CPE[5]
80  // 36 x12y60 CPE[6]
00  // 37 x12y60 CPE[7]
FA  // 38 x12y60 CPE[8]
B3 // -- CRC low byte
48 // -- CRC high byte


// Config Latches on x13y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CB23     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1E // y_sel: 59
29 // -- CRC low byte
48 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB2B
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
83  //  0 x13y59 CPE[0]  _a73  C_///AND/D
FF  //  1 x13y59 CPE[1]  80'h00_F900_80_0000_0C08_FF83 modified with path inversions
08  //  2 x13y59 CPE[2]  80'h00_F600_80_0000_0C08_FF8C from netlist
0C  //  3 x13y59 CPE[3]      00_0F00_00_0000_0000_000F difference
00  //  4 x13y59 CPE[4]
00  //  5 x13y59 CPE[5]
80  //  6 x13y59 CPE[6]
00  //  7 x13y59 CPE[7]
F9  //  8 x13y59 CPE[8]
00  //  9 x13y59 CPE[9]
24  // 10 x13y60 CPE[0]  _a10  C_AND////    
13  // 11 x13y60 CPE[1]  80'h00_0018_00_0000_0888_1324 modified with path inversions
88  // 12 x13y60 CPE[2]  80'h00_0018_00_0000_0888_1328 from netlist
08  // 13 x13y60 CPE[3]      00_0000_00_0000_0000_000C difference
00  // 14 x13y60 CPE[4]
00  // 15 x13y60 CPE[5]
00  // 16 x13y60 CPE[6]
18  // 17 x13y60 CPE[7]
00  // 18 x13y60 CPE[8]
00  // 19 x13y60 CPE[9]
AF  // 20 x14y59 CPE[0]  _a230  C_AND/D///    _a229  C_///AND/D
3F  // 21 x14y59 CPE[1]  80'h00_F600_80_0000_0C88_3FAF modified with path inversions
88  // 22 x14y59 CPE[2]  80'h00_FA00_80_0000_0C88_CFAF from netlist
0C  // 23 x14y59 CPE[3]      00_0C00_00_0000_0000_F000 difference
00  // 24 x14y59 CPE[4]
00  // 25 x14y59 CPE[5]
80  // 26 x14y59 CPE[6]
00  // 27 x14y59 CPE[7]
F6  // 28 x14y59 CPE[8]
00  // 29 x14y59 CPE[9]
88  // 30 x14y60 CPE[0]  _a97  C_///AND/
FF  // 31 x14y60 CPE[1]  80'h00_0060_00_0000_0C08_FF88 modified with path inversions
08  // 32 x14y60 CPE[2]  80'h00_0060_00_0000_0C08_FF21 from netlist
0C  // 33 x14y60 CPE[3]      00_0000_00_0000_0000_00A9 difference
00  // 34 x14y60 CPE[4]
00  // 35 x14y60 CPE[5]
00  // 36 x14y60 CPE[6]
60  // 37 x14y60 CPE[7]
1F // -- CRC low byte
AC // -- CRC high byte


// Config Latches on x17y59
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CB57     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1E // y_sel: 59
39 // -- CRC low byte
D2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB5F
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x17y59 CPE[0]  _a94  C_MX2a/D///    
04  //  1 x17y59 CPE[1]  80'h00_F900_00_0040_0C03_0400 modified with path inversions
03  //  2 x17y59 CPE[2]  80'h00_FA00_00_0040_0C03_0800 from netlist
0C  //  3 x17y59 CPE[3]      00_0300_00_0000_0000_0C00 difference
40  //  4 x17y59 CPE[4]
00  //  5 x17y59 CPE[5]
00  //  6 x17y59 CPE[6]
00  //  7 x17y59 CPE[7]
F9  //  8 x17y59 CPE[8]
00  //  9 x17y59 CPE[9]
00  // 10 x17y60 CPE[0]
00  // 11 x17y60 CPE[1]
00  // 12 x17y60 CPE[2]
00  // 13 x17y60 CPE[3]
00  // 14 x17y60 CPE[4]
00  // 15 x17y60 CPE[5]
00  // 16 x17y60 CPE[6]
00  // 17 x17y60 CPE[7]
00  // 18 x17y60 CPE[8]
00  // 19 x17y60 CPE[9]
FF  // 20 x18y59 CPE[0]  _a367  C_////Bridge
FF  // 21 x18y59 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x18y59 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x18y59 CPE[3]
00  // 24 x18y59 CPE[4]
00  // 25 x18y59 CPE[5]
00  // 26 x18y59 CPE[6]
A0  // 27 x18y59 CPE[7]
00  // 28 x18y59 CPE[8]
00  // 29 x18y59 CPE[9]
CF  // 30 x18y60 CPE[0]  _a287  C_///AND/D
FF  // 31 x18y60 CPE[1]  80'h00_F500_80_0000_0C08_FFCF modified with path inversions
08  // 32 x18y60 CPE[2]  80'h00_FA00_80_0000_0C08_FFCF from netlist
0C  // 33 x18y60 CPE[3]      00_0F00_00_0000_0000_0000 difference
00  // 34 x18y60 CPE[4]
00  // 35 x18y60 CPE[5]
80  // 36 x18y60 CPE[6]
00  // 37 x18y60 CPE[7]
F5  // 38 x18y60 CPE[8]
0A // -- CRC low byte
27 // -- CRC high byte


// Config Latches on x3y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CB8C     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
02 // x_sel: 3
1F // y_sel: 61
18 // -- CRC low byte
27 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CB94
11 // Length: 17
95 // -- CRC low byte
39 // -- CRC high byte
CF  //  0 x3y61 CPE[0]  _a301  C_///AND/D
FF  //  1 x3y61 CPE[1]  80'h00_F600_80_0000_0C08_FFCF modified with path inversions
08  //  2 x3y61 CPE[2]  80'h00_FA00_80_0000_0C08_FFCF from netlist
0C  //  3 x3y61 CPE[3]      00_0C00_00_0000_0000_0000 difference
00  //  4 x3y61 CPE[4]
00  //  5 x3y61 CPE[5]
80  //  6 x3y61 CPE[6]
00  //  7 x3y61 CPE[7]
F6  //  8 x3y61 CPE[8]
00  //  9 x3y61 CPE[9]
00  // 10 x3y62 CPE[0]
00  // 11 x3y62 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x3y62 CPE[2]
00  // 13 x3y62 CPE[3]
00  // 14 x3y62 CPE[4]
60  // 15 x3y62 CPE[5]
3F  // 16 x3y62 CPE[6]
66 // -- CRC low byte
AA // -- CRC high byte


// Config Latches on x5y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CBAB     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
1F // y_sel: 61
C0 // -- CRC low byte
3E // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CBB3
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
50  //  0 x5y61 CPE[0]  net1 = net2: _a198  C_ADDF2///ADDF2/
AC  //  1 x5y61 CPE[1]  80'h00_0078_00_0020_0C66_AC50 modified with path inversions
66  //  2 x5y61 CPE[2]  80'h00_0078_00_0020_0C66_ACA0 from netlist
0C  //  3 x5y61 CPE[3]      00_0000_00_0000_0000_00F0 difference
20  //  4 x5y61 CPE[4]
00  //  5 x5y61 CPE[5]
00  //  6 x5y61 CPE[6]
78  //  7 x5y61 CPE[7]
00  //  8 x5y61 CPE[8]
00  //  9 x5y61 CPE[9]
11  // 10 x5y62 CPE[0]  _a300  C_AND/D///    _a57  C_///AND/
3F  // 11 x5y62 CPE[1]  80'h00_F960_00_0000_0C88_3F11 modified with path inversions
88  // 12 x5y62 CPE[2]  80'h00_FA60_00_0000_0C88_CF44 from netlist
0C  // 13 x5y62 CPE[3]      00_0300_00_0000_0000_F055 difference
00  // 14 x5y62 CPE[4]
00  // 15 x5y62 CPE[5]
00  // 16 x5y62 CPE[6]
60  // 17 x5y62 CPE[7]
F9  // 18 x5y62 CPE[8]
00  // 19 x5y62 CPE[9]
00  // 20 x6y61 CPE[0]
00  // 21 x6y61 CPE[1]
00  // 22 x6y61 CPE[2]
00  // 23 x6y61 CPE[3]
00  // 24 x6y61 CPE[4]
00  // 25 x6y61 CPE[5]
00  // 26 x6y61 CPE[6]
00  // 27 x6y61 CPE[7]
00  // 28 x6y61 CPE[8]
00  // 29 x6y61 CPE[9]
50  // 30 x6y62 CPE[0]  _a61  C_MX2b////    
00  // 31 x6y62 CPE[1]  80'h00_0018_00_0040_0A55_0050 modified with path inversions
55  // 32 x6y62 CPE[2]  80'h00_0018_00_0040_0A55_0050 from netlist
0A  // 33 x6y62 CPE[3]
40  // 34 x6y62 CPE[4]
00  // 35 x6y62 CPE[5]
00  // 36 x6y62 CPE[6]
18  // 37 x6y62 CPE[7]
01 // -- CRC low byte
25 // -- CRC high byte


// Config Latches on x11y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CBDF     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
1F // y_sel: 61
78 // -- CRC low byte
40 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CBE7
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C0  //  0 x11y61 CPE[0]  net1 = net2: _a215  C_ADDF2///ADDF2/
C0  //  1 x11y61 CPE[1]  80'h00_0078_00_0020_0C66_C0C0 modified with path inversions
66  //  2 x11y61 CPE[2]  80'h00_0078_00_0020_0C66_C0C0 from netlist
0C  //  3 x11y61 CPE[3]
20  //  4 x11y61 CPE[4]
00  //  5 x11y61 CPE[5]
00  //  6 x11y61 CPE[6]
78  //  7 x11y61 CPE[7]
00  //  8 x11y61 CPE[8]
00  //  9 x11y61 CPE[9]
C0  // 10 x11y62 CPE[0]  net1 = net2: _a202  C_ADDF2///ADDF2/
05  // 11 x11y62 CPE[1]  80'h00_0078_00_0020_0C66_05C0 modified with path inversions
66  // 12 x11y62 CPE[2]  80'h00_0078_00_0020_0C66_0AC0 from netlist
0C  // 13 x11y62 CPE[3]      00_0000_00_0000_0000_0F00 difference
20  // 14 x11y62 CPE[4]
00  // 15 x11y62 CPE[5]
00  // 16 x11y62 CPE[6]
78  // 17 x11y62 CPE[7]
00  // 18 x11y62 CPE[8]
00  // 19 x11y62 CPE[9]
3F  // 20 x12y61 CPE[0]  _a219  C_///AND/D
FF  // 21 x12y61 CPE[1]  80'h00_FD00_80_0000_0C08_FF3F modified with path inversions
08  // 22 x12y61 CPE[2]  80'h00_FE00_80_0000_0C08_FFCF from netlist
0C  // 23 x12y61 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  // 24 x12y61 CPE[4]
00  // 25 x12y61 CPE[5]
80  // 26 x12y61 CPE[6]
00  // 27 x12y61 CPE[7]
FD  // 28 x12y61 CPE[8]
00  // 29 x12y61 CPE[9]
2A  // 30 x12y62 CPE[0]  net1 = net2: _a18  C_AND/D//AND/D
4C  // 31 x12y62 CPE[1]  80'h00_F900_80_0000_0C88_4C2A modified with path inversions
88  // 32 x12y62 CPE[2]  80'h00_F600_80_0000_0C88_8C8A from netlist
0C  // 33 x12y62 CPE[3]      00_0F00_00_0000_0000_C0A0 difference
00  // 34 x12y62 CPE[4]
00  // 35 x12y62 CPE[5]
80  // 36 x12y62 CPE[6]
00  // 37 x12y62 CPE[7]
F9  // 38 x12y62 CPE[8]
8A // -- CRC low byte
3B // -- CRC high byte


// Config Latches on x13y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC14     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
1F // y_sel: 61
A0 // -- CRC low byte
59 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC1C
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
C2  //  0 x13y61 CPE[0]  _a52  C_OR/D///    _a93  C_///AND/
E3  //  1 x13y61 CPE[1]  80'h00_FD60_00_0000_0CE8_E3C2 modified with path inversions
E8  //  2 x13y61 CPE[2]  80'h00_FE60_00_0000_0CE8_EC34 from netlist
0C  //  3 x13y61 CPE[3]      00_0300_00_0000_0000_0FF6 difference
00  //  4 x13y61 CPE[4]
00  //  5 x13y61 CPE[5]
00  //  6 x13y61 CPE[6]
60  //  7 x13y61 CPE[7]
FD  //  8 x13y61 CPE[8]
00  //  9 x13y61 CPE[9]
FF  // 10 x13y62 CPE[0]  _a8  C_AND/D///    _a363  C_////Bridge
43  // 11 x13y62 CPE[1]  80'h00_F5A3_00_0000_0C88_43FF modified with path inversions
88  // 12 x13y62 CPE[2]  80'h00_F6A3_00_0000_0C88_8CFF from netlist
0C  // 13 x13y62 CPE[3]      00_0300_00_0000_0000_CF00 difference
00  // 14 x13y62 CPE[4]
00  // 15 x13y62 CPE[5]
00  // 16 x13y62 CPE[6]
A3  // 17 x13y62 CPE[7]
F5  // 18 x13y62 CPE[8]
00  // 19 x13y62 CPE[9]
FF  // 20 x14y61 CPE[0]  _a358  C_////Bridge
FF  // 21 x14y61 CPE[1]  80'h00_00A0_00_0000_0C00_FFFF modified with path inversions
00  // 22 x14y61 CPE[2]  80'h00_00A0_00_0000_0C00_FFFF from netlist
0C  // 23 x14y61 CPE[3]
00  // 24 x14y61 CPE[4]
00  // 25 x14y61 CPE[5]
00  // 26 x14y61 CPE[6]
A0  // 27 x14y61 CPE[7]
00  // 28 x14y61 CPE[8]
00  // 29 x14y61 CPE[9]
3A  // 30 x14y62 CPE[0]  _a218  C_AND/D///    _a87  C_///AND/D
5F  // 31 x14y62 CPE[1]  80'h00_FD00_80_0000_0C88_5F3A modified with path inversions
88  // 32 x14y62 CPE[2]  80'h00_FE00_80_0000_0C88_AF3A from netlist
0C  // 33 x14y62 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 34 x14y62 CPE[4]
00  // 35 x14y62 CPE[5]
80  // 36 x14y62 CPE[6]
00  // 37 x14y62 CPE[7]
FD  // 38 x14y62 CPE[8]
63 // -- CRC low byte
B1 // -- CRC high byte


// Config Latches on x17y61
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC49     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
1F // y_sel: 61
B0 // -- CRC low byte
C3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC51
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
00  //  0 x17y61 CPE[0]  _a92  C_MX2a/D///    
01  //  1 x17y61 CPE[1]  80'h00_F500_00_0040_0C03_0100 modified with path inversions
03  //  2 x17y61 CPE[2]  80'h00_FA00_00_0040_0C03_0800 from netlist
0C  //  3 x17y61 CPE[3]      00_0F00_00_0000_0000_0900 difference
40  //  4 x17y61 CPE[4]
00  //  5 x17y61 CPE[5]
00  //  6 x17y61 CPE[6]
00  //  7 x17y61 CPE[7]
F5  //  8 x17y61 CPE[8]
00  //  9 x17y61 CPE[9]
FF  // 10 x17y62 CPE[0]  _a228  C_AND/D///    
3F  // 11 x17y62 CPE[1]  80'h00_F900_00_0000_0C88_3FFF modified with path inversions
88  // 12 x17y62 CPE[2]  80'h00_FA00_00_0000_0C88_CFFF from netlist
0C  // 13 x17y62 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 14 x17y62 CPE[4]
00  // 15 x17y62 CPE[5]
00  // 16 x17y62 CPE[6]
00  // 17 x17y62 CPE[7]
F9  // 18 x17y62 CPE[8]
A4 // -- CRC low byte
6B // -- CRC high byte


// Config Latches on x5y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC6A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
20 // y_sel: 63
B4 // -- CRC low byte
F7 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CC72
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
AC  //  0 x5y63 CPE[0]  _a80  C_///AND/
FF  //  1 x5y63 CPE[1]  80'h00_0060_00_0000_0C08_FFAC modified with path inversions
08  //  2 x5y63 CPE[2]  80'h00_0060_00_0000_0C08_FF53 from netlist
0C  //  3 x5y63 CPE[3]      00_0000_00_0000_0000_00FF difference
00  //  4 x5y63 CPE[4]
00  //  5 x5y63 CPE[5]
00  //  6 x5y63 CPE[6]
60  //  7 x5y63 CPE[7]
00  //  8 x5y63 CPE[8]
00  //  9 x5y63 CPE[9]
35  // 10 x5y64 CPE[0]  net1 = net2: _a31  C_AND/D//AND/D
C3  // 11 x5y64 CPE[1]  80'h00_F500_80_0000_0C88_C335 modified with path inversions
88  // 12 x5y64 CPE[2]  80'h00_FA00_80_0000_0C88_3C3A from netlist
0C  // 13 x5y64 CPE[3]      00_0F00_00_0000_0000_FF0F difference
00  // 14 x5y64 CPE[4]
00  // 15 x5y64 CPE[5]
80  // 16 x5y64 CPE[6]
00  // 17 x5y64 CPE[7]
F5  // 18 x5y64 CPE[8]
00  // 19 x5y64 CPE[9]
5C  // 20 x6y63 CPE[0]  net1 = net2: _a63  C_AND/D//AND/D
F2  // 21 x6y63 CPE[1]  80'h00_F600_80_0000_0C88_F25C modified with path inversions
88  // 22 x6y63 CPE[2]  80'h00_FA00_80_0000_0C88_F85C from netlist
0C  // 23 x6y63 CPE[3]      00_0C00_00_0000_0000_0A00 difference
00  // 24 x6y63 CPE[4]
00  // 25 x6y63 CPE[5]
80  // 26 x6y63 CPE[6]
00  // 27 x6y63 CPE[7]
F6  // 28 x6y63 CPE[8]
00  // 29 x6y63 CPE[9]
FF  // 30 x6y64 CPE[0]  _a35  C_AND/D///    
C3  // 31 x6y64 CPE[1]  80'h00_F900_00_0000_0C88_C3FF modified with path inversions
88  // 32 x6y64 CPE[2]  80'h00_FA00_00_0000_0C88_3CFF from netlist
0C  // 33 x6y64 CPE[3]      00_0300_00_0000_0000_FF00 difference
00  // 34 x6y64 CPE[4]
00  // 35 x6y64 CPE[5]
00  // 36 x6y64 CPE[6]
00  // 37 x6y64 CPE[7]
F9  // 38 x6y64 CPE[8]
F6 // -- CRC low byte
50 // -- CRC high byte


// Config Latches on x9y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CC9F     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
20 // y_sel: 63
64 // -- CRC low byte
A3 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CCA7
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
A0  //  0 x9y63 CPE[0]  net1 = net2: _a146  C_ADDF2///ADDF2/
C0  //  1 x9y63 CPE[1]  80'h00_0078_00_0020_0C66_C0A0 modified with path inversions
66  //  2 x9y63 CPE[2]  80'h00_0078_00_0020_0C66_3050 from netlist
0C  //  3 x9y63 CPE[3]      00_0000_00_0000_0000_F0F0 difference
20  //  4 x9y63 CPE[4]
00  //  5 x9y63 CPE[5]
00  //  6 x9y63 CPE[6]
78  //  7 x9y63 CPE[7]
00  //  8 x9y63 CPE[8]
00  //  9 x9y63 CPE[9]
0C  // 10 x9y64 CPE[0]  _a148  C_ADDF////    
00  // 11 x9y64 CPE[1]  80'h00_0018_00_0010_0666_000C modified with path inversions
66  // 12 x9y64 CPE[2]  80'h00_0018_00_0010_0666_0003 from netlist
06  // 13 x9y64 CPE[3]      00_0000_00_0000_0000_000F difference
10  // 14 x9y64 CPE[4]
00  // 15 x9y64 CPE[5]
00  // 16 x9y64 CPE[6]
18  // 17 x9y64 CPE[7]
00  // 18 x9y64 CPE[8]
00  // 19 x9y64 CPE[9]
2A  // 20 x10y63 CPE[0]  _a85  C_OR////    _a16  C_///AND/D
0E  // 21 x10y63 CPE[1]  80'h00_F518_80_0000_0CE8_0E2A modified with path inversions
E8  // 22 x10y63 CPE[2]  80'h00_F618_80_0000_0CE8_0D8A from netlist
0C  // 23 x10y63 CPE[3]      00_0300_00_0000_0000_03A0 difference
00  // 24 x10y63 CPE[4]
00  // 25 x10y63 CPE[5]
80  // 26 x10y63 CPE[6]
18  // 27 x10y63 CPE[7]
F5  // 28 x10y63 CPE[8]
00  // 29 x10y63 CPE[9]
FF  // 30 x10y64 CPE[0]  _a234  C_AND/D///    _a360  C_////Bridge
AF  // 31 x10y64 CPE[1]  80'h00_FAA1_00_0000_0C88_AFFF modified with path inversions
88  // 32 x10y64 CPE[2]  80'h00_FAA1_00_0000_0C88_AFFF from netlist
0C  // 33 x10y64 CPE[3]
00  // 34 x10y64 CPE[4]
00  // 35 x10y64 CPE[5]
00  // 36 x10y64 CPE[6]
A1  // 37 x10y64 CPE[7]
FA  // 38 x10y64 CPE[8]
AF // -- CRC low byte
CC // -- CRC high byte


// Config Latches on x13y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CCD4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
20 // y_sel: 63
D4 // -- CRC low byte
90 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CCDC
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
F5  //  0 x13y63 CPE[0]  net1 = net2: _a51  C_AND////D
F5  //  1 x13y63 CPE[1]  80'h00_F918_00_0000_0788_F5F5 modified with path inversions
88  //  2 x13y63 CPE[2]  80'h00_FA18_00_0000_0788_F5F5 from netlist
07  //  3 x13y63 CPE[3]      00_0300_00_0000_0000_0000 difference
00  //  4 x13y63 CPE[4]
00  //  5 x13y63 CPE[5]
00  //  6 x13y63 CPE[6]
18  //  7 x13y63 CPE[7]
F9  //  8 x13y63 CPE[8]
00  //  9 x13y63 CPE[9]
F8  // 10 x13y64 CPE[0]  _a289  C_AND/D///    _a2  C_///AND/
FA  // 11 x13y64 CPE[1]  80'h00_F560_00_0000_0C88_FAF8 modified with path inversions
88  // 12 x13y64 CPE[2]  80'h00_FA60_00_0000_0C88_FAF4 from netlist
0C  // 13 x13y64 CPE[3]      00_0F00_00_0000_0000_000C difference
00  // 14 x13y64 CPE[4]
00  // 15 x13y64 CPE[5]
00  // 16 x13y64 CPE[6]
60  // 17 x13y64 CPE[7]
F5  // 18 x13y64 CPE[8]
00  // 19 x13y64 CPE[9]
FF  // 20 x14y63 CPE[0]  _a224  C_AND/D///    _a359  C_////Bridge
F3  // 21 x14y63 CPE[1]  80'h00_FEA4_00_0000_0C88_F3FF modified with path inversions
88  // 22 x14y63 CPE[2]  80'h00_FEA4_00_0000_0C88_FCFF from netlist
0C  // 23 x14y63 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 24 x14y63 CPE[4]
00  // 25 x14y63 CPE[5]
00  // 26 x14y63 CPE[6]
A4  // 27 x14y63 CPE[7]
FE  // 28 x14y63 CPE[8]
00  // 29 x14y63 CPE[9]
F5  // 30 x14y64 CPE[0]  _a288  C_AND/D///    _a284  C_///AND/D
F5  // 31 x14y64 CPE[1]  80'h00_F900_80_0000_0C88_F5F5 modified with path inversions
88  // 32 x14y64 CPE[2]  80'h00_FA00_80_0000_0C88_FAFA from netlist
0C  // 33 x14y64 CPE[3]      00_0300_00_0000_0000_0F0F difference
00  // 34 x14y64 CPE[4]
00  // 35 x14y64 CPE[5]
80  // 36 x14y64 CPE[6]
00  // 37 x14y64 CPE[7]
F9  // 38 x14y64 CPE[8]
D9 // -- CRC low byte
F5 // -- CRC high byte


// Config Latches on x15y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD09     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
20 // y_sel: 63
1C // -- CRC low byte
13 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD11
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x15y63 CPE[0]  _a99  C_MX2a/D///    
04  //  1 x15y63 CPE[1]  80'h00_FA00_00_0040_0C13_0400 modified with path inversions
13  //  2 x15y63 CPE[2]  80'h00_FA00_00_0040_0C03_0200 from netlist
0C  //  3 x15y63 CPE[3]      00_0000_00_0000_0010_0600 difference
40  //  4 x15y63 CPE[4]
00  //  5 x15y63 CPE[5]
00  //  6 x15y63 CPE[6]
00  //  7 x15y63 CPE[7]
FA  //  8 x15y63 CPE[8]
00  //  9 x15y63 CPE[9]
FF  // 10 x15y64 CPE[0]  _a12  C_AND////    
12  // 11 x15y64 CPE[1]  80'h00_0018_00_0000_0C88_12FF modified with path inversions
88  // 12 x15y64 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  // 13 x15y64 CPE[3]      00_0000_00_0000_0000_0300 difference
00  // 14 x15y64 CPE[4]
00  // 15 x15y64 CPE[5]
00  // 16 x15y64 CPE[6]
18  // 17 x15y64 CPE[7]
00  // 18 x15y64 CPE[8]
00  // 19 x15y64 CPE[9]
00  // 20 x16y63 CPE[0]
00  // 21 x16y63 CPE[1]
00  // 22 x16y63 CPE[2]
00  // 23 x16y63 CPE[3]
00  // 24 x16y63 CPE[4]
00  // 25 x16y63 CPE[5]
00  // 26 x16y63 CPE[6]
00  // 27 x16y63 CPE[7]
00  // 28 x16y63 CPE[8]
00  // 29 x16y63 CPE[9]
CF  // 30 x16y64 CPE[0]  _a223  C_///AND/D
FF  // 31 x16y64 CPE[1]  80'h00_FE00_80_0000_0C08_FFCF modified with path inversions
08  // 32 x16y64 CPE[2]  80'h00_FE00_80_0000_0C08_FFCF from netlist
0C  // 33 x16y64 CPE[3]
00  // 34 x16y64 CPE[4]
00  // 35 x16y64 CPE[5]
80  // 36 x16y64 CPE[6]
00  // 37 x16y64 CPE[7]
FE  // 38 x16y64 CPE[8]
B7 // -- CRC low byte
93 // -- CRC high byte


// Config Latches on x17y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD3E     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
20 // y_sel: 63
C4 // -- CRC low byte
0A // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD46
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FA  //  0 x17y63 CPE[0]  _a5  C_AND////    _a290  C_///AND/D
25  //  1 x17y63 CPE[1]  80'h00_F918_80_0000_0C88_25FA modified with path inversions
88  //  2 x17y63 CPE[2]  80'h00_FA18_80_0000_0C88_8AFA from netlist
0C  //  3 x17y63 CPE[3]      00_0300_00_0000_0000_AF00 difference
00  //  4 x17y63 CPE[4]
00  //  5 x17y63 CPE[5]
80  //  6 x17y63 CPE[6]
18  //  7 x17y63 CPE[7]
F9  //  8 x17y63 CPE[8]
00  //  9 x17y63 CPE[9]
FF  // 10 x17y64 CPE[0]  _a242  C_AND/D///    _a366  C_////Bridge
3F  // 11 x17y64 CPE[1]  80'h00_FDA3_00_0000_0C88_3FFF modified with path inversions
88  // 12 x17y64 CPE[2]  80'h00_FEA3_00_0000_0C88_CFFF from netlist
0C  // 13 x17y64 CPE[3]      00_0300_00_0000_0000_F000 difference
00  // 14 x17y64 CPE[4]
00  // 15 x17y64 CPE[5]
00  // 16 x17y64 CPE[6]
A3  // 17 x17y64 CPE[7]
FD  // 18 x17y64 CPE[8]
00  // 19 x17y64 CPE[9]
FF  // 20 x18y63 CPE[0]  _a353  C_////Bridge
FF  // 21 x18y63 CPE[1]  80'h00_00A3_00_0000_0C00_FFFF modified with path inversions
00  // 22 x18y63 CPE[2]  80'h00_00A3_00_0000_0C00_FFFF from netlist
0C  // 23 x18y63 CPE[3]
00  // 24 x18y63 CPE[4]
00  // 25 x18y63 CPE[5]
00  // 26 x18y63 CPE[6]
A3  // 27 x18y63 CPE[7]
00  // 28 x18y63 CPE[8]
00  // 29 x18y63 CPE[9]
5F  // 30 x18y64 CPE[0]  _a88  C_MX2b/D///    
00  // 31 x18y64 CPE[1]  80'h00_F900_00_0040_0AAA_005F modified with path inversions
AA  // 32 x18y64 CPE[2]  80'h00_FA00_00_0040_0AA0_005F from netlist
0A  // 33 x18y64 CPE[3]      00_0300_00_0000_000A_0000 difference
40  // 34 x18y64 CPE[4]
00  // 35 x18y64 CPE[5]
00  // 36 x18y64 CPE[6]
00  // 37 x18y64 CPE[7]
F9  // 38 x18y64 CPE[8]
4A // -- CRC low byte
32 // -- CRC high byte


// Config Latches on x19y63
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CD73     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
20 // y_sel: 63
AC // -- CRC low byte
20 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CD7B
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x19y63 CPE[0]  _a98  C_MX2a/D///    
08  //  1 x19y63 CPE[1]  80'h00_F600_00_0040_0C13_0800 modified with path inversions
13  //  2 x19y63 CPE[2]  80'h00_FA00_00_0040_0C03_0200 from netlist
0C  //  3 x19y63 CPE[3]      00_0C00_00_0000_0010_0A00 difference
40  //  4 x19y63 CPE[4]
00  //  5 x19y63 CPE[5]
00  //  6 x19y63 CPE[6]
00  //  7 x19y63 CPE[7]
F6  //  8 x19y63 CPE[8]
00  //  9 x19y63 CPE[9]
00  // 10 x19y64 CPE[0]
00  // 11 x19y64 CPE[1]
00  // 12 x19y64 CPE[2]
00  // 13 x19y64 CPE[3]
00  // 14 x19y64 CPE[4]
00  // 15 x19y64 CPE[5]
00  // 16 x19y64 CPE[6]
00  // 17 x19y64 CPE[7]
00  // 18 x19y64 CPE[8]
00  // 19 x19y64 CPE[9]
00  // 20 x20y63 CPE[0]
00  // 21 x20y63 CPE[1]
00  // 22 x20y63 CPE[2]
00  // 23 x20y63 CPE[3]
00  // 24 x20y63 CPE[4]
00  // 25 x20y63 CPE[5]
00  // 26 x20y63 CPE[6]
00  // 27 x20y63 CPE[7]
00  // 28 x20y63 CPE[8]
00  // 29 x20y63 CPE[9]
FF  // 30 x20y64 CPE[0]  _a286  C_AND/D///    
F5  // 31 x20y64 CPE[1]  80'h00_F900_00_0000_0C88_F5FF modified with path inversions
88  // 32 x20y64 CPE[2]  80'h00_FA00_00_0000_0C88_FAFF from netlist
0C  // 33 x20y64 CPE[3]      00_0300_00_0000_0000_0F00 difference
00  // 34 x20y64 CPE[4]
00  // 35 x20y64 CPE[5]
00  // 36 x20y64 CPE[6]
00  // 37 x20y64 CPE[7]
F9  // 38 x20y64 CPE[8]
C6 // -- CRC low byte
58 // -- CRC high byte


// Config Latches on x5y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CDA8     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
21 // y_sel: 65
3D // -- CRC low byte
E6 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CDB0
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
CC  //  0 x5y65 CPE[0]  net1 = net2: _a39  C_AND/D//AND/D
3C  //  1 x5y65 CPE[1]  80'h00_F900_80_0000_0C88_3CCC modified with path inversions
88  //  2 x5y65 CPE[2]  80'h00_FA00_80_0000_0C88_3C3C from netlist
0C  //  3 x5y65 CPE[3]      00_0300_00_0000_0000_00F0 difference
00  //  4 x5y65 CPE[4]
00  //  5 x5y65 CPE[5]
80  //  6 x5y65 CPE[6]
00  //  7 x5y65 CPE[7]
F9  //  8 x5y65 CPE[8]
00  //  9 x5y65 CPE[9]
CC  // 10 x5y66 CPE[0]  net1 = net2: _a42  C_AND/D//AND/D
33  // 11 x5y66 CPE[1]  80'h00_F500_80_0000_0C88_33CC modified with path inversions
88  // 12 x5y66 CPE[2]  80'h00_FA00_80_0000_0C88_3C3C from netlist
0C  // 13 x5y66 CPE[3]      00_0F00_00_0000_0000_0FF0 difference
00  // 14 x5y66 CPE[4]
00  // 15 x5y66 CPE[5]
80  // 16 x5y66 CPE[6]
00  // 17 x5y66 CPE[7]
F5  // 18 x5y66 CPE[8]
00  // 19 x5y66 CPE[9]
00  // 20 x6y65 CPE[0]
00  // 21 x6y65 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x6y65 CPE[2]
00  // 23 x6y65 CPE[3]
00  // 24 x6y65 CPE[4]
60  // 25 x6y65 CPE[5]
3F  // 26 x6y65 CPE[6]
13 // -- CRC low byte
0D // -- CRC high byte


// Config Latches on x9y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CDD1     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
21 // y_sel: 65
ED // -- CRC low byte
B2 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CDD9
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
12  //  0 x9y65 CPE[0]  _a197  C_Route1////    _a47  C_///AND/
00  //  1 x9y65 CPE[1]  80'h00_0078_00_0050_0C68_0012 modified with path inversions
68  //  2 x9y65 CPE[2]  80'h00_0078_00_0050_0C68_0028 from netlist
0C  //  3 x9y65 CPE[3]      00_0000_00_0000_0000_003A difference
50  //  4 x9y65 CPE[4]
00  //  5 x9y65 CPE[5]
00  //  6 x9y65 CPE[6]
78  //  7 x9y65 CPE[7]
00  //  8 x9y65 CPE[8]
00  //  9 x9y65 CPE[9]
F4  // 10 x9y66 CPE[0]  _a4  C_///AND/
FF  // 11 x9y66 CPE[1]  80'h00_0060_00_0000_0C08_FFF4 modified with path inversions
08  // 12 x9y66 CPE[2]  80'h00_0060_00_0000_0C08_FFF2 from netlist
0C  // 13 x9y66 CPE[3]      00_0000_00_0000_0000_0006 difference
00  // 14 x9y66 CPE[4]
00  // 15 x9y66 CPE[5]
00  // 16 x9y66 CPE[6]
60  // 17 x9y66 CPE[7]
00  // 18 x9y66 CPE[8]
00  // 19 x9y66 CPE[9]
FC  // 20 x10y65 CPE[0]  _a27  C_AND////    _a299  C_///AND/D
8C  // 21 x10y65 CPE[1]  80'h00_F618_80_0000_0C88_8CFC modified with path inversions
88  // 22 x10y65 CPE[2]  80'h00_FA18_80_0000_0C88_2CFC from netlist
0C  // 23 x10y65 CPE[3]      00_0C00_00_0000_0000_A000 difference
00  // 24 x10y65 CPE[4]
00  // 25 x10y65 CPE[5]
80  // 26 x10y65 CPE[6]
18  // 27 x10y65 CPE[7]
F6  // 28 x10y65 CPE[8]
00  // 29 x10y65 CPE[9]
CD  // 30 x10y66 CPE[0]  _a298  C_AND/D///    _a20  C_///ORAND/
5F  // 31 x10y66 CPE[1]  80'h00_F660_00_0000_0C88_5FCD modified with path inversions
88  // 32 x10y66 CPE[2]  80'h00_FA60_00_0000_0C88_AFC7 from netlist
0C  // 33 x10y66 CPE[3]      00_0C00_00_0000_0000_F00A difference
00  // 34 x10y66 CPE[4]
00  // 35 x10y66 CPE[5]
00  // 36 x10y66 CPE[6]
60  // 37 x10y66 CPE[7]
F6  // 38 x10y66 CPE[8]
AC // -- CRC low byte
FF // -- CRC high byte


// Config Latches on x11y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE06     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
21 // y_sel: 65
85 // -- CRC low byte
98 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE0E
1C // Length: 28
70 // -- CRC low byte
E2 // -- CRC high byte
CA  //  0 x11y65 CPE[0]  _a84  C_ORAND////    _a33  C_///AND/D
B3  //  1 x11y65 CPE[1]  80'h00_FA18_80_0000_0C88_B3CA modified with path inversions
88  //  2 x11y65 CPE[2]  80'h00_FA18_80_0000_0C88_E33A from netlist
0C  //  3 x11y65 CPE[3]      00_0000_00_0000_0000_50F0 difference
00  //  4 x11y65 CPE[4]
00  //  5 x11y65 CPE[5]
80  //  6 x11y65 CPE[6]
18  //  7 x11y65 CPE[7]
FA  //  8 x11y65 CPE[8]
00  //  9 x11y65 CPE[9]
8C  // 10 x11y66 CPE[0]  _a21  C_AND////    
58  // 11 x11y66 CPE[1]  80'h00_0018_00_0000_0888_588C modified with path inversions
88  // 12 x11y66 CPE[2]  80'h00_0018_00_0000_0888_A12C from netlist
08  // 13 x11y66 CPE[3]      00_0000_00_0000_0000_F9A0 difference
00  // 14 x11y66 CPE[4]
00  // 15 x11y66 CPE[5]
00  // 16 x11y66 CPE[6]
18  // 17 x11y66 CPE[7]
00  // 18 x11y66 CPE[8]
00  // 19 x11y66 CPE[9]
FF  // 20 x12y65 CPE[0]  _a357  C_////Bridge
FF  // 21 x12y65 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x12y65 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x12y65 CPE[3]
00  // 24 x12y65 CPE[4]
00  // 25 x12y65 CPE[5]
00  // 26 x12y65 CPE[6]
A1  // 27 x12y65 CPE[7]
3C // -- CRC low byte
14 // -- CRC high byte


// Config Latches on x13y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE30     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
07 // x_sel: 13
21 // y_sel: 65
5D // -- CRC low byte
81 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE38
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
3F  //  0 x13y65 CPE[0]  _a45  C_OR/D///    _a217  C_///AND/D
7B  //  1 x13y65 CPE[1]  80'h00_FD00_80_0000_0CE8_7B3F modified with path inversions
E8  //  2 x13y65 CPE[2]  80'h00_FE00_80_0000_0CE8_EECF from netlist
0C  //  3 x13y65 CPE[3]      00_0300_00_0000_0000_95F0 difference
00  //  4 x13y65 CPE[4]
00  //  5 x13y65 CPE[5]
80  //  6 x13y65 CPE[6]
00  //  7 x13y65 CPE[7]
FD  //  8 x13y65 CPE[8]
00  //  9 x13y65 CPE[9]
73  // 10 x13y66 CPE[0]  net1 = net2: _a54  C_ORAND////D
FA  // 11 x13y66 CPE[1]  80'h00_FD18_00_0000_0888_FA73 modified with path inversions
88  // 12 x13y66 CPE[2]  80'h00_FE18_00_0000_0888_FADC from netlist
08  // 13 x13y66 CPE[3]      00_0300_00_0000_0000_00AF difference
00  // 14 x13y66 CPE[4]
00  // 15 x13y66 CPE[5]
00  // 16 x13y66 CPE[6]
18  // 17 x13y66 CPE[7]
FD  // 18 x13y66 CPE[8]
00  // 19 x13y66 CPE[9]
3F  // 20 x14y65 CPE[0]  _a283  C_///AND/D
FF  // 21 x14y65 CPE[1]  80'h00_F600_80_0000_0C08_FF3F modified with path inversions
08  // 22 x14y65 CPE[2]  80'h00_FA00_80_0000_0C08_FFCF from netlist
0C  // 23 x14y65 CPE[3]      00_0C00_00_0000_0000_00F0 difference
00  // 24 x14y65 CPE[4]
00  // 25 x14y65 CPE[5]
80  // 26 x14y65 CPE[6]
00  // 27 x14y65 CPE[7]
F6  // 28 x14y65 CPE[8]
00  // 29 x14y65 CPE[9]
CF  // 30 x14y66 CPE[0]  _a96  C_MX2b/D///    
00  // 31 x14y66 CPE[1]  80'h00_F900_00_0040_0AA8_00CF modified with path inversions
A8  // 32 x14y66 CPE[2]  80'h00_FA00_00_0040_0AA0_003F from netlist
0A  // 33 x14y66 CPE[3]      00_0300_00_0000_0008_00F0 difference
40  // 34 x14y66 CPE[4]
00  // 35 x14y66 CPE[5]
00  // 36 x14y66 CPE[6]
00  // 37 x14y66 CPE[7]
F9  // 38 x14y66 CPE[8]
52 // -- CRC low byte
7E // -- CRC high byte


// Config Latches on x17y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE65     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
09 // x_sel: 17
21 // y_sel: 65
4D // -- CRC low byte
1B // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CE6D
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
00  //  0 x17y65 CPE[0]  _a90  C_MX2a/D///    
02  //  1 x17y65 CPE[1]  80'h00_F900_00_0040_0C03_0200 modified with path inversions
03  //  2 x17y65 CPE[2]  80'h00_FA00_00_0040_0C03_0800 from netlist
0C  //  3 x17y65 CPE[3]      00_0300_00_0000_0000_0A00 difference
40  //  4 x17y65 CPE[4]
00  //  5 x17y65 CPE[5]
00  //  6 x17y65 CPE[6]
00  //  7 x17y65 CPE[7]
F9  //  8 x17y65 CPE[8]
00  //  9 x17y65 CPE[9]
F3  // 10 x17y66 CPE[0]  _a241  C_///AND/D
FF  // 11 x17y66 CPE[1]  80'h00_FD00_80_0000_0C08_FFF3 modified with path inversions
08  // 12 x17y66 CPE[2]  80'h00_FE00_80_0000_0C08_FFFC from netlist
0C  // 13 x17y66 CPE[3]      00_0300_00_0000_0000_000F difference
00  // 14 x17y66 CPE[4]
00  // 15 x17y66 CPE[5]
80  // 16 x17y66 CPE[6]
00  // 17 x17y66 CPE[7]
FD  // 18 x17y66 CPE[8]
00  // 19 x17y66 CPE[9]
00  // 20 x18y65 CPE[0]
00  // 21 x18y65 CPE[1]
00  // 22 x18y65 CPE[2]
00  // 23 x18y65 CPE[3]
00  // 24 x18y65 CPE[4]
00  // 25 x18y65 CPE[5]
00  // 26 x18y65 CPE[6]
00  // 27 x18y65 CPE[7]
00  // 28 x18y65 CPE[8]
00  // 29 x18y65 CPE[9]
3C  // 30 x18y66 CPE[0]  net1 = net2: _a1  C_AND/D//AND/D
33  // 31 x18y66 CPE[1]  80'h00_F900_80_0000_0C88_333C modified with path inversions
88  // 32 x18y66 CPE[2]  80'h00_F600_80_0000_0C88_CC3C from netlist
0C  // 33 x18y66 CPE[3]      00_0F00_00_0000_0000_FF00 difference
00  // 34 x18y66 CPE[4]
00  // 35 x18y66 CPE[5]
80  // 36 x18y66 CPE[6]
00  // 37 x18y66 CPE[7]
F9  // 38 x18y66 CPE[8]
CC // -- CRC low byte
E7 // -- CRC high byte


// Config Latches on x19y65
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CE9A     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
0A // x_sel: 19
21 // y_sel: 65
25 // -- CRC low byte
31 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CEA2
1B // Length: 27
CF // -- CRC low byte
96 // -- CRC high byte
00  //  0 x19y65 CPE[0]  _a100  C_MX2a/D///    
02  //  1 x19y65 CPE[1]  80'h00_F500_00_0040_0C23_0200 modified with path inversions
23  //  2 x19y65 CPE[2]  80'h00_FA00_00_0040_0C03_0200 from netlist
0C  //  3 x19y65 CPE[3]      00_0F00_00_0000_0020_0000 difference
40  //  4 x19y65 CPE[4]
00  //  5 x19y65 CPE[5]
00  //  6 x19y65 CPE[6]
00  //  7 x19y65 CPE[7]
F5  //  8 x19y65 CPE[8]
00  //  9 x19y65 CPE[9]
00  // 10 x19y66 CPE[0]
00  // 11 x19y66 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 12 x19y66 CPE[2]
00  // 13 x19y66 CPE[3]
00  // 14 x19y66 CPE[4]
60  // 15 x19y66 CPE[5]
3F  // 16 x19y66 CPE[6]
00  // 17 x19y66 CPE[7]
00  // 18 x19y66 CPE[8]
00  // 19 x19y66 CPE[9]
00  // 20 x20y65 CPE[0]
00  // 21 x20y65 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 22 x20y65 CPE[2]
00  // 23 x20y65 CPE[3]
00  // 24 x20y65 CPE[4]
60  // 25 x20y65 CPE[5]
3F  // 26 x20y65 CPE[6]
4C // -- CRC low byte
5A // -- CRC high byte


// Config Latches on x5y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CEC3     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
03 // x_sel: 5
22 // y_sel: 67
A6 // -- CRC low byte
D4 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CECB
13 // Length: 19
87 // -- CRC low byte
1A // -- CRC high byte
33  //  0 x5y67 CPE[0]  net1 = net2: _a36  C_AND/D//AND/D
C5  //  1 x5y67 CPE[1]  80'h00_F500_80_0000_0C88_C533 modified with path inversions
88  //  2 x5y67 CPE[2]  80'h00_FA00_80_0000_0C88_3A3C from netlist
0C  //  3 x5y67 CPE[3]      00_0F00_00_0000_0000_FF0F difference
00  //  4 x5y67 CPE[4]
00  //  5 x5y67 CPE[5]
80  //  6 x5y67 CPE[6]
00  //  7 x5y67 CPE[7]
F5  //  8 x5y67 CPE[8]
00  //  9 x5y67 CPE[9]
35  // 10 x5y68 CPE[0]  net1 = net2: _a41  C_AND/D//AND/D
C5  // 11 x5y68 CPE[1]  80'h00_F500_80_0000_0C88_C535 modified with path inversions
88  // 12 x5y68 CPE[2]  80'h00_FA00_80_0000_0C88_3A3A from netlist
0C  // 13 x5y68 CPE[3]      00_0F00_00_0000_0000_FF0F difference
00  // 14 x5y68 CPE[4]
00  // 15 x5y68 CPE[5]
80  // 16 x5y68 CPE[6]
00  // 17 x5y68 CPE[7]
F5  // 18 x5y68 CPE[8]
E7 // -- CRC low byte
28 // -- CRC high byte


// Config Latches on x11y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CEE4     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
06 // x_sel: 11
22 // y_sel: 67
1E // -- CRC low byte
AA // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CEEC
26 // Length: 38
A9 // -- CRC low byte
7C // -- CRC high byte
00  //  0 x11y67 CPE[0]
00  //  1 x11y67 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  //  2 x11y67 CPE[2]
00  //  3 x11y67 CPE[3]
00  //  4 x11y67 CPE[4]
60  //  5 x11y67 CPE[5]
3F  //  6 x11y67 CPE[6]
00  //  7 x11y67 CPE[7]
00  //  8 x11y67 CPE[8]
00  //  9 x11y67 CPE[9]
00  // 10 x11y68 CPE[0]
00  // 11 x11y68 CPE[1]
00  // 12 x11y68 CPE[2]
00  // 13 x11y68 CPE[3]
00  // 14 x11y68 CPE[4]
00  // 15 x11y68 CPE[5]
00  // 16 x11y68 CPE[6]
00  // 17 x11y68 CPE[7]
00  // 18 x11y68 CPE[8]
00  // 19 x11y68 CPE[9]
C3  // 20 x12y67 CPE[0]  net1 = net2: _a19  C_AND/D//AND/D
1F  // 21 x12y67 CPE[1]  80'h00_F500_80_0000_0C88_1FC3 modified with path inversions
88  // 22 x12y67 CPE[2]  80'h00_FA00_80_0000_0C88_1F3C from netlist
0C  // 23 x12y67 CPE[3]      00_0F00_00_0000_0000_00FF difference
00  // 24 x12y67 CPE[4]
00  // 25 x12y67 CPE[5]
80  // 26 x12y67 CPE[6]
00  // 27 x12y67 CPE[7]
F5  // 28 x12y67 CPE[8]
00  // 29 x12y67 CPE[9]
FF  // 30 x12y68 CPE[0]  _a25  C_AND////    
22  // 31 x12y68 CPE[1]  80'h00_0018_00_0000_0C88_22FF modified with path inversions
88  // 32 x12y68 CPE[2]  80'h00_0018_00_0000_0C88_11FF from netlist
0C  // 33 x12y68 CPE[3]      00_0000_00_0000_0000_3300 difference
00  // 34 x12y68 CPE[4]
00  // 35 x12y68 CPE[5]
00  // 36 x12y68 CPE[6]
18  // 37 x12y68 CPE[7]
16 // -- CRC low byte
E0 // -- CRC high byte


// Config Latches on x15y67
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF18     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
08 // x_sel: 15
22 // y_sel: 67
0E // -- CRC low byte
30 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF20
27 // Length: 39
20 // -- CRC low byte
6D // -- CRC high byte
FF  //  0 x15y67 CPE[0]  _a6  C_AND/D///    
C3  //  1 x15y67 CPE[1]  80'h00_FA00_00_0000_0C88_C3FF modified with path inversions
88  //  2 x15y67 CPE[2]  80'h00_F600_00_0000_0C88_CCFF from netlist
0C  //  3 x15y67 CPE[3]      00_0C00_00_0000_0000_0F00 difference
00  //  4 x15y67 CPE[4]
00  //  5 x15y67 CPE[5]
00  //  6 x15y67 CPE[6]
00  //  7 x15y67 CPE[7]
FA  //  8 x15y67 CPE[8]
00  //  9 x15y67 CPE[9]
00  // 10 x15y68 CPE[0]
00  // 11 x15y68 CPE[1]
00  // 12 x15y68 CPE[2]
00  // 13 x15y68 CPE[3]
00  // 14 x15y68 CPE[4]
00  // 15 x15y68 CPE[5]
00  // 16 x15y68 CPE[6]
00  // 17 x15y68 CPE[7]
00  // 18 x15y68 CPE[8]
00  // 19 x15y68 CPE[9]
FF  // 20 x16y67 CPE[0]  _a370  C_////Bridge
FF  // 21 x16y67 CPE[1]  80'h00_00A1_00_0000_0C00_FFFF modified with path inversions
00  // 22 x16y67 CPE[2]  80'h00_00A1_00_0000_0C00_FFFF from netlist
0C  // 23 x16y67 CPE[3]
00  // 24 x16y67 CPE[4]
00  // 25 x16y67 CPE[5]
00  // 26 x16y67 CPE[6]
A1  // 27 x16y67 CPE[7]
00  // 28 x16y67 CPE[8]
00  // 29 x16y67 CPE[9]
FF  // 30 x16y68 CPE[0]  _a239  C_AND/D///    
F5  // 31 x16y68 CPE[1]  80'h00_FE00_00_0000_0C88_F5FF modified with path inversions
88  // 32 x16y68 CPE[2]  80'h00_FE00_00_0000_0C88_FAFF from netlist
0C  // 33 x16y68 CPE[3]      00_0000_00_0000_0000_0F00 difference
00  // 34 x16y68 CPE[4]
00  // 35 x16y68 CPE[5]
00  // 36 x16y68 CPE[6]
00  // 37 x16y68 CPE[7]
FE  // 38 x16y68 CPE[8]
5A // -- CRC low byte
65 // -- CRC high byte


// Config Latches on x9y69
// ---------------------------------
C8 // Command: CMD_LXLYS      addr: 32'h0000 CF4D     iteration 3
02 // Length: 2
3F // -- CRC low byte
28 // -- CRC high byte
05 // x_sel: 9
23 // y_sel: 69
FF // -- CRC low byte
91 // -- CRC high byte
// ---------------------------------
CA // Command: CMD_DLCU      addr: 32'h0000 CF55
25 // Length: 37
32 // -- CRC low byte
4E // -- CRC high byte
00  //  0 x9y69 CPE[0]
00  //  1 x9y69 CPE[1]
00  //  2 x9y69 CPE[2]
00  //  3 x9y69 CPE[3]
00  //  4 x9y69 CPE[4]
00  //  5 x9y69 CPE[5]
00  //  6 x9y69 CPE[6]
00  //  7 x9y69 CPE[7]
00  //  8 x9y69 CPE[8]
00  //  9 x9y69 CPE[9]
00  // 10 x9y70 CPE[0]
00  // 11 x9y70 CPE[1]
00  // 12 x9y70 CPE[2]
00  // 13 x9y70 CPE[3]
00  // 14 x9y70 CPE[4]
00  // 15 x9y70 CPE[5]
00  // 16 x9y70 CPE[6]
00  // 17 x9y70 CPE[7]
00  // 18 x9y70 CPE[8]
00  // 19 x9y70 CPE[9]
3A  // 20 x10y69 CPE[0]  net1 = net2: _a37  C_AND/D//AND/D
CA  // 21 x10y69 CPE[1]  80'h00_FA00_80_0000_0C88_CA3A modified with path inversions
88  // 22 x10y69 CPE[2]  80'h00_FA00_80_0000_0C88_3A3A from netlist
0C  // 23 x10y69 CPE[3]      00_0000_00_0000_0000_F000 difference
00  // 24 x10y69 CPE[4]
00  // 25 x10y69 CPE[5]
80  // 26 x10y69 CPE[6]
00  // 27 x10y69 CPE[7]
FA  // 28 x10y69 CPE[8]
00  // 29 x10y69 CPE[9]
00  // 30 x10y70 CPE[0]
00  // 31 x10y70 CPE[1]  80'h00_0000_3F_6000_0000_0000 power reduction blocking CP-lines
00  // 32 x10y70 CPE[2]
00  // 33 x10y70 CPE[3]
00  // 34 x10y70 CPE[4]
60  // 35 x10y70 CPE[5]
3F  // 36 x10y70 CPE[6]
F9 // -- CRC low byte
62 // -- CRC high byte


// Config Change Status   CMD_CHG_STATUS
// ---------------------------------
DB // Command: CMD_CHG_STATUS      addr: 32'h0000 CF80
0C // Length: 12
B8 // -- CRC low byte
7E // -- CRC high byte
13  //  0 cfg_stat_chg
00  //  1 new_cfg_mode
33  //  2 GPIO_bankE[2]enable  GPIO_bankE[1]enable  GPIO_bankS[2]enable  GPIO_bankS[1]enable  
33  //  3 GPIO_bankW[2]enable  GPIO_bankW[1]enable  GPIO_bankN[2]enable  GPIO_bankN[1]enable  
00  //  4 PLL0 ctrl register
00  //  5 PLL0 startup register
00  //  6 PLL1 ctrl register
00  //  7 PLL1 startup register
00  //  8 PLL2 ctrl register
00  //  9 PLL2 startup register
00  // 10 PLL3 ctrl register
00  // 11 PLL3 startup register
78 // -- CRC low byte
EF // -- CRC high byte
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4
33  // execute command
00  // NOP     1
00  // NOP     2
00  // NOP     3
00  // NOP     4

// end of cfg file