vhdl xil_defaultlib "../../../bd/project_5/ip/project_5_axi_smc_0/bd_0/ip/ip_33/sim/bd_7baa_psr_aclk_1.vhd" 
vhdl xil_defaultlib "../../../bd/project_5/ip/project_5_rst_ps7_0_100M_0/sim/project_5_rst_ps7_0_100M_0.vhd" 
nosort
