#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000026aca7333d0 .scope module, "SingleCycleMIPS" "SingleCycleMIPS" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0000026aca754480 .functor AND 1, v0000026aca7aee80_0, v0000026aca7ad8a0_0, C4<1>, C4<1>;
v0000026aca7b0170_0 .net "ALUOp", 1 0, v0000026aca7ae660_0;  1 drivers
v0000026aca7b0530_0 .net "ALUSrc", 0 0, v0000026aca7ade40_0;  1 drivers
v0000026aca7b0490_0 .net "Branch", 0 0, v0000026aca7aee80_0;  1 drivers
v0000026aca7b0850_0 .net "Jump", 0 0, v0000026aca7ae160_0;  1 drivers
v0000026aca7afbd0_0 .net "MemRead", 0 0, v0000026aca7aea20_0;  1 drivers
v0000026aca7b0cb0_0 .net "MemWrite", 0 0, v0000026aca7ae840_0;  1 drivers
v0000026aca7af6d0_0 .net "MemtoReg", 0 0, v0000026aca7ae020_0;  1 drivers
v0000026aca7af770_0 .net "RegDst", 0 0, v0000026aca7ad940_0;  1 drivers
v0000026aca7af130_0 .net "RegWrite", 0 0, v0000026aca7aec00_0;  1 drivers
v0000026aca7af950_0 .net *"_ivl_13", 4 0, L_0000026aca7b2510;  1 drivers
v0000026aca7af090_0 .net *"_ivl_15", 4 0, L_0000026aca7b20b0;  1 drivers
v0000026aca7b0f30_0 .net *"_ivl_19", 3 0, L_0000026aca7b3c30;  1 drivers
v0000026aca7b0a30_0 .net *"_ivl_21", 25 0, L_0000026aca7b25b0;  1 drivers
L_0000026aca7e01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026aca7af1d0_0 .net/2u *"_ivl_22", 1 0, L_0000026aca7e01f0;  1 drivers
v0000026aca7b08f0_0 .net *"_ivl_26", 0 0, L_0000026aca754480;  1 drivers
L_0000026aca7e0238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000026aca7b07b0_0 .net/2u *"_ivl_28", 31 0, L_0000026aca7e0238;  1 drivers
v0000026aca7b0210_0 .net *"_ivl_30", 31 0, L_0000026aca7b2290;  1 drivers
v0000026aca7af9f0_0 .net *"_ivl_32", 31 0, L_0000026aca7b3730;  1 drivers
v0000026aca7b0990_0 .net *"_ivl_34", 29 0, L_0000026aca7b2970;  1 drivers
L_0000026aca7e0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026aca7af270_0 .net *"_ivl_36", 1 0, L_0000026aca7e0280;  1 drivers
v0000026aca7b0d50_0 .net *"_ivl_38", 31 0, L_0000026aca7b21f0;  1 drivers
L_0000026aca7e02c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000026aca7af3b0_0 .net/2u *"_ivl_40", 31 0, L_0000026aca7e02c8;  1 drivers
v0000026aca7b0ad0_0 .net *"_ivl_42", 31 0, L_0000026aca7b2c90;  1 drivers
v0000026aca7afa90_0 .net *"_ivl_44", 31 0, L_0000026aca7b3910;  1 drivers
v0000026aca7afc70_0 .net "alu_control", 3 0, v0000026aca7adbc0_0;  1 drivers
v0000026aca7b0710_0 .net "alu_result", 31 0, v0000026aca7ad6c0_0;  1 drivers
o0000026aca7557a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000026aca7b0b70_0 .net "clk", 0 0, o0000026aca7557a8;  0 drivers
v0000026aca7afd10_0 .net "instruction", 31 0, L_0000026aca754800;  1 drivers
v0000026aca7b02b0_0 .net "jump_address", 31 0, L_0000026aca7b35f0;  1 drivers
v0000026aca7af450_0 .net "mem_data", 31 0, L_0000026aca7b3410;  1 drivers
v0000026aca7b05d0_0 .net "next_pc", 31 0, L_0000026aca7b2ab0;  1 drivers
v0000026aca7b0c10_0 .net "pc", 31 0, v0000026aca7ad4e0_0;  1 drivers
v0000026aca7af4f0_0 .net "readData1", 31 0, L_0000026aca754b10;  1 drivers
v0000026aca7afe50_0 .net "readData2", 31 0, L_0000026aca754870;  1 drivers
o0000026aca755b08 .functor BUFZ 1, C4<z>; HiZ drive
v0000026aca7b0df0_0 .net "rst", 0 0, o0000026aca755b08;  0 drivers
v0000026aca7afb30_0 .net "sign_ext_imm", 31 0, L_0000026aca7b3870;  1 drivers
v0000026aca7b0350_0 .net "writeReg", 4 0, L_0000026aca7b2a10;  1 drivers
v0000026aca7af590_0 .net "zero", 0 0, v0000026aca7ad8a0_0;  1 drivers
L_0000026aca7b03f0 .part L_0000026aca754800, 26, 6;
L_0000026aca7b3eb0 .part L_0000026aca754800, 21, 5;
L_0000026aca7b2f10 .part L_0000026aca754800, 16, 5;
L_0000026aca7b23d0 .part L_0000026aca754800, 0, 16;
L_0000026aca7b2b50 .part L_0000026aca754800, 0, 6;
L_0000026aca7b3190 .functor MUXZ 32, L_0000026aca754870, L_0000026aca7b3870, v0000026aca7ade40_0, C4<>;
L_0000026aca7b2510 .part L_0000026aca754800, 11, 5;
L_0000026aca7b20b0 .part L_0000026aca754800, 16, 5;
L_0000026aca7b2a10 .functor MUXZ 5, L_0000026aca7b20b0, L_0000026aca7b2510, v0000026aca7ad940_0, C4<>;
L_0000026aca7b3c30 .part v0000026aca7ad4e0_0, 28, 4;
L_0000026aca7b25b0 .part L_0000026aca754800, 0, 26;
L_0000026aca7b35f0 .concat [ 2 26 4 0], L_0000026aca7e01f0, L_0000026aca7b25b0, L_0000026aca7b3c30;
L_0000026aca7b2290 .arith/sum 32, v0000026aca7ad4e0_0, L_0000026aca7e0238;
L_0000026aca7b2970 .part L_0000026aca7b3870, 0, 30;
L_0000026aca7b3730 .concat [ 2 30 0 0], L_0000026aca7e0280, L_0000026aca7b2970;
L_0000026aca7b21f0 .arith/sum 32, L_0000026aca7b2290, L_0000026aca7b3730;
L_0000026aca7b2c90 .arith/sum 32, v0000026aca7ad4e0_0, L_0000026aca7e02c8;
L_0000026aca7b3910 .functor MUXZ 32, L_0000026aca7b2c90, L_0000026aca7b21f0, L_0000026aca754480, C4<>;
L_0000026aca7b2ab0 .functor MUXZ 32, L_0000026aca7b3910, L_0000026aca7b35f0, v0000026aca7ae160_0, C4<>;
S_0000026aca733560 .scope module, "alu" "ALU" 2 69, 3 2 0, S_0000026aca7333d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input1";
    .port_info 1 /INPUT 32 "input2";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v0000026aca74d540_0 .net "ALUControl", 3 0, v0000026aca7adbc0_0;  alias, 1 drivers
v0000026aca74d860_0 .net "input1", 31 0, L_0000026aca754b10;  alias, 1 drivers
v0000026aca74d680_0 .net "input2", 31 0, L_0000026aca7b3190;  1 drivers
v0000026aca7ad6c0_0 .var "result", 31 0;
v0000026aca7ad8a0_0 .var "zero", 0 0;
E_0000026aca752890 .event anyedge, v0000026aca74d540_0, v0000026aca74d860_0, v0000026aca74d680_0, v0000026aca7ad6c0_0;
S_0000026aca72df40 .scope module, "alu_ctrl" "ALUControl" 2 62, 3 51 0, S_0000026aca7333d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0000026aca7ae0c0_0 .net "ALUOp", 1 0, v0000026aca7ae660_0;  alias, 1 drivers
v0000026aca7adbc0_0 .var "alu_control", 3 0;
v0000026aca7adc60_0 .net "funct", 5 0, L_0000026aca7b2b50;  1 drivers
E_0000026aca753010 .event anyedge, v0000026aca7ae0c0_0, v0000026aca7adc60_0;
S_0000026aca72e0d0 .scope module, "control" "ControlUnit" 2 30, 4 2 0, S_0000026aca7333d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
v0000026aca7ae660_0 .var "ALUOp", 1 0;
v0000026aca7ade40_0 .var "ALUSrc", 0 0;
v0000026aca7aee80_0 .var "Branch", 0 0;
v0000026aca7ae160_0 .var "Jump", 0 0;
v0000026aca7aea20_0 .var "MemRead", 0 0;
v0000026aca7ae840_0 .var "MemWrite", 0 0;
v0000026aca7ae020_0 .var "MemtoReg", 0 0;
v0000026aca7ad940_0 .var "RegDst", 0 0;
v0000026aca7aec00_0 .var "RegWrite", 0 0;
v0000026aca7ad580_0 .net "opcode", 5 0, L_0000026aca7b03f0;  1 drivers
E_0000026aca752210 .event anyedge, v0000026aca7ad580_0;
S_0000026aca72f990 .scope module, "data_mem" "DataMemory" 2 78, 5 2 0, S_0000026aca7333d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData";
v0000026aca7ad9e0_0 .net "MemRead", 0 0, v0000026aca7aea20_0;  alias, 1 drivers
v0000026aca7ae700_0 .net "MemWrite", 0 0, v0000026aca7ae840_0;  alias, 1 drivers
v0000026aca7ae200_0 .net *"_ivl_0", 31 0, L_0000026aca7b2330;  1 drivers
v0000026aca7aede0_0 .net *"_ivl_3", 7 0, L_0000026aca7b3230;  1 drivers
v0000026aca7ada80_0 .net *"_ivl_4", 9 0, L_0000026aca7b32d0;  1 drivers
L_0000026aca7e0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026aca7ad080_0 .net *"_ivl_7", 1 0, L_0000026aca7e0160;  1 drivers
L_0000026aca7e01a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026aca7adee0_0 .net/2u *"_ivl_8", 31 0, L_0000026aca7e01a8;  1 drivers
v0000026aca7ae2a0_0 .net "address", 31 0, v0000026aca7ad6c0_0;  alias, 1 drivers
v0000026aca7ae8e0_0 .net "clk", 0 0, o0000026aca7557a8;  alias, 0 drivers
v0000026aca7ae480 .array "memory", 255 0, 31 0;
v0000026aca7ae980_0 .net "readData", 31 0, L_0000026aca7b3410;  alias, 1 drivers
v0000026aca7add00_0 .net "writeData", 31 0, L_0000026aca754870;  alias, 1 drivers
E_0000026aca752c90 .event posedge, v0000026aca7ae8e0_0;
L_0000026aca7b2330 .array/port v0000026aca7ae480, L_0000026aca7b32d0;
L_0000026aca7b3230 .part v0000026aca7ad6c0_0, 0, 8;
L_0000026aca7b32d0 .concat [ 8 2 0 0], L_0000026aca7b3230, L_0000026aca7e0160;
L_0000026aca7b3410 .functor MUXZ 32, L_0000026aca7e01a8, L_0000026aca7b2330, v0000026aca7aea20_0, C4<>;
S_0000026aca72fb20 .scope module, "inst_mem" "InstructionMemory" 2 24, 5 37 0, S_0000026aca7333d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000026aca754800 .functor BUFZ 32, L_0000026aca7afdb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026aca7adb20_0 .net *"_ivl_0", 31 0, L_0000026aca7afdb0;  1 drivers
v0000026aca7adf80_0 .net *"_ivl_3", 7 0, L_0000026aca7afef0;  1 drivers
v0000026aca7ae7a0_0 .net *"_ivl_4", 9 0, L_0000026aca7b0030;  1 drivers
L_0000026aca7e0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026aca7ae340_0 .net *"_ivl_7", 1 0, L_0000026aca7e0088;  1 drivers
v0000026aca7ad800_0 .net "address", 31 0, v0000026aca7ad4e0_0;  alias, 1 drivers
v0000026aca7ad300_0 .net "instruction", 31 0, L_0000026aca754800;  alias, 1 drivers
v0000026aca7ae3e0 .array "memory", 255 0, 31 0;
L_0000026aca7afdb0 .array/port v0000026aca7ae3e0, L_0000026aca7b0030;
L_0000026aca7afef0 .part v0000026aca7ad4e0_0, 0, 8;
L_0000026aca7b0030 .concat [ 8 2 0 0], L_0000026aca7afef0, L_0000026aca7e0088;
S_0000026aca729b50 .scope module, "pc_reg" "PC" 2 16, 5 22 0, S_0000026aca7333d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v0000026aca7adda0_0 .net "clk", 0 0, o0000026aca7557a8;  alias, 0 drivers
v0000026aca7ae520_0 .net "next_pc", 31 0, L_0000026aca7b2ab0;  alias, 1 drivers
v0000026aca7ad4e0_0 .var "pc", 31 0;
v0000026aca7ad3a0_0 .net "rst", 0 0, o0000026aca755b08;  alias, 0 drivers
E_0000026aca752550 .event posedge, v0000026aca7ad3a0_0, v0000026aca7ae8e0_0;
S_0000026aca729ce0 .scope module, "reg_file" "Registers" 2 44, 3 22 0, S_0000026aca7333d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "readReg1";
    .port_info 3 /INPUT 5 "readReg2";
    .port_info 4 /INPUT 5 "writeReg";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData1";
    .port_info 7 /OUTPUT 32 "readData2";
L_0000026aca754b10 .functor BUFZ 32, L_0000026aca7b2150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026aca754870 .functor BUFZ 32, L_0000026aca7b37d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026aca7ad120_0 .net "RegWrite", 0 0, v0000026aca7aec00_0;  alias, 1 drivers
v0000026aca7ae5c0_0 .net *"_ivl_0", 31 0, L_0000026aca7b2150;  1 drivers
v0000026aca7aeac0_0 .net *"_ivl_10", 6 0, L_0000026aca7b3050;  1 drivers
L_0000026aca7e0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026aca7ad260_0 .net *"_ivl_13", 1 0, L_0000026aca7e0118;  1 drivers
v0000026aca7aeb60_0 .net *"_ivl_2", 6 0, L_0000026aca7b3b90;  1 drivers
L_0000026aca7e00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026aca7ad620_0 .net *"_ivl_5", 1 0, L_0000026aca7e00d0;  1 drivers
v0000026aca7aeca0_0 .net *"_ivl_8", 31 0, L_0000026aca7b37d0;  1 drivers
v0000026aca7aed40_0 .net "clk", 0 0, o0000026aca7557a8;  alias, 0 drivers
v0000026aca7ad760_0 .var/i "i", 31 0;
v0000026aca7aef20_0 .net "readData1", 31 0, L_0000026aca754b10;  alias, 1 drivers
v0000026aca7ad1c0_0 .net "readData2", 31 0, L_0000026aca754870;  alias, 1 drivers
v0000026aca7ad440_0 .net "readReg1", 4 0, L_0000026aca7b3eb0;  1 drivers
v0000026aca7af810_0 .net "readReg2", 4 0, L_0000026aca7b2f10;  1 drivers
v0000026aca7b00d0 .array "regFile", 0 31, 31 0;
v0000026aca7af310_0 .net "writeData", 31 0, L_0000026aca7b3410;  alias, 1 drivers
v0000026aca7b0670_0 .net "writeReg", 4 0, L_0000026aca7b2a10;  alias, 1 drivers
L_0000026aca7b2150 .array/port v0000026aca7b00d0, L_0000026aca7b3b90;
L_0000026aca7b3b90 .concat [ 5 2 0 0], L_0000026aca7b3eb0, L_0000026aca7e00d0;
L_0000026aca7b37d0 .array/port v0000026aca7b00d0, L_0000026aca7b3050;
L_0000026aca7b3050 .concat [ 5 2 0 0], L_0000026aca7b2f10, L_0000026aca7e0118;
S_0000026aca740550 .scope module, "sign_ext" "SignExtend" 2 56, 5 53 0, S_0000026aca7333d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000026aca7af8b0_0 .net *"_ivl_1", 0 0, L_0000026aca7b2470;  1 drivers
v0000026aca7aff90_0 .net *"_ivl_2", 15 0, L_0000026aca7b3a50;  1 drivers
v0000026aca7b0e90_0 .net "in", 15 0, L_0000026aca7b23d0;  1 drivers
v0000026aca7af630_0 .net "out", 31 0, L_0000026aca7b3870;  alias, 1 drivers
L_0000026aca7b2470 .part L_0000026aca7b23d0, 15, 1;
LS_0000026aca7b3a50_0_0 .concat [ 1 1 1 1], L_0000026aca7b2470, L_0000026aca7b2470, L_0000026aca7b2470, L_0000026aca7b2470;
LS_0000026aca7b3a50_0_4 .concat [ 1 1 1 1], L_0000026aca7b2470, L_0000026aca7b2470, L_0000026aca7b2470, L_0000026aca7b2470;
LS_0000026aca7b3a50_0_8 .concat [ 1 1 1 1], L_0000026aca7b2470, L_0000026aca7b2470, L_0000026aca7b2470, L_0000026aca7b2470;
LS_0000026aca7b3a50_0_12 .concat [ 1 1 1 1], L_0000026aca7b2470, L_0000026aca7b2470, L_0000026aca7b2470, L_0000026aca7b2470;
L_0000026aca7b3a50 .concat [ 4 4 4 4], LS_0000026aca7b3a50_0_0, LS_0000026aca7b3a50_0_4, LS_0000026aca7b3a50_0_8, LS_0000026aca7b3a50_0_12;
L_0000026aca7b3870 .concat [ 16 16 0 0], L_0000026aca7b23d0, L_0000026aca7b3a50;
    .scope S_0000026aca729b50;
T_0 ;
    %wait E_0000026aca752550;
    %load/vec4 v0000026aca7ad3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026aca7ad4e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026aca7ae520_0;
    %assign/vec4 v0000026aca7ad4e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026aca72fb20;
T_1 ;
    %vpi_call 5 45 "$readmemh", "Test.mem", v0000026aca7ae3e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000026aca72e0d0;
T_2 ;
    %wait E_0000026aca752210;
    %load/vec4 v0000026aca7ad580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ad940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ade40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026aca7ae660_0, 0, 2;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7ad940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ade40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7aec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae160_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026aca7ae660_0, 0, 2;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ad940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7ade40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7ae020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7aec00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026aca7ae660_0, 0, 2;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ad940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7ade40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aea20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7ae840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026aca7ae660_0, 0, 2;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ad940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ade40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7aee80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae160_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026aca7ae660_0, 0, 2;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ad940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ade40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aec00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aea20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7ae840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026aca7aee80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026aca7ae160_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026aca7ae660_0, 0, 2;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026aca729ce0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026aca7ad760_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000026aca7ad760_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000026aca7ad760_0;
    %store/vec4a v0000026aca7b00d0, 4, 0;
    %load/vec4 v0000026aca7ad760_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026aca7ad760_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000026aca729ce0;
T_4 ;
    %wait E_0000026aca752c90;
    %load/vec4 v0000026aca7ad120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000026aca7af310_0;
    %load/vec4 v0000026aca7b0670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026aca7b00d0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026aca72df40;
T_5 ;
    %wait E_0000026aca753010;
    %load/vec4 v0000026aca7ae0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000026aca7adc60_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026aca7adbc0_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026aca733560;
T_6 ;
    %wait E_0000026aca752890;
    %load/vec4 v0000026aca74d540_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026aca7ad6c0_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000026aca74d860_0;
    %load/vec4 v0000026aca74d680_0;
    %add;
    %store/vec4 v0000026aca7ad6c0_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000026aca74d860_0;
    %load/vec4 v0000026aca74d680_0;
    %sub;
    %store/vec4 v0000026aca7ad6c0_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000026aca74d860_0;
    %load/vec4 v0000026aca74d680_0;
    %and;
    %store/vec4 v0000026aca7ad6c0_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000026aca74d860_0;
    %load/vec4 v0000026aca74d680_0;
    %or;
    %store/vec4 v0000026aca7ad6c0_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000026aca74d860_0;
    %load/vec4 v0000026aca74d680_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0000026aca7ad6c0_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %load/vec4 v0000026aca7ad6c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %pad/s 1;
    %store/vec4 v0000026aca7ad8a0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026aca72f990;
T_7 ;
    %wait E_0000026aca752c90;
    %load/vec4 v0000026aca7ae700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026aca7add00_0;
    %load/vec4 v0000026aca7ae2a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026aca7ae480, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Processador.v";
    "AluAndRegistradores.v";
    "UnidadeDeControle.v";
    "memory.v";
