/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [24:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [29:0] celloutsig_1_13z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [39:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~(celloutsig_0_1z | celloutsig_0_21z);
  assign celloutsig_1_1z = ~(in_data[187] | in_data[150]);
  assign celloutsig_1_2z = ~(in_data[143] | celloutsig_1_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_0z | celloutsig_1_4z[16]);
  assign celloutsig_0_14z = ~(celloutsig_0_11z | celloutsig_0_8z);
  assign celloutsig_0_17z = ~(celloutsig_0_6z[6] | celloutsig_0_15z[0]);
  assign celloutsig_0_18z = ~(celloutsig_0_4z | celloutsig_0_9z);
  assign celloutsig_0_3z = ~(celloutsig_0_0z[4] | celloutsig_0_0z[6]);
  assign celloutsig_1_0z = ~((in_data[129] | in_data[150]) & (in_data[155] | in_data[182]));
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_4z) & (celloutsig_0_6z[2] | celloutsig_0_6z[4]));
  assign celloutsig_0_20z = ~((celloutsig_0_14z | celloutsig_0_1z) & (celloutsig_0_17z | celloutsig_0_5z));
  assign celloutsig_0_21z = ~((celloutsig_0_13z | celloutsig_0_17z) & (celloutsig_0_3z | _00_));
  assign celloutsig_0_27z = ~((celloutsig_0_7z | celloutsig_0_2z) & (celloutsig_0_21z | celloutsig_0_1z));
  reg [18:0] _15_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 19'h00000;
    else _15_ <= { celloutsig_1_13z[16:0], celloutsig_1_6z, celloutsig_1_6z };
  assign out_data[146:128] = _15_;
  reg [3:0] _16_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _16_ <= 4'h0;
    else _16_ <= { in_data[41:40], celloutsig_0_13z, celloutsig_0_8z };
  assign { _01_[3], _00_, _01_[1:0] } = _16_;
  assign celloutsig_0_34z = { _01_[3], _00_, _01_[1:0], celloutsig_0_22z, celloutsig_0_11z } >= { celloutsig_0_30z[15], celloutsig_0_30z[23:22], celloutsig_0_30z[12:8], celloutsig_0_30z[16], celloutsig_0_30z[23], celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_5z = { in_data[83:76], celloutsig_0_1z, celloutsig_0_4z } >= { in_data[41:37], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_9z = { celloutsig_0_0z[2:0], celloutsig_0_4z, celloutsig_0_4z } >= { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_8z = in_data[60:57] || { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_6z[0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z } || { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_4z = in_data[78] & ~(celloutsig_0_1z);
  assign celloutsig_0_12z = celloutsig_0_2z & ~(celloutsig_0_4z);
  assign celloutsig_0_0z = in_data[9:2] % { 1'h1, in_data[88:82] };
  assign celloutsig_1_4z = { in_data[127:122], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, in_data[152:144], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[15:12], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z } % { 1'h1, in_data[90:85], celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_0z[6:5], celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_7z } % { 1'h1, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_15z[3:2], celloutsig_0_15z[3], celloutsig_0_15z[0], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_1_3z = ~ in_data[100:97];
  assign celloutsig_1_13z = ~ { in_data[127:100], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_8z & celloutsig_0_9z;
  assign celloutsig_0_1z = celloutsig_0_0z[4] & in_data[23];
  assign celloutsig_0_13z = | { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_28z = | { celloutsig_0_9z, in_data[32:17] };
  assign celloutsig_1_19z = ^ celloutsig_1_7z[10:2];
  assign celloutsig_0_16z = ^ celloutsig_0_6z[6:2];
  assign celloutsig_0_24z = ^ { celloutsig_0_0z[5], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_20z, _01_[3], _00_, _01_[1:0], celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_15z[3:2], celloutsig_0_15z[3], celloutsig_0_15z[0], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_29z = ^ { celloutsig_0_6z[7:3], celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_31z = ^ { celloutsig_0_30z[22:21], celloutsig_0_30z[21], celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_6z };
  assign { celloutsig_0_15z[2], celloutsig_0_15z[0], celloutsig_0_15z[3] } = ~ { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_2z };
  assign { celloutsig_0_30z[16:15], celloutsig_0_30z[12:9], celloutsig_0_30z[5], celloutsig_0_30z[21], celloutsig_0_30z[22], celloutsig_0_30z[23], celloutsig_0_30z[4], celloutsig_0_30z[1], celloutsig_0_30z[24], celloutsig_0_30z[18], celloutsig_0_30z[8], celloutsig_0_30z[19] } = ~ { celloutsig_0_28z, celloutsig_0_27z, _01_[3], _00_, _01_[1:0], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign { celloutsig_1_5z[3:0], celloutsig_1_5z[6:5] } = ~ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_7z[19:0], celloutsig_1_7z[27], celloutsig_1_7z[23:20], celloutsig_1_7z[26:25], celloutsig_1_7z[39:28] } = ~ { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z[3:0], celloutsig_1_5z[6:5], in_data[113:102] };
  assign _01_[2] = _00_;
  assign celloutsig_0_15z[1] = celloutsig_0_15z[3];
  assign { celloutsig_0_30z[20], celloutsig_0_30z[17], celloutsig_0_30z[14:13], celloutsig_0_30z[7:6], celloutsig_0_30z[3:2], celloutsig_0_30z[0] } = { celloutsig_0_30z[21], celloutsig_0_30z[23], celloutsig_0_30z[23:22], celloutsig_0_30z[16], celloutsig_0_30z[23], celloutsig_0_30z[15], celloutsig_0_30z[15], celloutsig_0_30z[15] };
  assign celloutsig_1_5z[4] = celloutsig_1_5z[5];
  assign celloutsig_1_7z[24] = celloutsig_1_7z[25];
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
