Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 8d0b44ef1cf644c7bbdf83b994bb0b86 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_ioserdes_behav xil_defaultlib.test_ioserdes xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUFDS(IOSTANDARD="LVDS")
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="SDR",DAT...
Compiling module xil_defaultlib.output_interface_selectio_wiz(SY...
Compiling module xil_defaultlib.output_interface
Compiling module unisims_ver.IBUFDS(IOSTANDARD="LVDS")
Compiling module unisims_ver.IDELAYE2(IDELAY_VALUE=5,SIGNAL_P...
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR(BUFR_DIVIDE="7")
Compiling module unisims_ver.IDELAYE2_default
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=14,INTERFAC...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_WIDTH=14,INTERFAC...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.input_interface_selectio_wiz(SYS...
Compiling module xil_defaultlib.input_interface
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.output_clock_selectio_wiz(SYS_W=...
Compiling module xil_defaultlib.output_clock
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=7.0,C...
Compiling module xil_defaultlib.tx_pll_clk_wiz
Compiling module xil_defaultlib.tx_pll
Compiling module xil_defaultlib.ioserdes
Compiling module xil_defaultlib.test_ioserdes
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_ioserdes_behav
