Release 14.6 Drc P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu May 18 15:21:42 2017

drc -z fb_less_2d_gpu_standalone.ncd fb_less_2d_gpu_standalone.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clk_gen/dcm_24MHz_to_100MHz, consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
