Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu May 20 22:47:30 2021
| Host         : iisclap-Inspiron-5537 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_fpga_control_sets_placed.rpt
| Design       : top_fpga
| Device       : xc7z010
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   638 |
|    Minimum number of control sets                        |   638 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   337 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   638 |
| >= 0 to < 4        |    20 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |   538 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           31 |
| No           | No                    | Yes                    |            1637 |          502 |
| No           | Yes                   | No                     |              50 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            4810 |         2788 |
| Yes          | Yes                   | No                     |              84 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|                               Clock Signal                              |                               Enable Signal                              |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_digital_inst/CORE/watchdog_0/wdtctl_reg[7]_0[3]                    |                                                                          | top_digital_inst/CORE/sfr_0/nmi_capture_rst                                |                1 |              1 |         1.00 |
|  top_digital_inst/clk_divider/cpu_mclk                                  | top_digital_inst/CORE/frontend_0/eu_mb_en                                | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              1 |         1.00 |
|  top_digital_inst/CORE/watchdog_0/wdtqn_edge_reg                        |                                                                          | top_digital_inst/CORE/watchdog_0/wdtifg_clr_reg                            |                1 |              1 |         1.00 |
| ~top_digital_inst/clk_divider/edge_count_reg[2]_0[0]                    |                                                                          |                                                                            |                1 |              1 |         1.00 |
|  clk_25M                                                                | top_digital_inst/BOOT/test_reg_1                                         | top_digital_inst/clk_divider/clkdiv_reset                                  |                1 |              1 |         1.00 |
|  mclk                                                                   |                                                                          |                                                                            |                1 |              1 |         1.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_smclk/clk_50M_reg      |                                                                          |                                                                            |                1 |              1 |         1.00 |
|  dco_clk                                                                | top_digital_inst/BOOT/FSM_onehot_core_state_reg_n_0_[14]                 | top_digital_inst/clk_divider/rst_int_reg_1                                 |                1 |              1 |         1.00 |
|  top_digital_inst/clk_divider/aclk                                      | top_digital_inst/PWM/pwm_out_i_1_n_0                                     | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              1 |         1.00 |
|  top_digital_inst/clk_divider/cpu_mclk                                  |                                                                          | top_digital_inst/CORE/clock_module_0/sync_reset_por/data_sync_reg[1]_0[0]  |                1 |              2 |         2.00 |
|  mclk                                                                   |                                                                          | top_digital_inst/CORE/clock_module_0/sync_reset_por/Q[0]                   |                2 |              2 |         1.00 |
|  dco_clk                                                                |                                                                          | top_digital_inst/CORE/clock_module_0/sync_reset_por/Q[0]                   |                1 |              2 |         2.00 |
|  dco_clk                                                                |                                                                          | top_digital_inst/BOOT/AS[0]                                                |                1 |              2 |         2.00 |
|  top_digital_inst/clk_divider/edge_count_reg[2]_0[0]                    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_reset_por/Q[0]                   |                1 |              2 |         2.00 |
|  clk_fpga_generator/inst/PLLOUT                                         |                                                                          |                                                                            |                2 |              2 |         1.00 |
|  top_digital_inst/clk_divider/edge_count_reg[2]_0[0]                    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              2 |         2.00 |
|  top_digital_inst/clk_divider/CLK                                       |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              2 |         2.00 |
|  top_digital_inst/clk_divider/cpu_mclk                                  |                                                                          | top_digital_inst/CORE/clock_module_0/sync_reset_por/Q[0]                   |                2 |              3 |         1.50 |
|  top_digital_inst/clk_divider/count_reg[8]                              |                                                                          | master_rst_n_IBUF                                                          |                1 |              3 |         3.00 |
| ~dco_clk                                                                |                                                                          |                                                                            |                3 |              3 |         1.00 |
|  dco_clk                                                                | top_digital_inst/BOOT/count2[3]_i_1_n_0                                  | top_digital_inst/clk_divider/rst_int_reg_1                                 |                2 |              4 |         2.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[2]_4[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              4 |         4.00 |
|  clk_25M                                                                | top_digital_inst/BOOT/count_inst                                         | top_digital_inst/BOOT/count_bit[5]_i_1_n_0                                 |                2 |              4 |         2.00 |
|  CORE/dbg_clk                                                           | top_digital_inst/CORE/dbg_0/dbg_uart_0/E[0]                              | top_digital_inst/CORE/clock_module_0/dbg_rst                               |                3 |              4 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/rcounter16[3]_i_1_n_0                | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              4 |         2.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/lcr_reg[7]_3[0]                              | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              4 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/mclk_irq_num      |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              4 |         4.00 |
|  dco_clk                                                                | top_digital_inst/BOOT/dma_start_address[14]_i_1_n_0                      | top_digital_inst/clk_divider/clkdiv_reset                                  |                1 |              4 |         4.00 |
|  CORE/dbg_clk                                                           | top_digital_inst/CORE/dbg_0/dbg_uart_0/sync_cell_uart_rxd/E[0]           | top_digital_inst/CORE/clock_module_0/dbg_rst                               |                2 |              4 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/counter[4]_i_1_n_0                | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              5 |         1.67 |
|  top_digital_inst/clk_divider/CLK                                       |                                                                          | top_digital_inst/CORE/watchdog_0/sync_reset_por/Q[0]                       |                2 |              5 |         2.50 |
|  clk_25M                                                                |                                                                          |                                                                            |                1 |              5 |         5.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/rshift[4]_i_1_n_0                    | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              5 |         5.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_dma_mclk/clk_50M_reg_3 |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              5 |         1.67 |
|  clk_25M                                                                | top_digital_inst/BOOT/test                                               | top_digital_inst/clk_divider/clkdiv_reset                                  |                5 |              6 |         1.20 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[3]_1[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              6 |         3.00 |
|  clk_25M                                                                | top_digital_inst/BOOT/count_bit[5]_i_2_n_0                               | top_digital_inst/BOOT/count_bit[5]_i_1_n_0                                 |                5 |              6 |         1.20 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/p1ifg[1]_i_2_0                               | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              6 |         6.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_dma_mclk/clk_50M_reg_4 |                                                                          |                                                                            |                5 |              6 |         1.20 |
|  CORE/dbg_clk                                                           | top_digital_inst/CORE/dbg_0/dbg_uart_0/p_10_in_0                         | top_digital_inst/CORE/clock_module_0/dbg_rst                               |                2 |              7 |         3.50 |
|  dco_clk                                                                | top_digital_inst/BOOT/count1[6]_i_1_n_0                                  | top_digital_inst/clk_divider/rst_int_reg_1                                 |                2 |              7 |         3.50 |
|  dco_clk                                                                | top_digital_inst/BOOT/FSM_onehot_core_state_reg[17]_0                    | top_digital_inst/clk_divider/rst_int_reg_0                                 |                3 |              7 |         2.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[151]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[152]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[153]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[154]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[149]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[139]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[128]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[129]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[12]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[130]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[131]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[132]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[133]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[134]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[135]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[136]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[137]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[138]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[150]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[13]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[140]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[141]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[142]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[143]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[144]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[145]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[146]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[147]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[148]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[160]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[14]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[183]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[174]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[175]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[176]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[177]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[178]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[179]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[17]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[180]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[181]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[182]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[173]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[184]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[185]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[186]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[187]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[188]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[189]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[18]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[190]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[191]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[164]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[156]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[157]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[158]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[159]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[15]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[110]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[161]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[162]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[163]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[155]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[165]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[166]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[167]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[168]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[169]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[16]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[170]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[171]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[172]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[91]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[84]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[85]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[86]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[87]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[88]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[89]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[8]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[90]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[83]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[92]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[93]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[94]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[95]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[96]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[97]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[98]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[99]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[75]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[68]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[69]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[6]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[70]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[71]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[72]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[73]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[74]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[9]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[76]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[77]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[78]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[79]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[7]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[80]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[81]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[82]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[119]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[111]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[112]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[113]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[114]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[115]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[116]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[117]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[118]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[20]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[11]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[120]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[121]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[122]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[123]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[124]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[125]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[126]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[103]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[93]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                8 |              8 |         1.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[92]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[91]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/i_uart_sync_flops/E[0]                        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[0]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[100]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[101]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[102]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[127]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[104]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[105]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[106]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[107]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[108]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[109]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[10]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[50]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[43]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[44]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[45]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[46]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[47]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[48]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[49]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[4]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[42]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[51]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[52]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[53]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[54]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[55]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[56]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[57]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[58]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[34]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[27]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[28]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[29]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[2]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[30]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[31]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[32]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[33]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[59]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[35]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[36]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[37]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[38]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[39]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[3]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[40]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[41]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[83]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[76]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[77]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[78]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[79]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[7]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[80]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[81]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[82]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[75]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[84]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[85]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[86]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[87]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[88]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[89]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[8]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[90]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[67]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[5]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[60]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[61]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[62]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[63]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[64]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[65]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[66]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[26]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[68]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[69]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[6]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[70]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[71]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[72]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[73]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[74]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[216]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[209]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[4]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[210]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[211]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[212]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                8 |              8 |         1.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[213]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[214]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[215]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[208]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[217]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[218]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[219]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[21]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[220]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[221]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[222]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[223]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[1]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[193]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[194]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[195]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[196]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[197]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[198]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[199]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[19]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[224]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[200]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[201]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[202]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[203]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[204]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[205]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[206]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[207]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[249]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[241]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[242]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[243]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[244]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[245]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                8 |              8 |         1.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[246]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[247]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[248]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[240]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[24]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[250]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[251]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[252]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[253]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[254]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[255]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[25]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[232]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[225]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[226]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[227]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[228]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[229]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[22]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[230]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[231]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[192]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[233]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[234]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[235]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[236]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[237]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[238]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[239]0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[23]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[145]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[159]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[158]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[157]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[156]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[155]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[154]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[153]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[152]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[151]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[150]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[14]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[149]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[148]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[147]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[146]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[15]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[144]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[143]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[142]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[141]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[140]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[13]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[139]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[138]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[137]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[136]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[135]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[134]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[133]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[132]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[131]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[173]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[187]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[186]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[185]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[184]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[183]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[182]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[181]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[180]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[17]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[179]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[178]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[177]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[176]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[175]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[174]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[130]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[172]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[171]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[170]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[16]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[169]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[168]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[167]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[166]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[165]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[164]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[163]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[162]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[161]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[160]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_12[0]                        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[101]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[100]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[0]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/PROGMEM/E[0]                                            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/PROGMEM/singleerr                                       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_6                            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/inst_bw_reg_3                                | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/DATAMEM/E[0]                                            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/DATAMEM/singleerr                                       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[2]_2[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[2]_1[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_9[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_7[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_4[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_13[0]                        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[102]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_11[0]                        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_10[0]                        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/E[0]                                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/lcr_reg[7]_0[0]                              | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                1 |              8 |         8.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/lcr_reg[7][0]                                | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[94]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[95]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[96]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  dco_clk                                                                |                                                                          |                                                                            |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[97]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[98]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[99]0        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/tfifo/ram_reg[9]0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/block_cnt[7]_i_1_n_0                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[116]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[12]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[129]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[128]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[127]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[126]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[125]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[124]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[123]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[122]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[121]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[120]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[11]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[119]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[118]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[117]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[66]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[115]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[114]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[113]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[112]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[111]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[110]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[10]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[109]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[108]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[107]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[106]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[105]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[104]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[103]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[255]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[38]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[37]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[36]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[35]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[34]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[33]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[32]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[31]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[30]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[2]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[29]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[28]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[27]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[26]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[25]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[39]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[254]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[253]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[252]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[251]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[250]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[24]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[249]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[248]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[247]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[246]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[245]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[244]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[243]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[242]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[53]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[67]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[65]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[64]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[63]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[62]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[61]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[60]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[5]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[59]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[58]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[57]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[56]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[55]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[54]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[189]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[52]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[51]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[50]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[49]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              8 |         4.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[48]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[47]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[46]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[45]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[44]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[43]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[42]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[41]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[40]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[3]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[200]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[214]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[213]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[212]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[211]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[210]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[20]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[209]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[208]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[207]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[206]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[205]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[204]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[203]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[202]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[201]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[240]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[1]0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[19]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[199]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[198]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[197]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[196]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[195]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[194]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[193]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[192]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[191]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[190]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[18]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              8 |         2.67 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[188]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |              8 |         1.14 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[233]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[226]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[227]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[228]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[229]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[22]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[230]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[231]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[232]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[216]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[234]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[235]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[236]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[237]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[238]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[239]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[23]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[241]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[220]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[218]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[219]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[217]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[21]0           | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[221]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[222]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[215]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[223]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |              8 |         1.33 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[224]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |              8 |         1.60 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/rfifo/ram_reg[225]0          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |              8 |         2.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/bit_counter[2]_i_1_n_0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |              9 |         3.00 |
|  dco_clk                                                                | top_digital_inst/BOOT/FSM_onehot_core_state_reg[17]_0                    | top_digital_inst/BOOT/dma_count[15]_i_1_n_0                                |                3 |              9 |         3.00 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/count[8]_i_1__0_n_0       | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              9 |         4.50 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/count[8]_i_1_n_0             | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                2 |              9 |         4.50 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/mclk_r2           |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                8 |              9 |         1.12 |
|  mclk                                                                   | top_digital_inst/DATAMEM/mem_reg_0[0]                                    | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             10 |         2.50 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/E[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                3 |             10 |         3.33 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_8[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             10 |         2.50 |
|  top_digital_inst/clk_divider/edge_count_reg[2]_0[0]                    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc_lfxt/data_sync_reg[1]_0 |                2 |             11 |         5.50 |
|  dco_clk                                                                |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             12 |         3.00 |
|  clk_25M                                                                | top_digital_inst/MEMTEST/inte[5]_i_1_n_0                                 | top_digital_inst/clk_divider/clkdiv_reset                                  |                8 |             12 |         1.50 |
|  mclk                                                                   | top_digital_inst/PROGMEM/mem_reg_3_0[0]                                  | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |             13 |         1.86 |
|  dco_clk                                                                | top_digital_inst/BOOT/dma_addr[15]_i_2_n_0                               | top_digital_inst/clk_divider/rst_int_reg_1                                 |                5 |             15 |         3.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_14    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                9 |             15 |         1.67 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_16    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_dma_mclk/clk_50M_reg   |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_13    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |               14 |             16 |         1.14 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_15    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_12    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_11    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_9     |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_8     |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_7     |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_5     |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |             16 |         3.20 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_4     |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |             16 |         3.20 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_3     |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |             16 |         2.67 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_dma_mclk/clk_50M_reg_2 |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |             16 |         2.67 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_dma_mclk/clk_50M_reg_1 |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                5 |             16 |         3.20 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_17    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_18    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_19    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_20    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_21    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                9 |             16 |         1.78 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_6     |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                8 |             16 |         2.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[1]_15[0]                        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_dma_mclk/CLK           |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                6 |             16 |         2.67 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_10    |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  top_digital_inst/clk_divider/aclk                                      |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  mclk                                                                   | top_digital_inst/CORE/dbg_0/mem_addr_reg[2]_7[0]                         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                4 |             16 |         4.00 |
|  CORE/dbg_clk                                                           | top_digital_inst/CORE/dbg_0/dbg_uart_0/sync_cell_uart_rxd/rxd_maj_reg[0] | top_digital_inst/CORE/clock_module_0/dbg_rst                               |                7 |             16 |         2.29 |
|  CORE/dbg_clk                                                           | top_digital_inst/CORE/dbg_0/dbg_uart_0/mem_ctl_reg[1][0]                 | top_digital_inst/CORE/clock_module_0/dbg_rst                               |                9 |             16 |         1.78 |
|  mclk                                                                   | top_digital_inst/UART/regs/enable                                        | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                7 |             17 |         2.43 |
|  top_digital_inst/clk_divider/cpu_mclk                                  |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |               15 |             17 |         1.13 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_dma_mclk/clk_50M_reg_0 |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                8 |             18 |         2.25 |
|  CORE/dbg_clk                                                           | top_digital_inst/CORE/dbg_0/dbg_uart_0/sync_cnt0                         | top_digital_inst/CORE/clock_module_0/dbg_rst                               |                5 |             19 |         3.80 |
|  clk_25M                                                                |                                                                          | top_digital_inst/BOOT/inst[30]_i_1_n_0                                     |                5 |             20 |         4.00 |
|  CORE/dbg_clk                                                           | top_digital_inst/CORE/dbg_0/dbg_uart_0/xfer_buf[19]_i_1_n_0              | top_digital_inst/CORE/clock_module_0/dbg_rst                               |                8 |             20 |         2.50 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_smclk/wdt_clk_cnt      |                                                                          | top_digital_inst/CORE/watchdog_0/sync_reset_por/Q[0]                       |                8 |             22 |         2.75 |
|  top_digital_inst/CORE/clock_module_0/clock_gate_mclk/clk_50M_reg_1     |                                                                          |                                                                            |               13 |             23 |         1.77 |
|  clk_25M                                                                |                                                                          | top_digital_inst/clk_divider/clkdiv_reset                                  |               10 |             24 |         2.40 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/top[7]_i_1__0_n_0         | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |                9 |             24 |         2.67 |
|  dco_clk                                                                | top_digital_inst/BOOT/dma_start_address[12]_i_2_n_0                      | top_digital_inst/BOOT/dma_start_address[12]_i_1_n_0                        |                6 |             27 |         4.50 |
|  dco_clk                                                                |                                                                          | top_digital_inst/clk_divider/clkdiv_reset                                  |                8 |             30 |         3.75 |
|  clk_25M                                                                | top_digital_inst/MEMTEST/addr_countd[15]_i_1_n_0                         | top_digital_inst/clk_divider/clkdiv_reset                                  |                8 |             32 |         4.00 |
|  clk_25M                                                                | top_digital_inst/MEMTEST/addr_countp[15]_i_1_n_0                         | top_digital_inst/clk_divider/clkdiv_reset                                  |               11 |             32 |         2.91 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/rf_data_in[10]_i_1_n_0               | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |               14 |             35 |         2.50 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/top[7]_i_1_n_0               | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |               20 |             37 |         1.85 |
|  CORE/frontend_0/mclk_decode                                            |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |               23 |             46 |         2.00 |
|  clk_fpga_generator/inst/PLLOUT                                         |                                                                          | master_rst_n_IBUF                                                          |               14 |             50 |         3.57 |
|  mclk                                                                   | top_digital_inst/UART/regs/transmitter/fifo_tx/bottom[7]_i_1__0_n_0      | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |               40 |             58 |         1.45 |
|  CORE/dbg_clk                                                           |                                                                          | top_digital_inst/CORE/clock_module_0/dbg_rst                               |               22 |             59 |         2.68 |
|  mclk                                                                   | top_digital_inst/UART/regs/receiver/fifo_rx/bottom[7]_i_1_n_0            | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |               41 |             76 |         1.85 |
|  mclk                                                                   |                                                                          | top_digital_inst/CORE/clock_module_0/sync_cell_puc/AR[0]                   |              240 |            950 |         3.96 |
+-------------------------------------------------------------------------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------+----------------+--------------+


