
*** Running vivado
    with args -log fontRom.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fontRom.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fontRom.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 359.895 ; gain = 80.590
INFO: [Synth 8-638] synthesizing module 'fontRom' [e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fontRom/synth/fontRom.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'fontRom' (9#1) [e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fontRom/synth/fontRom.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 566.594 ; gain = 287.289
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 566.594 ; gain = 287.289
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 639.082 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 639.082 ; gain = 359.777
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 639.082 ; gain = 359.777
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:29 . Memory (MB): peak = 639.082 ; gain = 359.777
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 639.082 ; gain = 359.777
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:30 . Memory (MB): peak = 639.082 ; gain = 359.777
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:43 . Memory (MB): peak = 660.000 ; gain = 380.695
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:43 . Memory (MB): peak = 660.000 ; gain = 380.695
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:43 . Memory (MB): peak = 679.285 ; gain = 399.980
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 679.285 ; gain = 399.980
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 679.285 ; gain = 399.980
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 679.285 ; gain = 399.980
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 679.285 ; gain = 399.980
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 679.285 ; gain = 399.980
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 679.285 ; gain = 399.980

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |FDRE     |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:44 . Memory (MB): peak = 679.285 ; gain = 399.980
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:48 . Memory (MB): peak = 683.672 ; gain = 404.367
