+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512
+ speed3d_r2c fftw float 512 512 512

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      512x512x512
MPI ranks:  128
Grids: (4, 4, 8)  (1, 8, 16)  (8, 1, 16)  (8, 16, 1)  (4, 4, 8)  
Time per run: 0.134067 (s)
Performance:  135.152 GFlops/s
Memory usage: 32MB/rank
Tolerance:    0.0005
Max error:    1.54972e-06

Application 28483633 resources: utime ~266s, stime ~114s, Rss ~97512, inblocks ~211034, outblocks ~40
