

================================================================
== Vitis HLS Report for 'linear_array_ap_uint_1u_array_ap_fixed_8_1_4_0_0_1u_linear_config2_s'
================================================================
* Date:           Sun May  4 16:56:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  7.093 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                      |
    +---------+---------+----------+----------+------+------+------------------------------------------------+
    |     4097|     4097|  0.123 ms|  0.123 ms|  4096|  4096|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LinearActLoop  |     4095|     4095|         1|          1|          1|  4096|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 4 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %layer2_out, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_1, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i12 0, i12 %i1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln19 = br void %LinearPackLoop.split" [firmware/nnet_utils/nnet_activation_stream.h:19]   --->   Operation 8 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1_load = load i12 %i1" [firmware/nnet_utils/nnet_activation_stream.h:19]   --->   Operation 9 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_activation_stream.h:20]   --->   Operation 10 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln19 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [firmware/nnet_utils/nnet_activation_stream.h:19]   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [firmware/nnet_utils/nnet_activation_stream.h:19]   --->   Operation 12 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.51ns)   --->   "%input_1_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %input_1" [firmware/nnet_utils/nnet_activation_stream.h:22]   --->   Operation 13 'read' 'input_1_read' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.75> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%trunc_ln29 = trunc i8 %input_1_read" [firmware/nnet_utils/nnet_activation_stream.h:29]   --->   Operation 14 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%shl_ln29 = shl i8 %input_1_read, i8 7" [firmware/nnet_utils/nnet_activation_stream.h:29]   --->   Operation 15 'shl' 'shl_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32, i8 %input_1_read, i32 1" [firmware/nnet_utils/nnet_activation_stream.h:29]   --->   Operation 16 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.03ns)   --->   "%icmp_ln29 = icmp_ne  i7 %tmp_s, i7 0" [firmware/nnet_utils/nnet_activation_stream.h:29]   --->   Operation 17 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %trunc_ln29, i1 %icmp_ln29" [firmware/nnet_utils/nnet_activation_stream.h:29]   --->   Operation 18 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.04ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %or_ln29, i8 127, i8 %shl_ln29" [firmware/nnet_utils/nnet_activation_stream.h:29]   --->   Operation 19 'select' 'select_ln29' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] ( I:3.50ns O:3.50ns )   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %layer2_out, i8 %select_ln29" [firmware/nnet_utils/nnet_activation_stream.h:32]   --->   Operation 20 'write' 'write_ln32' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 4096> <FIFO>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%i = add i12 %i1_load, i12 1" [firmware/nnet_utils/nnet_activation_stream.h:19]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln19 = icmp_eq  i12 %i1_load, i12 4095" [firmware/nnet_utils/nnet_activation_stream.h:19]   --->   Operation 22 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln19 = store i12 %i, i12 %i1" [firmware/nnet_utils/nnet_activation_stream.h:19]   --->   Operation 23 'store' 'store_ln19' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %LinearPackLoop.split, void %for.end9" [firmware/nnet_utils/nnet_activation_stream.h:19]   --->   Operation 24 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%ret_ln34 = ret" [firmware/nnet_utils/nnet_activation_stream.h:34]   --->   Operation 25 'ret' 'ret_ln34' <Predicate = (icmp_ln19)> <Delay = 1.61>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.000ns, clock uncertainty: 8.100ns.

 <State 1>: 7.093ns
The critical path consists of the following:
	axis read operation ('input_1_read', firmware/nnet_utils/nnet_activation_stream.h:22) on port 'input_1' (firmware/nnet_utils/nnet_activation_stream.h:22) [13]  (0.518 ns)
	'icmp' operation 1 bit ('icmp_ln29', firmware/nnet_utils/nnet_activation_stream.h:29) [17]  (2.030 ns)
	'or' operation 1 bit ('or_ln29', firmware/nnet_utils/nnet_activation_stream.h:29) [18]  (0.000 ns)
	'select' operation 8 bit ('select_ln29', firmware/nnet_utils/nnet_activation_stream.h:29) [19]  (1.041 ns)
	fifo write operation ('write_ln32', firmware/nnet_utils/nnet_activation_stream.h:32) on port 'layer2_out' (firmware/nnet_utils/nnet_activation_stream.h:32) [20]  (3.504 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
