# Tang FPGA devboards

## Gowin FPGA IDE configuration

Before first project compilation make this setup.
In **Project -> Configuration -> Synthesize -> Verilog Language** set **System Verilog 2017**.