// veredit version : 3.0.18 (Feb 29 2012)
// creation date   : Wed Dec  3 13:50:56 2025
// user            : waterlan

module a( in_clock, in_reset, data_I4 );
input in_clock;
input in_reset;
output [15:0] data_I4;
wire [15:0] data_I4;
wire wire_output_data_I0_I4_0;
wire wire_output_data_I0_I4_1;
wire wire_output_data_I0_I4_2;
wire wire_output_data_I0_I4_3;

   assign data_IXX[3:0] = "0001" ;
   assign data_IXX[5:4] = 2 ;

   bfx1 i_24 ( .Z(n_6655), .A(n_2073));
   bfx1 i_22 ( .Z(n_6652), .A(n_2191));
   bfx4 i_567 ( .Z(n_22059), .A(n_2067));
   bfx4 i_536 ( .Z(n_22010), .A(n_6324));
   bfx4 i_535 ( .Z(n_22009), .A(n_6324));
   bfx4 i_523 ( .Z(n_21991), .A(n_6323));
   bfx4 i_522 ( .Z(n_21990), .A(n_6323));
   bfx3 i_517 ( .Z(n_21982), .A(n_2188));
   bfx4 i_516 ( .Z(n_21981), .A(n_2188));
   bfx3 i_491 ( .Z(n_21909), .A(n_2306));
   bfx4 i_490 ( .Z(n_21908), .A(n_2306));
   bfx1 i_438 ( .Z(n_21831), .A(n_2311));
   bfx4 i_437 ( .Z(n_21830), .A(n_2311));
   bfx1 i_432 ( .Z(n_21822), .A(n_2310));
   bfx4 i_431 ( .Z(n_21821), .A(n_2310));
   bfx1 data_I4_15_inst ( .Z(data_I4[15]), .A(1'b0));
   bfx1 data_I4_14_inst ( .Z(data_I4[14]), .A(1'b0));
   bfx1 data_I4_13_inst ( .Z(data_I4[13]), .A(1'b0));
   bfx1 data_I4_12_inst ( .Z(data_I4[12]), .A(1'b0));
   bfx1 data_I4_11_inst ( .Z(data_I4[11]), .A(1'b0));
   bfx1 data_I4_10_inst ( .Z(data_I4[10]), .A(1'b0));
   bfx1 data_I4_9_inst ( .Z(data_I4[9]), .A(1'b0));
   bfx1 data_I4_8_inst ( .Z(data_I4[8]), .A(1'b0));
   bfx1 data_I4_7_inst ( .Z(data_I4[7]), .A(1'b0));
   bfx1 data_I4_6_inst ( .Z(data_I4[6]), .A(1'b0));
   bfx1 data_I4_5_inst ( .Z(data_I4[5]), .A(1'b0));
   bfx1 data_I4_4_inst ( .Z(data_I4[4]), .A(1'b0));
   bfx1 data_I4_0_inst ( .Z(data_I4[0]), .A(wire_output_data_I0_I4_0));
   bfx1 data_I4_1_inst ( .Z(data_I4[1]), .A(wire_output_data_I0_I4_1));
   bfx1 data_I4_2_inst ( .Z(data_I4[2]), .A(wire_output_data_I0_I4_2));
   bfx1 data_I4_3_inst ( .Z(data_I4[3]), .A(wire_output_data_I0_I4_3));
endmodule

