{
  "design": {
    "design_info": {
      "boundary_crc": "0xDD8F51B4653C0504",
      "device": "xc7a35tcpg236-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "frame_type": "",
      "Motor": "",
      "dir_or_request_type": "",
      "pwm_data": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "JB1": "",
      "JB2": "",
      "JB5": "",
      "JB6": "",
      "xlconcat_2": "",
      "delay_0": "",
      "index_1": "",
      "index_0": "",
      "xlconcat_3": "",
      "constant_1": "",
      "delay_1": "",
      "delay_2": "",
      "enable_0": "",
      "enable_1": "",
      "motor_controller_0": "",
      "motor_controller_1": "",
      "motor_0": "",
      "motor_1": "",
      "SPI_0": "",
      "quadratur_motor_0": "",
      "quadratur_motor_1": "",
      "parity_check": "",
      "parity_calc": "",
      "data_flow_manager_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "sclk": {
        "direction": "I"
      },
      "mosi": {
        "direction": "I"
      },
      "ss": {
        "direction": "I"
      },
      "led": {
        "direction": "O",
        "left": "15",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "16",
            "value_src": "ip_prop"
          }
        }
      },
      "miso": {
        "direction": "O"
      },
      "btnC": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "JB": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "JC": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "8",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "frame_type": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "15"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "Motor": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "14"
          },
          "DIN_TO": {
            "value": "14"
          },
          "DIN_WIDTH": {
            "value": "16"
          }
        }
      },
      "dir_or_request_type": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "13"
          },
          "DIN_TO": {
            "value": "13"
          },
          "DIN_WIDTH": {
            "value": "16"
          }
        }
      },
      "pwm_data": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_2_0",
        "parameters": {
          "DIN_FROM": {
            "value": "12"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "9"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_2"
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_3"
      },
      "JB1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_4_8",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "8"
          }
        }
      },
      "JB2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_5_0",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "JB5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_5_1",
        "parameters": {
          "DIN_FROM": {
            "value": "5"
          },
          "DIN_TO": {
            "value": "5"
          },
          "DIN_WIDTH": {
            "value": "8"
          }
        }
      },
      "JB6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_5_2",
        "parameters": {
          "DIN_FROM": {
            "value": "6"
          },
          "DIN_TO": {
            "value": "6"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_2_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "1"
          },
          "IN1_WIDTH": {
            "value": "15"
          },
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "delay_0": {
        "vlnv": "xilinx.com:module_ref:delay:1.0",
        "xci_name": "design_1_delay_0_0",
        "parameters": {
          "clock": {
            "value": "1"
          },
          "ports": {
            "value": "9"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "delay",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "signal_in": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "signal_out": {
            "direction": "O",
            "left": "8",
            "right": "0"
          }
        }
      },
      "index_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_JB6_0",
        "parameters": {
          "DIN_FROM": {
            "value": "4"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "index_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_JB6_1",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "8"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlconcat_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_3_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "constant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0"
      },
      "delay_1": {
        "vlnv": "xilinx.com:module_ref:delay:1.0",
        "xci_name": "design_1_delay_0_1",
        "parameters": {
          "clock": {
            "value": "1"
          },
          "ports": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "delay",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "signal_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "signal_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "delay_2": {
        "vlnv": "xilinx.com:module_ref:delay:1.0",
        "xci_name": "design_1_delay_1_0",
        "parameters": {
          "clock": {
            "value": "1"
          },
          "ports": {
            "value": "1"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "delay",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "signal_in": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "signal_out": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "enable_0": {
        "vlnv": "xilinx.com:module_ref:enable:1.0",
        "xci_name": "design_1_enable_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "enable",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "sig": {
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "ou": {
            "direction": "O"
          }
        }
      },
      "enable_1": {
        "vlnv": "xilinx.com:module_ref:enable:1.0",
        "xci_name": "design_1_enable_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "enable",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "sig": {
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "ou": {
            "direction": "O"
          }
        }
      },
      "motor_controller_0": {
        "vlnv": "xilinx.com:module_ref:motor_controler:1.0",
        "xci_name": "design_1_motor_controler_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "motor_controler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "pwm": {
            "direction": "I"
          },
          "dir": {
            "direction": "I"
          },
          "outA": {
            "direction": "O"
          },
          "outB": {
            "direction": "O"
          }
        }
      },
      "motor_controller_1": {
        "vlnv": "xilinx.com:module_ref:motor_controler:1.0",
        "xci_name": "design_1_motor_controler_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "motor_controler",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "pwm": {
            "direction": "I"
          },
          "dir": {
            "direction": "I"
          },
          "outA": {
            "direction": "O"
          },
          "outB": {
            "direction": "O"
          }
        }
      },
      "motor_0": {
        "vlnv": "xilinx.com:module_ref:pwm_control:1.0",
        "xci_name": "design_1_pwm_control_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "pwm_trigger": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "pwm_signal": {
            "direction": "O"
          }
        }
      },
      "motor_1": {
        "vlnv": "xilinx.com:module_ref:pwm_control:1.0",
        "xci_name": "design_1_pwm_control_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "pwm_trigger": {
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "pwm_signal": {
            "direction": "O"
          }
        }
      },
      "SPI_0": {
        "vlnv": "xilinx.com:module_ref:SPI:1.0",
        "xci_name": "design_1_SPI_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "SPI",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "spi_sclk": {
            "direction": "I"
          },
          "spi_mosi": {
            "direction": "I"
          },
          "spi_ss_n": {
            "direction": "I"
          },
          "spi_miso": {
            "direction": "O"
          },
          "spi_data_in": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "spi_data_out": {
            "direction": "I",
            "left": "15",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "16",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "quadratur_motor_0": {
        "vlnv": "xilinx.com:module_ref:quadratur_decoder:1.0",
        "xci_name": "design_1_quadratur_decoder_0_4",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "quadratur_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "encoder": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "value": {
            "direction": "O",
            "left": "14",
            "right": "0"
          }
        }
      },
      "quadratur_motor_1": {
        "vlnv": "xilinx.com:module_ref:quadratur_decoder:1.0",
        "xci_name": "design_1_quadratur_decoder_0_5",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "quadratur_decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "encoder": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "2",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "value": {
            "direction": "O",
            "left": "14",
            "right": "0"
          }
        }
      },
      "parity_check": {
        "vlnv": "xilinx.com:module_ref:Evenparity:1.0",
        "xci_name": "design_1_Evenparity_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Evenparity",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "parity": {
            "direction": "O"
          }
        }
      },
      "parity_calc": {
        "vlnv": "xilinx.com:module_ref:Evenparity:1.0",
        "xci_name": "design_1_parity_check_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Evenparity",
          "boundary_crc": "0x0"
        },
        "ports": {
          "data": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "parity": {
            "direction": "O"
          }
        }
      },
      "data_flow_manager_0": {
        "vlnv": "xilinx.com:module_ref:data_flow_manager:1.0",
        "xci_name": "design_1_data_flow_manager_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_flow_manager",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_in": {
            "direction": "I"
          },
          "frame_choice": {
            "direction": "I"
          },
          "motor_choice": {
            "direction": "I"
          },
          "request_type": {
            "direction": "I"
          },
          "parity_check": {
            "direction": "I"
          },
          "motor_ctrl_A": {
            "direction": "O"
          },
          "motor_ctrl_B": {
            "direction": "O"
          },
          "quad_enc_A": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "quad_enc_B": {
            "direction": "I",
            "left": "14",
            "right": "0"
          },
          "index_ctrl_A": {
            "direction": "I"
          },
          "index_ctrl_B": {
            "direction": "I"
          },
          "data_out": {
            "direction": "O",
            "left": "14",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "state_machine_0_motor_ctrl_A": {
        "ports": [
          "data_flow_manager_0/motor_ctrl_A",
          "enable_0/en",
          "motor_0/enable"
        ]
      },
      "state_machine_0_motor_ctrl_B": {
        "ports": [
          "data_flow_manager_0/motor_ctrl_B",
          "enable_1/en",
          "motor_1/enable"
        ]
      },
      "delay_0_output": {
        "ports": [
          "delay_0/signal_out",
          "motor_0/pwm_trigger",
          "motor_1/pwm_trigger"
        ]
      },
      "reset_0_1": {
        "ports": [
          "btnC",
          "motor_0/reset",
          "motor_1/reset",
          "quadratur_motor_0/reset",
          "quadratur_motor_1/reset"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "dir_or_request_type/Dout",
          "delay_2/signal_in",
          "delay_1/signal_in",
          "data_flow_manager_0/request_type"
        ]
      },
      "JB0_Dout": {
        "ports": [
          "JB1/Dout",
          "xlconcat_0/In0"
        ]
      },
      "JB1_Dout": {
        "ports": [
          "JB2/Dout",
          "xlconcat_0/In1"
        ]
      },
      "JC0_Dout": {
        "ports": [
          "JB5/Dout",
          "xlconcat_1/In0"
        ]
      },
      "JC1_Dout": {
        "ports": [
          "JB6/Dout",
          "xlconcat_1/In1"
        ]
      },
      "state_machine_0_data_out": {
        "ports": [
          "data_flow_manager_0/data_out",
          "xlconcat_2/In1",
          "parity_calc/data"
        ]
      },
      "parity_calc_parity": {
        "ports": [
          "parity_calc/parity",
          "xlconcat_2/In0"
        ]
      },
      "pwm_data_Dout": {
        "ports": [
          "pwm_data/Dout",
          "delay_0/signal_in"
        ]
      },
      "JB_1": {
        "ports": [
          "JB",
          "JB1/Din",
          "JB2/Din",
          "JB5/Din",
          "JB6/Din",
          "index_0/Din",
          "index_1/Din"
        ]
      },
      "xlconcat_3_dout": {
        "ports": [
          "xlconcat_3/dout",
          "JC"
        ]
      },
      "constant_1_dout": {
        "ports": [
          "constant_1/dout",
          "xlconcat_3/In2",
          "xlconcat_3/In6"
        ]
      },
      "motor_0_pwm_signal": {
        "ports": [
          "motor_0/pwm_signal",
          "motor_controller_0/pwm"
        ]
      },
      "motor_1_pwm_signal": {
        "ports": [
          "motor_1/pwm_signal",
          "motor_controller_1/pwm"
        ]
      },
      "delay_1_signal_out": {
        "ports": [
          "delay_1/signal_out",
          "enable_0/sig"
        ]
      },
      "enable_0_ou": {
        "ports": [
          "enable_0/ou",
          "motor_controller_0/dir"
        ]
      },
      "delay_2_signal_out": {
        "ports": [
          "delay_2/signal_out",
          "enable_1/sig"
        ]
      },
      "enable_1_ou": {
        "ports": [
          "enable_1/ou",
          "motor_controller_1/dir"
        ]
      },
      "motor_controler_0_outA": {
        "ports": [
          "motor_controller_0/outA",
          "xlconcat_3/In0"
        ]
      },
      "motor_controler_0_outB": {
        "ports": [
          "motor_controller_0/outB",
          "xlconcat_3/In1"
        ]
      },
      "motor_controler_1_outA": {
        "ports": [
          "motor_controller_1/outA",
          "xlconcat_3/In4"
        ]
      },
      "motor_controler_1_outB": {
        "ports": [
          "motor_controller_1/outB",
          "xlconcat_3/In5"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "quadratur_motor_0/encoder"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "quadratur_motor_1/encoder"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "SPI_0/spi_data_out",
          "led"
        ]
      },
      "Net": {
        "ports": [
          "clk",
          "SPI_0/clk_in",
          "enable_0/clk",
          "delay_1/clk_in",
          "motor_0/clk_in",
          "motor_1/clk_in",
          "delay_0/clk_in",
          "enable_1/clk",
          "delay_2/clk_in",
          "quadratur_motor_1/clk_in",
          "quadratur_motor_0/clk_in",
          "data_flow_manager_0/clk_in",
          "motor_controller_1/clk",
          "motor_controller_0/clk"
        ]
      },
      "quadratur_motor_0_value": {
        "ports": [
          "quadratur_motor_0/value",
          "data_flow_manager_0/quad_enc_A"
        ]
      },
      "quadratur_motor_1_value": {
        "ports": [
          "quadratur_motor_1/value",
          "data_flow_manager_0/quad_enc_B"
        ]
      },
      "Motor_Dout": {
        "ports": [
          "Motor/Dout",
          "data_flow_manager_0/motor_choice"
        ]
      },
      "parity_check_parity": {
        "ports": [
          "parity_check/parity",
          "data_flow_manager_0/parity_check"
        ]
      },
      "index_0_Dout": {
        "ports": [
          "index_0/Dout",
          "data_flow_manager_0/index_ctrl_A"
        ]
      },
      "index_1_Dout": {
        "ports": [
          "index_1/Dout",
          "data_flow_manager_0/index_ctrl_B"
        ]
      },
      "frame_type_Dout": {
        "ports": [
          "frame_type/Dout",
          "data_flow_manager_0/frame_choice"
        ]
      },
      "sclk_1": {
        "ports": [
          "sclk",
          "SPI_0/spi_sclk"
        ]
      },
      "SPI_0_spi_miso": {
        "ports": [
          "SPI_0/spi_miso",
          "miso"
        ]
      },
      "SPI_0_spi_data_in": {
        "ports": [
          "SPI_0/spi_data_in",
          "pwm_data/Din",
          "dir_or_request_type/Din",
          "frame_type/Din",
          "parity_check/data",
          "Motor/Din"
        ]
      },
      "mosi_1": {
        "ports": [
          "mosi",
          "SPI_0/spi_mosi"
        ]
      },
      "ss_1": {
        "ports": [
          "ss",
          "SPI_0/spi_ss_n"
        ]
      }
    }
  }
}