// Seed: 4173159133
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  reg  id_10;
  wand id_11;
  tri  id_12;
  wire id_13;
  always begin
    id_10 = 1'b0;
    if (1 - id_2[1]) begin
      $display(~"", 1);
    end
    id_3[1 : 1] <= id_10;
    $display(1);
    if (id_11) id_12 = 1;
    $display;
  end
  assign id_7 = id_8;
  wire id_14;
  wire id_15;
endmodule
module module_1;
  tri0 id_1 = 1;
  logic [7:0] id_3;
  assign id_1 = id_3[1 : 1];
  assign id_1 = 1;
  wire id_4;
  module_0(
      id_4, id_3, id_3, id_1, id_4, id_1, id_4, id_4
  );
  assign id_4 = 1;
endmodule
