// Seed: 1577314190
module module_0;
  wire id_2 = id_2;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1
    , id_12,
    input supply1 id_2,
    input tri id_3,
    output tri id_4,
    input tri0 id_5,
    output tri id_6,
    input tri1 id_7,
    output uwire id_8,
    output wor id_9,
    input uwire id_10
);
  wire id_13;
  wor  id_14;
  module_0 modCall_1 ();
  assign id_6 = 1;
  assign id_9 = id_14;
endmodule
module module_2 (
    output tri1 id_0,
    output uwire id_1,
    output wand id_2
    , id_20,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    output tri id_6,
    input tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    output wor id_10,
    input wor id_11,
    input tri id_12,
    output wire id_13,
    input wor id_14,
    output wor id_15,
    output supply1 id_16,
    output wor id_17,
    output supply1 id_18
);
  module_0 modCall_1 ();
endmodule
