#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15b38a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15a98e0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x15b1b40 .functor NOT 1, L_0x15f0cb0, C4<0>, C4<0>, C4<0>;
L_0x15c29c0 .functor XOR 1, L_0x15f08e0, L_0x15f0980, C4<0>, C4<0>;
L_0x15b9130 .functor XOR 1, L_0x15c29c0, L_0x15f0b00, C4<0>, C4<0>;
v0x15ef2d0_0 .net "L", 0 0, v0x15b1c50_0;  1 drivers
v0x15ef390_0 .net "Q_dut", 0 0, v0x15ecf90_0;  1 drivers
v0x15ef450_0 .net "Q_ref", 0 0, v0x15b5250_0;  1 drivers
v0x15ef520_0 .net *"_ivl_10", 0 0, L_0x15f0b00;  1 drivers
v0x15ef5c0_0 .net *"_ivl_12", 0 0, L_0x15b9130;  1 drivers
v0x15ef6d0_0 .net *"_ivl_2", 0 0, L_0x15f07f0;  1 drivers
v0x15ef7b0_0 .net *"_ivl_4", 0 0, L_0x15f08e0;  1 drivers
v0x15ef890_0 .net *"_ivl_6", 0 0, L_0x15f0980;  1 drivers
v0x15ef970_0 .net *"_ivl_8", 0 0, L_0x15c29c0;  1 drivers
v0x15efae0_0 .var "clk", 0 0;
v0x15efb80_0 .net "q_in", 0 0, v0x15ebea0_0;  1 drivers
v0x15efc20_0 .net "r_in", 0 0, v0x15ebf70_0;  1 drivers
v0x15efd50_0 .var/2u "stats1", 159 0;
v0x15efe30_0 .var/2u "strobe", 0 0;
v0x15efef0_0 .net "tb_match", 0 0, L_0x15f0cb0;  1 drivers
v0x15effb0_0 .net "tb_mismatch", 0 0, L_0x15b1b40;  1 drivers
L_0x15f07f0 .concat [ 1 0 0 0], v0x15b5250_0;
L_0x15f08e0 .concat [ 1 0 0 0], v0x15b5250_0;
L_0x15f0980 .concat [ 1 0 0 0], v0x15ecf90_0;
L_0x15f0b00 .concat [ 1 0 0 0], v0x15b5250_0;
L_0x15f0cb0 .cmp/eeq 1, L_0x15f07f0, L_0x15b9130;
S_0x15af300 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x15a98e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x15b93d0_0 .net "L", 0 0, v0x15b1c50_0;  alias, 1 drivers
v0x15b5250_0 .var "Q", 0 0;
v0x15b3f10_0 .net "clk", 0 0, v0x15efae0_0;  1 drivers
v0x15b2660_0 .net "q_in", 0 0, v0x15ebea0_0;  alias, 1 drivers
v0x15b21b0_0 .net "r_in", 0 0, v0x15ebf70_0;  alias, 1 drivers
E_0x1592250 .event posedge, v0x15b3f10_0;
S_0x15ebc60 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x15a98e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x15b1c50_0 .var "L", 0 0;
v0x15b0c30_0 .net "clk", 0 0, v0x15efae0_0;  alias, 1 drivers
v0x15ebea0_0 .var "q_in", 0 0;
v0x15ebf70_0 .var "r_in", 0 0;
E_0x15946b0/0 .event negedge, v0x15b3f10_0;
E_0x15946b0/1 .event posedge, v0x15b3f10_0;
E_0x15946b0 .event/or E_0x15946b0/0, E_0x15946b0/1;
S_0x15ec070 .scope module, "top_module1" "top_module" 3 88, 4 26 0, S_0x15a98e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "r_in";
    .port_info 3 /INPUT 1 "q_in";
    .port_info 4 /OUTPUT 1 "Q";
L_0x15b0b60 .functor BUFT 1, v0x15ebea0_0, C4<0>, C4<0>, C4<0>;
v0x15ee530_0 .net "L", 0 0, v0x15b1c50_0;  alias, 1 drivers
v0x15ee5f0_0 .net "Q", 0 0, v0x15ecf90_0;  alias, 1 drivers
L_0x7fc1c9733060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15ee6b0_0 .net *"_ivl_10", 1 0, L_0x7fc1c9733060;  1 drivers
L_0x7fc1c97330a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15ee750_0 .net *"_ivl_17", 1 0, L_0x7fc1c97330a8;  1 drivers
L_0x7fc1c9733018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15ee830_0 .net *"_ivl_3", 1 0, L_0x7fc1c9733018;  1 drivers
v0x15ee960_0 .net "clk", 0 0, v0x15efae0_0;  alias, 1 drivers
v0x15eea00_0 .net "q1", 0 0, v0x15ec5f0_0;  1 drivers
o0x7fc1c977c3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x15eeaf0_0 .net "q2", 0 0, o0x7fc1c977c3a8;  0 drivers
v0x15eeb90_0 .net "q3", 0 0, v0x15ecaf0_0;  1 drivers
RS_0x7fc1c977c2b8 .resolv tri, L_0x15f0670, L_0x15b0b60;
v0x15eecc0_0 .net8 "q_in", 0 0, RS_0x7fc1c977c2b8;  2 drivers
v0x15eed60_0 .net "r1", 2 0, L_0x15f0090;  1 drivers
v0x15eee00_0 .net "r2", 2 0, L_0x15f02b0;  1 drivers
v0x15eeee0_0 .net "r3", 2 0, L_0x15f0520;  1 drivers
v0x15eefc0_0 .net "r_in", 0 0, v0x15ebf70_0;  alias, 1 drivers
L_0x15f0090 .concat [ 1 2 0 0], v0x15ed630_0, L_0x7fc1c9733018;
L_0x15f01c0 .part L_0x15f0090, 0, 1;
L_0x15f02b0 .concat [ 1 2 0 0], v0x15edce0_0, L_0x7fc1c9733060;
L_0x15f0400 .part L_0x15f02b0, 0, 1;
L_0x15f0520 .concat [ 1 2 0 0], v0x15ee2c0_0, L_0x7fc1c97330a8;
L_0x15f0670 .part L_0x15f0520, 0, 1;
S_0x15ec330 .scope module, "FF1" "flipflop" 4 36, 4 1 0, S_0x15ec070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x15ec510_0 .net8 "D", 0 0, RS_0x7fc1c977c2b8;  alias, 2 drivers
v0x15ec5f0_0 .var "Q", 0 0;
v0x15ec6b0_0 .net "clk", 0 0, v0x15efae0_0;  alias, 1 drivers
S_0x15ec830 .scope module, "FF2" "flipflop" 4 37, 4 1 0, S_0x15ec070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x15eca10_0 .net "D", 0 0, o0x7fc1c977c3a8;  alias, 0 drivers
v0x15ecaf0_0 .var "Q", 0 0;
v0x15ecbb0_0 .net "clk", 0 0, v0x15efae0_0;  alias, 1 drivers
S_0x15eccb0 .scope module, "FF3" "flipflop" 4 38, 4 1 0, S_0x15ec070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Q";
v0x15ecec0_0 .net "D", 0 0, v0x15ecaf0_0;  alias, 1 drivers
v0x15ecf90_0 .var "Q", 0 0;
v0x15ed030_0 .net "clk", 0 0, v0x15efae0_0;  alias, 1 drivers
S_0x15ed1f0 .scope module, "MUX1" "mux_2to1" 4 40, 4 11 0, S_0x15ec070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x15ed460_0 .net "D0", 0 0, v0x15ebf70_0;  alias, 1 drivers
v0x15ed570_0 .net "D1", 0 0, v0x15ec5f0_0;  alias, 1 drivers
v0x15ed630_0 .var "Y", 0 0;
v0x15ed700_0 .net "sel", 0 0, v0x15b1c50_0;  alias, 1 drivers
E_0x15920d0 .event anyedge, v0x15b93d0_0;
S_0x15ed830 .scope module, "MUX2" "mux_2to1" 4 41, 4 11 0, S_0x15ec070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x15edaf0_0 .net "D0", 0 0, L_0x15f01c0;  1 drivers
v0x15edbd0_0 .net "D1", 0 0, v0x15ecaf0_0;  alias, 1 drivers
v0x15edce0_0 .var "Y", 0 0;
v0x15edd80_0 .net "sel", 0 0, v0x15b1c50_0;  alias, 1 drivers
S_0x15ede80 .scope module, "MUX3" "mux_2to1" 4 42, 4 11 0, S_0x15ec070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "D0";
    .port_info 2 /INPUT 1 "D1";
    .port_info 3 /OUTPUT 1 "Y";
v0x15ee0f0_0 .net "D0", 0 0, L_0x15f0400;  1 drivers
v0x15ee1d0_0 .net "D1", 0 0, v0x15ecf90_0;  alias, 1 drivers
v0x15ee2c0_0 .var "Y", 0 0;
v0x15ee390_0 .net "sel", 0 0, v0x15b1c50_0;  alias, 1 drivers
S_0x15ef100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x15a98e0;
 .timescale -12 -12;
E_0x15a59f0 .event anyedge, v0x15efe30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15efe30_0;
    %nor/r;
    %assign/vec4 v0x15efe30_0, 0;
    %wait E_0x15a59f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15ebc60;
T_1 ;
    %wait E_0x15946b0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x15ebea0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x15ebf70_0, 0;
    %assign/vec4 v0x15b1c50_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15ebc60;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1592250;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x15af300;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15b5250_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x15af300;
T_4 ;
    %wait E_0x1592250;
    %load/vec4 v0x15b93d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x15b21b0_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x15b2660_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x15b5250_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15ec330;
T_5 ;
    %wait E_0x1592250;
    %load/vec4 v0x15ec510_0;
    %assign/vec4 v0x15ec5f0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x15ec830;
T_6 ;
    %wait E_0x1592250;
    %load/vec4 v0x15eca10_0;
    %assign/vec4 v0x15ecaf0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x15eccb0;
T_7 ;
    %wait E_0x1592250;
    %load/vec4 v0x15ecec0_0;
    %assign/vec4 v0x15ecf90_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15ed1f0;
T_8 ;
    %wait E_0x15920d0;
    %load/vec4 v0x15ed700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x15ed570_0;
    %assign/vec4 v0x15ed630_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x15ed460_0;
    %assign/vec4 v0x15ed630_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15ed830;
T_9 ;
    %wait E_0x15920d0;
    %load/vec4 v0x15edd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x15edbd0_0;
    %assign/vec4 v0x15edce0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x15edaf0_0;
    %assign/vec4 v0x15edce0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x15ede80;
T_10 ;
    %wait E_0x15920d0;
    %load/vec4 v0x15ee390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x15ee1d0_0;
    %assign/vec4 v0x15ee2c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x15ee0f0_0;
    %assign/vec4 v0x15ee2c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x15a98e0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15efae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15efe30_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x15a98e0;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x15efae0_0;
    %inv;
    %store/vec4 v0x15efae0_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x15a98e0;
T_13 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15b0c30_0, v0x15effb0_0, v0x15efae0_0, v0x15ef2d0_0, v0x15efb80_0, v0x15efc20_0, v0x15ef450_0, v0x15ef390_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x15a98e0;
T_14 ;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_14.1 ;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x15a98e0;
T_15 ;
    %wait E_0x15946b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15efd50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15efd50_0, 4, 32;
    %load/vec4 v0x15efef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15efd50_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15efd50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15efd50_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x15ef450_0;
    %load/vec4 v0x15ef450_0;
    %load/vec4 v0x15ef390_0;
    %xor;
    %load/vec4 v0x15ef450_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15efd50_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x15efd50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15efd50_0, 4, 32;
T_15.4 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/mt2015_muxdff/iter0/response4/top_module.sv";
