{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684583388688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684583388689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 20 19:49:48 2023 " "Processing started: Sat May 20 19:49:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684583388689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684583388689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_ECG -c FPGA_ECG " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_ECG -c FPGA_ECG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684583388689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_8_1200mv_85c_slow.vo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_8_1200mv_85c_slow.vo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583389968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_8_1200mv_0c_slow.vo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_8_1200mv_0c_slow.vo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583390591 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_min_1200mv_0c_fast.vo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_min_1200mv_0c_fast.vo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583391216 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG.vo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG.vo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583391826 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_8_1200mv_85c_v_slow.sdo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_8_1200mv_85c_v_slow.sdo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583392324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_8_1200mv_0c_v_slow.sdo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_8_1200mv_0c_v_slow.sdo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583392825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_min_1200mv_0c_v_fast.sdo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_min_1200mv_0c_v_fast.sdo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583393319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_ECG_v.sdo D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/ simulation " "Generated file FPGA_ECG_v.sdo in folder \"D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1684583393822 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684583393904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 20 19:49:53 2023 " "Processing ended: Sat May 20 19:49:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684583393904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684583393904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684583393904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684583393904 ""}
