{
  "module_name": "mp_9_0_sh_mask.h",
  "hash_id": "5f46afe9fc1a63fcc7772283f8e5c979d0bfc51e80bddd79d7f78a3765a0ff4d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/mp/mp_9_0_sh_mask.h",
  "human_readable_source": " \n#ifndef _mp_9_0_SH_MASK_HEADER\n#define _mp_9_0_SH_MASK_HEADER\n\n\n\n\n#define MP0_SMN_C2PMSG_32__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_32__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_33__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_33__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_34__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_34__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_35__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_35__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_36__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_36__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_37__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_37__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_38__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_38__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_39__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_39__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_40__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_40__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_41__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_41__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_42__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_42__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_43__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_43__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_44__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_44__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_45__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_45__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_46__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_46__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_47__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_47__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_48__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_48__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_49__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_49__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_50__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_50__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_51__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_51__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_52__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_52__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_53__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_53__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_54__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_54__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_55__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_55__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_56__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_56__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_57__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_57__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_58__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_58__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_59__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_59__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_60__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_60__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_61__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_61__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_62__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_62__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_63__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_63__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_64__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_64__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_65__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_65__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_66__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_66__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_67__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_67__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_68__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_68__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_69__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_69__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_70__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_70__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_71__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_71__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_72__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_72__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_73__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_73__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_74__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_74__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_75__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_75__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_76__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_76__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_77__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_77__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_78__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_78__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_79__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_79__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_80__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_80__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_81__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_81__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_82__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_82__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_83__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_83__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_84__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_84__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_85__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_85__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_86__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_86__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_87__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_87__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_88__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_88__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_89__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_89__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_90__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_90__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_91__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_91__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_92__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_92__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_93__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_93__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_94__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_94__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_95__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_95__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_96__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_96__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_97__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_97__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_98__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_98__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_99__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_99__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_100__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_100__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_101__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_101__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_102__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_102__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_C2PMSG_103__CONTENT__SHIFT\t0x0\n#define MP0_SMN_C2PMSG_103__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_SMN_ACTIVE_FCN_ID__VFID__SHIFT\t0x0\n#define MP0_SMN_ACTIVE_FCN_ID__VF__SHIFT\t0x1f\n#define MP0_SMN_ACTIVE_FCN_ID__VFID_MASK\t0x0000000FL\n#define MP0_SMN_ACTIVE_FCN_ID__VF_MASK\t0x80000000L\n\n#define MP0_SMN_IH_CREDIT__CREDIT_VALUE__SHIFT\t0x0\n#define MP0_SMN_IH_CREDIT__CLIENT_ID__SHIFT\t0x10\n#define MP0_SMN_IH_CREDIT__CREDIT_VALUE_MASK\t0x00000003L\n#define MP0_SMN_IH_CREDIT__CLIENT_ID_MASK\t0x00FF0000L\n\n#define MP0_SMN_IH_SW_INT__VALID__SHIFT\t0x0\n#define MP0_SMN_IH_SW_INT__ID__SHIFT\t0x1\n#define MP0_SMN_IH_SW_INT__VALID_MASK\t0x00000001L\n#define MP0_SMN_IH_SW_INT__ID_MASK\t0x000001FEL\n\n#define MP0_SMN_IH_SW_INT_CTRL__SW_TRIG_MASK__SHIFT\t0x0\n#define MP0_SMN_IH_SW_INT_CTRL__SW_INT_ACK__SHIFT\t0x8\n#define MP0_SMN_IH_SW_INT_CTRL__SW_TRIG_MASK_MASK\t0x00000001L\n#define MP0_SMN_IH_SW_INT_CTRL__SW_INT_ACK_MASK\t0x00000100L\n\n\n\n\n#define MP1_SMN_ACP2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_SMN_ACP2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_DC2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_SMN_DC2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_UVD2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_SMN_UVD2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_VCE2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_SMN_VCE2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_RLC2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_SMN_RLC2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_32__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_32__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_33__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_33__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_34__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_34__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_35__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_35__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_36__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_36__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_37__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_37__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_38__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_38__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_39__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_39__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_40__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_40__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_41__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_41__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_42__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_42__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_43__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_43__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_44__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_44__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_45__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_45__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_46__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_46__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_47__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_47__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_48__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_48__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_49__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_49__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_50__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_50__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_51__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_51__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_52__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_52__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_53__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_53__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_54__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_54__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_55__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_55__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_56__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_56__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_57__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_57__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_58__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_58__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_59__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_59__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_60__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_60__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_61__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_61__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_62__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_62__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_63__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_63__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_64__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_64__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_65__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_65__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_66__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_66__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_67__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_67__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_68__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_68__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_69__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_69__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_70__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_70__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_71__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_71__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_72__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_72__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_73__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_73__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_74__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_74__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_75__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_75__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_76__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_76__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_77__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_77__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_78__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_78__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_79__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_79__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_80__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_80__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_81__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_81__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_82__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_82__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_83__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_83__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_84__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_84__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_85__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_85__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_86__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_86__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_87__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_87__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_88__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_88__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_89__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_89__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_90__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_90__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_91__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_91__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_92__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_92__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_93__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_93__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_94__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_94__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_95__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_95__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_96__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_96__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_97__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_97__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_98__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_98__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_99__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_99__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_100__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_100__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_101__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_101__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_102__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_102__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_C2PMSG_103__CONTENT__SHIFT\t0x0\n#define MP1_SMN_C2PMSG_103__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_ACTIVE_FCN_ID__VFID__SHIFT\t0x0\n#define MP1_SMN_ACTIVE_FCN_ID__VF__SHIFT\t0x1f\n#define MP1_SMN_ACTIVE_FCN_ID__VFID_MASK\t0x0000000FL\n#define MP1_SMN_ACTIVE_FCN_ID__VF_MASK\t0x80000000L\n\n#define MP1_SMN_IH_CREDIT__CREDIT_VALUE__SHIFT\t0x0\n#define MP1_SMN_IH_CREDIT__CLIENT_ID__SHIFT\t0x10\n#define MP1_SMN_IH_CREDIT__CREDIT_VALUE_MASK\t0x00000003L\n#define MP1_SMN_IH_CREDIT__CLIENT_ID_MASK\t0x00FF0000L\n\n#define MP1_SMN_IH_SW_INT__VALID__SHIFT\t0x0\n#define MP1_SMN_IH_SW_INT__ID__SHIFT\t0x1\n#define MP1_SMN_IH_SW_INT__VALID_MASK\t0x00000001L\n#define MP1_SMN_IH_SW_INT__ID_MASK\t0x000001FEL\n\n#define MP1_SMN_IH_SW_INT_CTRL__SW_TRIG_MASK__SHIFT\t0x0\n#define MP1_SMN_IH_SW_INT_CTRL__SW_INT_ACK__SHIFT\t0x8\n#define MP1_SMN_IH_SW_INT_CTRL__SW_TRIG_MASK_MASK\t0x00000001L\n#define MP1_SMN_IH_SW_INT_CTRL__SW_INT_ACK_MASK\t0x00000100L\n\n#define MP1_SMN_FPS_CNT__COUNT__SHIFT\t0x0\n#define MP1_SMN_FPS_CNT__COUNT_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH0__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH0__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH1__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH1__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH2__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH2__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH3__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH3__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH4__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH4__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH5__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH5__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH6__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH6__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH7__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH7__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_SMN_EXT_SCRATCH8__DATA__SHIFT\t0x0\n#define MP1_SMN_EXT_SCRATCH8__DATA_MASK\t0xFFFFFFFFL\n\n\n\n\n\n\n#define MP0_SOC_INFO__SOC_DIE_ID__SHIFT\t0x0\n#define MP0_SOC_INFO__SOC_PKG_TYPE__SHIFT\t0x2\n#define MP0_SOC_INFO__SOC_DIE_ID_MASK\t0x00000003L\n#define MP0_SOC_INFO__SOC_PKG_TYPE_MASK\t0x0000001CL\n\n#define MP0_PUB_SCRATCH0__DATA__SHIFT\t0x0\n#define MP0_PUB_SCRATCH0__DATA_MASK\t0xFFFFFFFFL\n\n#define MP0_PUB_SCRATCH1__DATA__SHIFT\t0x0\n#define MP0_PUB_SCRATCH1__DATA_MASK\t0xFFFFFFFFL\n\n#define MP0_PUB_SCRATCH2__DATA__SHIFT\t0x0\n#define MP0_PUB_SCRATCH2__DATA_MASK\t0xFFFFFFFFL\n\n#define MP0_PUB_SCRATCH3__DATA__SHIFT\t0x0\n#define MP0_PUB_SCRATCH3__DATA_MASK\t0xFFFFFFFFL\n\n#define MP0_FW_INTF__SS_SECURE__SHIFT\t0x13\n#define MP0_FW_INTF__SS_SECURE_MASK\t0x00080000L\n\n#define MP0_C2PMSG_0__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_0__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_1__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_1__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_2__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_2__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_3__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_3__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_4__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_4__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_5__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_5__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_6__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_6__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_7__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_7__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_8__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_8__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_9__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_9__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_10__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_10__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_11__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_11__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_12__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_12__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_13__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_13__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_14__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_14__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_15__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_15__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_16__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_16__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_17__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_17__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_18__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_18__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_19__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_19__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_20__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_20__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_21__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_21__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_22__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_22__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_23__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_23__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_24__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_24__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_25__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_25__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_26__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_26__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_27__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_27__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_28__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_28__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_29__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_29__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_30__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_30__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_31__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_31__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2CMSG_0__CONTENT__SHIFT\t0x0\n#define MP0_P2CMSG_0__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2CMSG_1__CONTENT__SHIFT\t0x0\n#define MP0_P2CMSG_1__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2CMSG_2__CONTENT__SHIFT\t0x0\n#define MP0_P2CMSG_2__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2CMSG_3__CONTENT__SHIFT\t0x0\n#define MP0_P2CMSG_3__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2CMSG_INTEN__INTEN__SHIFT\t0x0\n#define MP0_P2CMSG_INTEN__INTEN_MASK\t0x0000000FL\n\n#define MP0_P2CMSG_INTSTS__INTSTS0__SHIFT\t0x0\n#define MP0_P2CMSG_INTSTS__INTSTS1__SHIFT\t0x1\n#define MP0_P2CMSG_INTSTS__INTSTS2__SHIFT\t0x2\n#define MP0_P2CMSG_INTSTS__INTSTS3__SHIFT\t0x3\n#define MP0_P2CMSG_INTSTS__INTSTS0_MASK\t0x00000001L\n#define MP0_P2CMSG_INTSTS__INTSTS1_MASK\t0x00000002L\n#define MP0_P2CMSG_INTSTS__INTSTS2_MASK\t0x00000004L\n#define MP0_P2CMSG_INTSTS__INTSTS3_MASK\t0x00000008L\n\n#define MP0_C2PMSG_ATTR_0__MSG_ATTR__SHIFT\t0x0\n#define MP0_C2PMSG_ATTR_0__MSG_ATTR_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_ATTR_1__MSG_ATTR__SHIFT\t0x0\n#define MP0_C2PMSG_ATTR_1__MSG_ATTR_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_ATTR_2__MSG_ATTR__SHIFT\t0x0\n#define MP0_C2PMSG_ATTR_2__MSG_ATTR_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_ATTR_3__MSG_ATTR__SHIFT\t0x0\n#define MP0_C2PMSG_ATTR_3__MSG_ATTR_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_ATTR_4__MSG_ATTR__SHIFT\t0x0\n#define MP0_C2PMSG_ATTR_4__MSG_ATTR_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_ATTR_5__MSG_ATTR__SHIFT\t0x0\n#define MP0_C2PMSG_ATTR_5__MSG_ATTR_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_ATTR_6__MSG_ATTR__SHIFT\t0x0\n#define MP0_C2PMSG_ATTR_6__MSG_ATTR_MASK\t0x0000FFFFL\n\n#define MP0_P2CMSG_ATTR__MSG_ATTR__SHIFT\t0x0\n#define MP0_P2CMSG_ATTR__MSG_ATTR_MASK\t0x000000FFL\n\n#define MP0_P2SMSG_0__CONTENT__SHIFT\t0x0\n#define MP0_P2SMSG_0__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2SMSG_1__CONTENT__SHIFT\t0x0\n#define MP0_P2SMSG_1__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2SMSG_2__CONTENT__SHIFT\t0x0\n#define MP0_P2SMSG_2__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2SMSG_3__CONTENT__SHIFT\t0x0\n#define MP0_P2SMSG_3__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_P2SMSG_ATTR__MSG_ATTR__SHIFT\t0x0\n#define MP0_P2SMSG_ATTR__MSG_ATTR_MASK\t0x000000FFL\n\n#define MP0_S2PMSG_ATTR__MSG_ATTR__SHIFT\t0x0\n#define MP0_S2PMSG_ATTR__MSG_ATTR_MASK\t0x00000003L\n\n#define MP0_P2SMSG_INTSTS__INTSTS0__SHIFT\t0x0\n#define MP0_P2SMSG_INTSTS__INTSTS1__SHIFT\t0x1\n#define MP0_P2SMSG_INTSTS__INTSTS2__SHIFT\t0x2\n#define MP0_P2SMSG_INTSTS__INTSTS3__SHIFT\t0x3\n#define MP0_P2SMSG_INTSTS__INTSTS0_MASK\t0x00000001L\n#define MP0_P2SMSG_INTSTS__INTSTS1_MASK\t0x00000002L\n#define MP0_P2SMSG_INTSTS__INTSTS2_MASK\t0x00000004L\n#define MP0_P2SMSG_INTSTS__INTSTS3_MASK\t0x00000008L\n\n#define MP0_S2PMSG_0__CONTENT__SHIFT\t0x0\n#define MP0_S2PMSG_0__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_32__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_32__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_33__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_33__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_34__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_34__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_35__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_35__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_36__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_36__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_37__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_37__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_38__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_38__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_39__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_39__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_40__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_40__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_41__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_41__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_42__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_42__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_43__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_43__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_44__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_44__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_45__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_45__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_46__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_46__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_47__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_47__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_48__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_48__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_49__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_49__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_50__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_50__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_51__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_51__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_52__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_52__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_53__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_53__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_54__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_54__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_55__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_55__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_56__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_56__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_57__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_57__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_58__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_58__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_59__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_59__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_60__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_60__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_61__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_61__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_62__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_62__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_63__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_63__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_64__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_64__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_65__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_65__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_66__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_66__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_67__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_67__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_68__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_68__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_69__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_69__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_70__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_70__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_71__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_71__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_72__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_72__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_73__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_73__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_74__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_74__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_75__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_75__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_76__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_76__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_77__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_77__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_78__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_78__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_79__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_79__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_80__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_80__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_81__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_81__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_82__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_82__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_83__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_83__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_84__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_84__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_85__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_85__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_86__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_86__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_87__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_87__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_88__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_88__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_89__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_89__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_90__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_90__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_91__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_91__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_92__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_92__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_93__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_93__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_94__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_94__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_95__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_95__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_96__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_96__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_97__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_97__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_98__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_98__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_99__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_99__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_100__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_100__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_101__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_101__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_102__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_102__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_C2PMSG_103__CONTENT__SHIFT\t0x0\n#define MP0_C2PMSG_103__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP0_ACTIVE_FCN_ID__VFID__SHIFT\t0x0\n#define MP0_ACTIVE_FCN_ID__VF__SHIFT\t0x1f\n#define MP0_ACTIVE_FCN_ID__VFID_MASK\t0x0000000FL\n#define MP0_ACTIVE_FCN_ID__VF_MASK\t0x80000000L\n\n#define MP0_IH_CREDIT__CREDIT_VALUE__SHIFT\t0x0\n#define MP0_IH_CREDIT__CLIENT_ID__SHIFT\t0x10\n#define MP0_IH_CREDIT__CREDIT_VALUE_MASK\t0x00000003L\n#define MP0_IH_CREDIT__CLIENT_ID_MASK\t0x00FF0000L\n\n#define MP0_IH_SW_INT__ID__SHIFT\t0x0\n#define MP0_IH_SW_INT__VALID__SHIFT\t0x8\n#define MP0_IH_SW_INT__ID_MASK\t0x000000FFL\n#define MP0_IH_SW_INT__VALID_MASK\t0x00000100L\n\n#define MP0_IH_SW_INT_CTRL__INT_MASK__SHIFT\t0x0\n#define MP0_IH_SW_INT_CTRL__INT_ACK__SHIFT\t0x8\n#define MP0_IH_SW_INT_CTRL__INT_MASK_MASK\t0x00000001L\n#define MP0_IH_SW_INT_CTRL__INT_ACK_MASK\t0x00000100L\n\n\n\n#define CGTT_DRM_CLK_CTRL0__ON_DELAY__SHIFT\t0x0\n#define CGTT_DRM_CLK_CTRL0__OFF_HYSTERESIS__SHIFT\t0x4\n#define CGTT_DRM_CLK_CTRL0__DIV_ID__SHIFT\t0xc\n#define CGTT_DRM_CLK_CTRL0__RAMP_DIS_CLK_0__SHIFT\t0x15\n#define CGTT_DRM_CLK_CTRL0__RAMP_DIS_CLK_REG__SHIFT\t0x16\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE7__SHIFT\t0x18\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE6__SHIFT\t0x19\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE5__SHIFT\t0x1a\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE4__SHIFT\t0x1b\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE3__SHIFT\t0x1c\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE2__SHIFT\t0x1d\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE1__SHIFT\t0x1e\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE0__SHIFT\t0x1f\n#define CGTT_DRM_CLK_CTRL0__ON_DELAY_MASK\t0x0000000FL\n#define CGTT_DRM_CLK_CTRL0__OFF_HYSTERESIS_MASK\t0x00000FF0L\n#define CGTT_DRM_CLK_CTRL0__DIV_ID_MASK\t0x00007000L\n#define CGTT_DRM_CLK_CTRL0__RAMP_DIS_CLK_0_MASK\t0x00200000L\n#define CGTT_DRM_CLK_CTRL0__RAMP_DIS_CLK_REG_MASK\t0x00400000L\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE7_MASK\t0x01000000L\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE6_MASK\t0x02000000L\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE5_MASK\t0x04000000L\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE4_MASK\t0x08000000L\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE3_MASK\t0x10000000L\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE2_MASK\t0x20000000L\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE1_MASK\t0x40000000L\n#define CGTT_DRM_CLK_CTRL0__SOFT_OVERRIDE0_MASK\t0x80000000L\n\n#define DRM_LIGHT_SLEEP_CTRL__MEM_LIGHT_SLEEP_EN__SHIFT\t0x0\n#define DRM_LIGHT_SLEEP_CTRL__MEM_LIGHT_SLEEP_EN_MASK\t0x00000001L\n\n\n\n\n#define MP1_SMN_PUB_CTRL__RESET__SHIFT\t0x0\n#define MP1_SMN_PUB_CTRL__RESET_MASK\t0x00000001L\n\n#define MP1_FIRMWARE_FLAGS__INTERRUPTS_ENABLED__SHIFT\t0x0\n#define MP1_FIRMWARE_FLAGS__RESERVED__SHIFT\t0x1\n#define MP1_FIRMWARE_FLAGS__INTERRUPTS_ENABLED_MASK\t0x00000001L\n#define MP1_FIRMWARE_FLAGS__RESERVED_MASK\t0xFFFFFFFEL\n\n#define MP1_PUB_SCRATCH0__DATA__SHIFT\t0x0\n#define MP1_PUB_SCRATCH0__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_PUB_SCRATCH1__DATA__SHIFT\t0x0\n#define MP1_PUB_SCRATCH1__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_PUB_SCRATCH2__DATA__SHIFT\t0x0\n#define MP1_PUB_SCRATCH2__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_PUB_SCRATCH3__DATA__SHIFT\t0x0\n#define MP1_PUB_SCRATCH3__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_0__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_0__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_1__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_1__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_2__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_2__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_3__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_3__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_4__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_4__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_5__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_5__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_6__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_6__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_7__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_7__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_8__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_8__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_9__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_9__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_10__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_10__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_11__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_11__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_12__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_12__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_13__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_13__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_14__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_14__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_15__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_15__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_16__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_16__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_17__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_17__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_18__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_18__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_19__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_19__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_20__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_20__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_21__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_21__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_22__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_22__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_23__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_23__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_24__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_24__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_25__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_25__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_26__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_26__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_27__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_27__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_28__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_28__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_29__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_29__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_30__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_30__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_31__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_31__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2CMSG_0__CONTENT__SHIFT\t0x0\n#define MP1_P2CMSG_0__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2CMSG_1__CONTENT__SHIFT\t0x0\n#define MP1_P2CMSG_1__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2CMSG_2__CONTENT__SHIFT\t0x0\n#define MP1_P2CMSG_2__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2CMSG_3__CONTENT__SHIFT\t0x0\n#define MP1_P2CMSG_3__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2CMSG_INTEN__INTEN__SHIFT\t0x0\n#define MP1_P2CMSG_INTEN__INTEN_MASK\t0x0000000FL\n\n#define MP1_P2CMSG_INTSTS__INTSTS0__SHIFT\t0x0\n#define MP1_P2CMSG_INTSTS__INTSTS1__SHIFT\t0x1\n#define MP1_P2CMSG_INTSTS__INTSTS2__SHIFT\t0x2\n#define MP1_P2CMSG_INTSTS__INTSTS3__SHIFT\t0x3\n#define MP1_P2CMSG_INTSTS__INTSTS0_MASK\t0x00000001L\n#define MP1_P2CMSG_INTSTS__INTSTS1_MASK\t0x00000002L\n#define MP1_P2CMSG_INTSTS__INTSTS2_MASK\t0x00000004L\n#define MP1_P2CMSG_INTSTS__INTSTS3_MASK\t0x00000008L\n\n#define MP1_P2SMSG_0__CONTENT__SHIFT\t0x0\n#define MP1_P2SMSG_0__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2SMSG_1__CONTENT__SHIFT\t0x0\n#define MP1_P2SMSG_1__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2SMSG_2__CONTENT__SHIFT\t0x0\n#define MP1_P2SMSG_2__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2SMSG_3__CONTENT__SHIFT\t0x0\n#define MP1_P2SMSG_3__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_P2SMSG_INTSTS__INTSTS0__SHIFT\t0x0\n#define MP1_P2SMSG_INTSTS__INTSTS1__SHIFT\t0x1\n#define MP1_P2SMSG_INTSTS__INTSTS2__SHIFT\t0x2\n#define MP1_P2SMSG_INTSTS__INTSTS3__SHIFT\t0x3\n#define MP1_P2SMSG_INTSTS__INTSTS0_MASK\t0x00000001L\n#define MP1_P2SMSG_INTSTS__INTSTS1_MASK\t0x00000002L\n#define MP1_P2SMSG_INTSTS__INTSTS2_MASK\t0x00000004L\n#define MP1_P2SMSG_INTSTS__INTSTS3_MASK\t0x00000008L\n\n#define MP1_S2PMSG_0__CONTENT__SHIFT\t0x0\n#define MP1_S2PMSG_0__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_ACP2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_ACP2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_DC2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_DC2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_UVD2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_UVD2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_VCE2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_VCE2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_RLC2MP_RESP__CONTENT__SHIFT\t0x0\n#define MP1_RLC2MP_RESP__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_32__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_32__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_33__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_33__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_34__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_34__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_35__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_35__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_36__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_36__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_37__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_37__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_38__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_38__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_39__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_39__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_40__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_40__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_41__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_41__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_42__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_42__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_43__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_43__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_44__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_44__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_45__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_45__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_46__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_46__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_47__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_47__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_48__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_48__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_49__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_49__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_50__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_50__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_51__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_51__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_52__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_52__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_53__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_53__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_54__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_54__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_55__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_55__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_56__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_56__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_57__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_57__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_58__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_58__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_59__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_59__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_60__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_60__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_61__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_61__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_62__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_62__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_63__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_63__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_64__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_64__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_65__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_65__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_66__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_66__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_67__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_67__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_68__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_68__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_69__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_69__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_70__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_70__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_71__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_71__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_72__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_72__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_73__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_73__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_74__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_74__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_75__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_75__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_76__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_76__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_77__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_77__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_78__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_78__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_79__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_79__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_80__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_80__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_81__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_81__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_82__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_82__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_83__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_83__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_84__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_84__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_85__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_85__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_86__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_86__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_87__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_87__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_88__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_88__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_89__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_89__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_90__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_90__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_91__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_91__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_92__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_92__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_93__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_93__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_94__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_94__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_95__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_95__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_96__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_96__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_97__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_97__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_98__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_98__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_99__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_99__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_100__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_100__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_101__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_101__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_102__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_102__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_C2PMSG_103__CONTENT__SHIFT\t0x0\n#define MP1_C2PMSG_103__CONTENT_MASK\t0xFFFFFFFFL\n\n#define MP1_ACTIVE_FCN_ID__VFID__SHIFT\t0x0\n#define MP1_ACTIVE_FCN_ID__VF__SHIFT\t0x1f\n#define MP1_ACTIVE_FCN_ID__VFID_MASK\t0x0000000FL\n#define MP1_ACTIVE_FCN_ID__VF_MASK\t0x80000000L\n\n#define MP1_IH_CREDIT__CREDIT_VALUE__SHIFT\t0x0\n#define MP1_IH_CREDIT__CLIENT_ID__SHIFT\t0x10\n#define MP1_IH_CREDIT__CREDIT_VALUE_MASK\t0x00000003L\n#define MP1_IH_CREDIT__CLIENT_ID_MASK\t0x00FF0000L\n\n#define MP1_IH_SW_INT__ID__SHIFT\t0x0\n#define MP1_IH_SW_INT__VALID__SHIFT\t0x8\n#define MP1_IH_SW_INT__ID_MASK\t0x000000FFL\n#define MP1_IH_SW_INT__VALID_MASK\t0x00000100L\n\n#define MP1_IH_SW_INT_CTRL__INT_MASK__SHIFT\t0x0\n#define MP1_IH_SW_INT_CTRL__INT_ACK__SHIFT\t0x8\n#define MP1_IH_SW_INT_CTRL__INT_MASK_MASK\t0x00000001L\n#define MP1_IH_SW_INT_CTRL__INT_ACK_MASK\t0x00000100L\n\n#define MP1_FPS_CNT__COUNT__SHIFT\t0x0\n#define MP1_FPS_CNT__COUNT_MASK\t0xFFFFFFFFL\n\n#define MP1_PUB_CTRL__RESET__SHIFT\t0x0\n#define MP1_PUB_CTRL__RESET_MASK\t0x00000001L\n\n#define MP1_EXT_SCRATCH0__DATA__SHIFT\t0x0\n#define MP1_EXT_SCRATCH0__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_EXT_SCRATCH1__DATA__SHIFT\t0x0\n#define MP1_EXT_SCRATCH1__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_EXT_SCRATCH2__DATA__SHIFT\t0x0\n#define MP1_EXT_SCRATCH2__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_EXT_SCRATCH3__DATA__SHIFT\t0x0\n#define MP1_EXT_SCRATCH3__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_EXT_SCRATCH4__DATA__SHIFT\t0x0\n#define MP1_EXT_SCRATCH4__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_EXT_SCRATCH5__DATA__SHIFT\t0x0\n#define MP1_EXT_SCRATCH5__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_EXT_SCRATCH6__DATA__SHIFT\t0x0\n#define MP1_EXT_SCRATCH6__DATA_MASK\t0xFFFFFFFFL\n\n#define MP1_EXT_SCRATCH7__DATA__SHIFT\t0x0\n#define MP1_EXT_SCRATCH7__DATA_MASK\t0xFFFFFFFFL\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}