## Design Checklist for Functional RTL Freeze
An item is "signed off" once the `Owner` and `Completed` cells are filled in.  `Owner` should be an email address and `Completed` is the date the work was done.

| Category         | Item                                              | Sign-off Criteria                                                                                                                                                                                                                                                                                                                                                                                                                   | Owner                 | Completed  | Exceptions/Waivers/Comments                                                                                                                                                                                                      |
| ---------------- | ------------------------------------------------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | --------------------- | ---------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| Configuration    | Version clearly identified                        | The version at this release is clearly identified in GitHub and in the RTL freeze review document.                                                                                                                                                                                                                                                                                                                                  | arjan.bink@silabs.com |            |                                                                                                                                                                                                                         |
| Coding rules     | Module and File names                             | No two modules in the design have the same name. Each module name shall be prefixed with the project name (e.g. cv32e40p_<module>) Each module name shall match the file name using the system verilog suffix ".sv" (e.g. cv32e40p_controller module located in cv32e40p_controller.sv file) Each system verilog file shall contain only one module definition                                                                      |                       |            |                                                                                                                                                                                                                         |
| Coding rules     | Implementation HDL                                | The design does not mix HDLs.                                                                                                                                                                                                                                                                                                                                                                                                       |                       |            |                                                                                                                                                                                                                         |
| Coding rules     | Low technology dependence                         | In IP designs, technology-specific blocks (mainly RAM cells) are accessible and easily replaced by blocks targetting other ASIC or FPGA technologies.                                                                                                                                                                                                                                                                               |                       |            |This criterion does not apply to SoC/silicon projects.                                                                                                                                                                   |
| Coding rules     | No use of ifdef, ifndef, defines                  | No ifdef, ifndef or defines used anywhere in RTL                                                                                                                                                                                                                                                                                                                                                                                    |                       |            |Except for assertions, which shall be within a define using the project name (e.g. <PROJECT_NAME>_ASSERT_ON)                                                                                                             |
| Coding rules     | No unfinished code                                | No comments in code alluding to potential fixes or changes. Comments include "todo", "tbd", "fixme"                                                                                                                                                                                                                                                                                                                                 |                       |            |                                                                                                                                                                                                                         |
| Coding rules     | No open non-waived RTL bugs in github             | No open non-waived issues with both label Component:RTL and Type:Bug                                                                                                                                                                                                                                                                                                                                                                |                       |            |Waiving can be done by applying the WAIVED:<PROJECT_NAME>. Issues labelled with a non-applicable parameter option are waived as well in case the RTL Freeze configuration applies to a different parameter configuration |
| Coding rules     | No dependency on external repositories for design | No dependency on external repositories for design                                                                                                                                                                                                                                                                                                                                                                                   |                       |            |                                                                                                                                                                                                                         |
| Design rules     | Clock domain crossing                             | Synchronizers shall be implemented with a component module (similar to clock gate) in order for implementation to replace with 2 or 3 flip-flop synchronizer based on technology and MTBF requirements                                                                                                                                                                                                                              |                       |            |                                                                                                                                                                                                                         |
| Design rules     | Asynchronous inputs                               | Asynchronous inputs have an adequate synchronizer(s).                                                                                                                                                                                                                                                                                                                                                                               |                       |            |                                                                                                                                                                                                                         |
| Design rules     | Synchronous design                                | Fully synchronous design                                                                                                                                                                                                                                                                                                                                                                                                            |                       |            |Other design styles clearly identified in the code, in the documentation along with synthesis/STA guidelines.                                                                                                            |
| Design rules     | Synchronous design                                | No delay line (based on propagation time)                                                                                                                                                                                                                                                                                                                                                                                           |                       |            |                                                                                                                                                                                                                         |
| Design rules     | Synchronous design                                | No combinational loops                                                                                                                                                                                                                                                                                                                                                                                                              |                       |            |                                                                                                                                                                                                                         |
| Design rules     | Multicycle path                                   | No multicycle path                                                                                                                                                                                                                                                                                                                                                                                                                  |                       |            |Multicycles necessary, clearly identified in the code, in the documentation along with synthesis/STA guidelines.                                                                                                         |
| Design rules     | Clock edges                                       | Only one active clock edge in the design                                                                                                                                                                                                                                                                                                                                                                                            |                       |            |Other clock schemes necessary, clearly identified in the code, in the documentation along with synthesis/STA guidelines.                                                                                                 |
| Design rules     | Gating clock                                      | Gated clocks necessary, clearly identified in the code, in the documentation along with synthesis/STA guidelines.                                                                                                                                                                                                                                                                                                                   |                       |            |                                                                                                                                                                                                                         |
| Design rules     | No latch                                          | Latches may be implemented for large memory elements (such as register files) using a parameter to select between register vs latched design                                                                                                                                                                                                                                                                                        |                       |            |                                                                                                                                                                                                                         |
| Design rules     | Reset signal                                      | Only one reset signal in the design                                                                                                                                                                                                                                                                                                                                                                                                 |                       |            |Other design styles necessary, clearly identified in the code, in the documentation along with synthesis/STA guidelines.                                                                                                 |
| Design rules     | Reset fanout                                      | Same type of reset in the whole design (synchronous/asynchronous, active high/low)                                                                                                                                                                                                                                                                                                                                                  |                       |            |                                                                                                                                                                                                                         |
| Design rules     | FSM reset                                         | FSM state register has a reset                                                                                                                                                                                                                                                                                                                                                                                                      |                       |            |                                                                                                                                                                                                                         |
| Design rules     | No tri-state                                      | No internal tri-state buffers                                                                                                                                                                                                                                                                                                                                                                                                       |                       |            |Does not apply to I/O pads.                                                                                                                                                                                              |
| Synthesizable IP | Linting                                           | A linting tool was used; it reports no error and all outstanding warnings can be waived.                                                                                                                                                                                                                                                                                                                                            | arjan.bink@silabs.com |            |                                                                                                                                                                                                                         |
| Open-source      | Third-party audit                                 | Eclipse “CQ” audit complete                                                                                                                                                                                                                                                                                                                                                                                                         | mike@openhwgroup.org  | 2020-11-18 |https://dev.eclipse.org/ipzilla/show_bug.cgi?id=22415                                                                                                                                                                    |
| Open-source      | No closed-source                                  | All RTL code in the design is open-source. It includes the appropriate licence notices.                                                                                                                                                                                                                                                                                                                                             |                       |            |                                                                                                                                                                                                                         |
| Open-source      | OpenHW design licence                             | OpenHW Group RTL  source code is under the Solderpad 2.0 licence                                                                                                                                                                                                                                                                                                                                                                    |                       |            |                                                                                                                                                                                                                         |
| Open-source      | Third-party IP licence                            | Third party IP licence terms do not contaminate other designs in the modules and do not prevent to use the design in closed-source projects (e.g. GPL IP cannot be integrated in OpenHW projects).                                                                                                                                                                                                                                  |                       |            |                                                                                                                                                                                                                         |
| Open-source      | No export restrictions                            | Contributions do not include controlled software or technology or other information that is subject to export control laws and regulations in any applicable jurisdictions, including but not limited to U.S. Export Administration Regulations (15 CFR Chapter VII, Subchapter C, Parts 730-744, EAR). [Excerpt from OpenHW Group Membership Agreement] OpenHW members are bound to this agreement; the use of external IP is not. |                       |            |                                                                                                                                                                                                                         |
