# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do Top_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/University/Computer\ Architicture\ 2/Project/Computer-Org-2-Project/Design\ Template\ and\ Sample\ Test\ Benches {D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Top.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# 
vlog -reportprogress 300 -work work {D:/University/Computer Architicture 2/Project/Computer-Org-2-Project/Design Template and Sample Test Benches/Forwarding_unit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Forwarding_unit
# -- Compiling module testbench_Forwarding_unit
# 
# Top level modules:
# 	testbench_Forwarding_unit
vsim work.testbench_Forwarding_unit
# vsim work.testbench_Forwarding_unit 
# Loading work.testbench_Forwarding_unit
# Loading work.Forwarding_unit
add wave -position insertpoint  \
sim:/testbench_Forwarding_unit/Forward_MUX1 \
sim:/testbench_Forwarding_unit/Forward_MUX2 \
sim:/testbench_Forwarding_unit/RegWr_MEM \
sim:/testbench_Forwarding_unit/RegWr_WB \
sim:/testbench_Forwarding_unit/Rt_EXE \
sim:/testbench_Forwarding_unit/Rs_EXE \
sim:/testbench_Forwarding_unit/RegWrite_EXE_MEM \
sim:/testbench_Forwarding_unit/RegWrite_MEM_WB \
sim:/testbench_Forwarding_unit/Clk
run -all
# Rs MUX is 00 
# Rt MUX is 00 
# 
# 
# Rs MUX is 00 
# Rt MUX is 00 
# 
# 
# Rs MUX is 01 
# Rt MUX is 00 
# 
# 
# Rs MUX is 00 
# Rt MUX is 01 
# 
# 
# Rs MUX is 10 
# Rt MUX is 00 
# 
# 
# Rs MUX is 00 
# Rt MUX is 10 
# 
# 
# Rs MUX is 00 
# Rt MUX is 01 
# 
# 
# Rs MUX is 01 
# Rt MUX is 00 
# 
# 
