INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/pipeRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeRegisterFD
INFO: [VRFC 10-311] analyzing module pipeRegisterDE
INFO: [VRFC 10-311] analyzing module pipeRegisterEM
INFO: [VRFC 10-311] analyzing module pipeRegisterMW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/imem.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module mux2p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sources_1/new/hazard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.srcs/sim_1/new/MIPSLiteTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/TEMP.PCLABS/Desktop/PipelinedProcessor/PipelinedProcessor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
