{
	"author": ["Iyad Ouaiss", "Ranga Vemuri"],
	"booktitle": "Proceedings of the Sixth Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2001",
	"dblpkey": "conf/date/OuaissV01",
	"doi": "10.1145/367072.367841",
	"pages": "650-657",
	"publisher": "ACM",
	"stemmed": ["hierarch", "memori", "map", "dure", "synthesi", "in", "fpga", "base", "reconfigur", "comput"],
	"tag": ["configuration management", "memory management", "synthesis"],
	"title": "Hierarchical memory mapping during synthesis in FPGA-based reconfigurable computers",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2001
}
