set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {FInal_Project.vo FInal_Project_v.sdo}}
	{{"Fast Model"} {FInal_Project_fast.vo FInal_Project_v_fast.sdo}}
}
