

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Wed Jun 26 10:03:05 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        sobel_hls
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.754|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2087179|  2087179|  2087179|  2087179|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2087178|  2087178|      1929|          -|          -|  1082|    no    |
        | + loop_width  |     1926|     1926|         6|          1|          1|  1922|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    717|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     90|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|     504|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      4|     504|    982|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |sobel_hls_mux_32_hbi_U31  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U32  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U33  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U34  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U35  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    |sobel_hls_mux_32_hbi_U36  |sobel_hls_mux_32_hbi  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  90|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |sobel_hls_ama_addjbC_U38  |sobel_hls_ama_addjbC  | i0 + i1 * (i2 + i3) |
    |sobel_hls_mac_mulkbM_U39  |sobel_hls_mac_mulkbM  |     i0 * i1 + i2    |
    |sobel_hls_mac_mullbW_U40  |sobel_hls_mac_mullbW  |     i0 * i1 + i2    |
    |sobel_hls_mul_mulibs_U37  |sobel_hls_mul_mulibs  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_626_p2                |     +    |      0|  0|  12|           2|          12|
    |i_V_fu_312_p2                      |     +    |      0|  0|  13|          11|           1|
    |j_V_fu_604_p2                      |     +    |      0|  0|  13|          11|           1|
    |p_Val2_2_fu_1222_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_1185_p2                |     +    |      0|  0|  34|          27|          27|
    |p_assign_14_1_fu_432_p2            |     +    |      0|  0|  12|           3|          12|
    |p_assign_14_2_fu_458_p2            |     +    |      0|  0|  12|           3|          12|
    |sum_V_2_fu_1133_p2                 |     +    |      0|  0|   8|          26|          26|
    |tmp2_fu_1124_p2                    |     +    |      0|  0|   8|          26|          26|
    |tmp3_fu_1051_p2                    |     +    |      0|  0|  32|          25|          25|
    |tmp_14_fu_498_p2                   |     +    |      0|  0|  10|           2|           2|
    |tmp_22_fu_556_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_5_fu_368_p2                    |     +    |      0|  0|  12|           2|          12|
    |p_assign_3_fu_670_p2               |     -    |      0|  0|  12|           1|          12|
    |p_assign_4_fu_698_p2               |     -    |      0|  0|  17|          12|          13|
    |p_assign_s_fu_408_p2               |     -    |      0|  0|  12|           1|          12|
    |r_V_52_0_1_fu_991_p2               |     -    |      0|  0|  27|          20|          20|
    |r_V_52_1_2_fu_1030_p2              |     -    |      0|  0|  27|          20|          20|
    |r_V_52_1_fu_1110_p2                |     -    |      0|  0|  27|          20|          20|
    |r_V_52_2_1_fu_1165_p2              |     -    |      0|  0|  27|          20|          20|
    |tmp_1_fu_484_p2                    |     -    |      0|  0|  12|           3|           2|
    |tmp_30_fu_524_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1040                  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op128_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op146_load_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op149_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op150_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op152_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_store_state5    |    and   |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_1259_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_fu_394_p2           |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_751_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_656_p2              |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_728_p2                 |    and   |      0|  0|   2|           1|           1|
    |Range1_all_zeros_fu_1227_p2        |   icmp   |      0|  0|  11|           5|           1|
    |exitcond460_i_fu_598_p2            |   icmp   |      0|  0|  13|          11|           8|
    |exitcond461_i_fu_306_p2            |   icmp   |      0|  0|  13|          11|          11|
    |icmp1_fu_620_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_340_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |tmp_27_fu_650_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_28_fu_692_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_2_fu_346_p2                    |   icmp   |      0|  0|  13|          11|           1|
    |tmp_3_fu_358_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |tmp_468_1_fu_352_p2                |   icmp   |      0|  0|  13|          11|           1|
    |tmp_7_fu_388_p2                    |   icmp   |      0|  0|  13|          12|          11|
    |tmp_9_fu_422_p2                    |   icmp   |      0|  0|  13|          12|          11|
    |tmp_s_fu_318_p2                    |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_746_p2                  |    or    |      0|  0|   2|           1|           1|
    |not_carry_1_fu_1253_p2             |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_722_p2                 |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_800_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_818_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_836_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_5_fu_704_p3               |  select  |      0|  0|  13|           1|          13|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_p2_i497_i_fu_414_p3              |  select  |      0|  0|  12|           1|          12|
    |p_p2_i_i_fu_676_p3                 |  select  |      0|  0|  12|           1|          12|
    |src_kernel_win_0_va_6_fu_890_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_908_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_926_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_15_fu_504_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_17_fu_534_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_18_fu_542_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_23_fu_572_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_24_fu_580_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_4_fu_490_p3                    |  select  |      0|  0|   2|           1|           2|
    |x_fu_734_p3                        |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |col_assign_6_t_fu_766_p2           |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_644_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1239_p2                    |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_382_p2                      |    xor   |      0|  0|   2|           1|           2|
    |row_assign_13_0_t_fu_512_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_13_1_t_fu_550_p2        |    xor   |      0|  0|   2|           2|           2|
    |row_assign_13_2_t_fu_588_p2        |    xor   |      0|  0|   2|           2|           2|
    |tmp_16_fu_518_p2                   |    xor   |      0|  0|   3|           2|           3|
    |tmp_31_not_fu_716_p2               |    xor   |      0|  0|   2|           1|           2|
    |tmp_34_fu_562_p2                   |    xor   |      0|  0|   2|           2|           2|
    |tmp_424_0_not_fu_324_p2            |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 717|         442|         542|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_291              |   9|          2|   11|         22|
    |t_V_reg_280                |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 111|         23|   43|        105|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |brmerge_reg_1460                              |   1|   0|    1|          0|
    |brmerge_reg_1460_pp0_iter1_reg                |   1|   0|    1|          0|
    |col_assign_6_t_reg_1477                       |   2|   0|    2|          0|
    |exitcond460_i_reg_1437                        |   1|   0|    1|          0|
    |i_V_reg_1388                                  |  11|   0|   11|          0|
    |icmp_reg_1402                                 |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1471                   |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1484                   |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1490                   |  11|   0|   11|          0|
    |or_cond_i_i_reg_1446                          |   1|   0|    1|          0|
    |or_cond_i_i_reg_1446_pp0_iter1_reg            |   1|   0|    1|          0|
    |or_cond_i_reg_1467                            |   1|   0|    1|          0|
    |p_Val2_1_reg_1551                             |   8|   0|    8|          0|
    |p_Val2_s_reg_1546                             |  27|   0|   27|          0|
    |r_V_52_1_1_reg_1514                           |  21|   0|   21|          0|
    |right_border_buf_0_1_fu_182                   |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_186                   |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_190                   |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_194                   |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_198                   |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_178                   |   8|   0|    8|          0|
    |row_assign_13_0_t_reg_1422                    |   2|   0|    2|          0|
    |row_assign_13_1_t_reg_1427                    |   2|   0|    2|          0|
    |row_assign_13_2_t_reg_1432                    |   2|   0|    2|          0|
    |src_kernel_win_0_va_12_reg_1530               |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_reg_1519               |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_158                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_162                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_166                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_170                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_174                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1496                |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1496_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1502                |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1508                |   8|   0|    8|          0|
    |src_kernel_win_0_va_9_reg_1524                |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_154                    |   8|   0|    8|          0|
    |sum_V_0_2_reg_1536                            |  25|   0|   25|          0|
    |t_V_2_reg_291                                 |  11|   0|   11|          0|
    |t_V_reg_280                                   |  11|   0|   11|          0|
    |tmp3_reg_1541                                 |  25|   0|   25|          0|
    |tmp_2_reg_1407                                |   1|   0|    1|          0|
    |tmp_3_reg_1415                                |   1|   0|    1|          0|
    |tmp_40_reg_1561                               |   5|   0|    5|          0|
    |tmp_424_0_not_reg_1397                        |   1|   0|    1|          0|
    |tmp_468_1_reg_1411                            |   1|   0|    1|          0|
    |tmp_47_reg_1455                               |   2|   0|    2|          0|
    |tmp_50_reg_1556                               |   1|   0|    1|          0|
    |tmp_s_reg_1393                                |   1|   0|    1|          0|
    |x_reg_1450                                    |  14|   0|   14|          0|
    |exitcond460_i_reg_1437                        |  64|  32|    1|          0|
    |or_cond_i_reg_1467                            |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 504|  64|  378|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	9  / (exitcond460_i)
	6  / (!exitcond460_i)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
9 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 13 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_4 = alloca i8"   --->   Operation 14 'alloca' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_5 = alloca i8"   --->   Operation 15 'alloca' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 19 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 20 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 21 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str319, i32 0, i32 0, [1 x i8]* @p_str320, [1 x i8]* @p_str321, [1 x i8]* @p_str322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str323, [1 x i8]* @p_str324)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str326, i32 0, i32 0, [1 x i8]* @p_str327, [1 x i8]* @p_str328, [1 x i8]* @p_str329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str330, [1 x i8]* @p_str331)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 24 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 25 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 26 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rbegin_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 27 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%rend_i_i_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 28 'specregionend' 'rend_i_i_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.31>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%t_V = phi i11 [ 0, %arrayctor.loop.i.0 ], [ %i_V, %5 ]"   --->   Operation 30 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%t_V_cast = zext i11 %t_V to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 31 'zext' 't_V_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.88ns)   --->   "%exitcond461_i = icmp eq i11 %t_V, -966" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 32 'icmp' 'exitcond461_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1082, i64 1082, i64 0)"   --->   Operation 33 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.63ns)   --->   "%i_V = add i11 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 34 'add' 'i_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i, label %"filter<0, 0, ap_fixed<16, 2, 0, 3, 0>, int, 1080, 1920, 3, 3>.exit", label %1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 36 'specloopname' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 37 'specregionbegin' 'tmp' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.88ns)   --->   "%tmp_s = icmp ult i11 %t_V, -968" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 38 'icmp' 'tmp_s' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.97ns)   --->   "%tmp_424_0_not = xor i1 %tmp_s, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 39 'xor' 'tmp_424_0_not' <Predicate = (!exitcond461_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 40 'partselect' 'tmp_6' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.77ns)   --->   "%icmp = icmp ne i10 %tmp_6, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 41 'icmp' 'icmp' <Predicate = (!exitcond461_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%tmp_2 = icmp eq i11 %t_V, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 42 'icmp' 'tmp_2' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.88ns)   --->   "%tmp_468_1 = icmp eq i11 %t_V, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 43 'icmp' 'tmp_468_1' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.88ns)   --->   "%tmp_3 = icmp ugt i11 %t_V, -968" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 44 'icmp' 'tmp_3' <Predicate = (!exitcond461_i)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 45 'trunc' 'tmp_8' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%tmp_5 = add i12 -1, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 46 'add' 'tmp_5' <Predicate = (!exitcond461_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_5, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 47 'bitselect' 'tmp_10' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%rev = xor i1 %tmp_10, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 48 'xor' 'rev' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.99ns)   --->   "%tmp_7 = icmp slt i12 %tmp_5, 1080" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 49 'icmp' 'tmp_7' <Predicate = (!exitcond461_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%or_cond_i496_i = and i1 %tmp_7, %rev" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 50 'and' 'or_cond_i496_i' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_5, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 51 'bitselect' 'tmp_11' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.63ns)   --->   "%p_assign_s = sub i12 1, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 52 'sub' 'p_assign_s' <Predicate = (!exitcond461_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.69ns)   --->   "%p_p2_i497_i = select i1 %tmp_11, i12 %p_assign_s, i12 %tmp_5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 53 'select' 'p_p2_i497_i' <Predicate = (!exitcond461_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.99ns)   --->   "%tmp_9 = icmp slt i12 %p_p2_i497_i, 1080" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 54 'icmp' 'tmp_9' <Predicate = (!exitcond461_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i12 %p_p2_i497_i to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 55 'trunc' 'tmp_12' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.63ns)   --->   "%p_assign_14_1 = add i12 -2, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 56 'add' 'p_assign_14_1' <Predicate = (!exitcond461_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_14_1, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 57 'bitselect' 'tmp_13' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_14_1, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 58 'bitselect' 'tmp_20' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 59 'trunc' 'tmp_21' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.63ns)   --->   "%p_assign_14_2 = add i12 -3, %t_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 60 'add' 'p_assign_14_2' <Predicate = (!exitcond461_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_14_2, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 61 'bitselect' 'tmp_25' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_assign_14_2, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 62 'bitselect' 'tmp_26' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_29 = trunc i11 %t_V to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 63 'trunc' 'tmp_29' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.56ns)   --->   "%tmp_1 = sub i2 -2, %tmp_12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 64 'sub' 'tmp_1' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%tmp_4 = select i1 %tmp_9, i2 %tmp_12, i2 %tmp_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 65 'select' 'tmp_4' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.56ns)   --->   "%tmp_14 = add i2 -1, %tmp_8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 66 'add' 'tmp_14' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_0_t)   --->   "%tmp_15 = select i1 %or_cond_i496_i, i2 %tmp_14, i2 %tmp_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 67 'select' 'tmp_15' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_13_0_t = xor i2 %tmp_15, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 68 'xor' 'row_assign_13_0_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_16 = xor i2 %tmp_8, -2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 69 'xor' 'tmp_16' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.56ns)   --->   "%tmp_30 = sub i2 -2, %tmp_21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 70 'sub' 'tmp_30' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_32 = trunc i12 %p_assign_14_1 to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 71 'trunc' 'tmp_32' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_17 = select i1 %tmp_20, i2 %tmp_30, i2 %tmp_32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 72 'select' 'tmp_17' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_1_t)   --->   "%tmp_18 = select i1 %tmp_13, i2 %tmp_17, i2 %tmp_16" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 73 'select' 'tmp_18' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_13_1_t = xor i2 %tmp_18, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 74 'xor' 'row_assign_13_1_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.56ns)   --->   "%tmp_22 = add i2 1, %tmp_8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 75 'add' 'tmp_22' <Predicate = (!exitcond461_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_34 = xor i2 %tmp_29, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 76 'xor' 'tmp_34' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_43 = trunc i12 %p_assign_14_2 to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 77 'trunc' 'tmp_43' <Predicate = (!exitcond461_i)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_23 = select i1 %tmp_26, i2 %tmp_34, i2 %tmp_43" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 78 'select' 'tmp_23' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node row_assign_13_2_t)   --->   "%tmp_24 = select i1 %tmp_25, i2 %tmp_23, i2 %tmp_22" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 79 'select' 'tmp_24' <Predicate = (!exitcond461_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns) (out node of the LUT)   --->   "%row_assign_13_2_t = xor i2 %tmp_24, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 80 'xor' 'row_assign_13_2_t' <Predicate = (!exitcond461_i)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.76ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 81 'br' <Predicate = (!exitcond461_i)> <Delay = 1.76>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1290]   --->   Operation 82 'ret' <Predicate = (exitcond461_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%t_V_2 = phi i11 [ 0, %1 ], [ %j_V, %._crit_edge485.i ]"   --->   Operation 83 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%t_V_3_cast = zext i11 %t_V_2 to i12" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 84 'zext' 't_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.88ns)   --->   "%exitcond460_i = icmp eq i11 %t_V_2, -126" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 85 'icmp' 'exitcond460_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.63ns)   --->   "%j_V = add i11 %t_V_2, 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 86 'add' 'j_V' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_44 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %t_V_2, i32 1, i32 10)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 87 'partselect' 'tmp_44' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.77ns)   --->   "%icmp1 = icmp ne i10 %tmp_44, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 88 'icmp' 'icmp1' <Predicate = (!exitcond460_i)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.63ns)   --->   "%ImagLoc_x = add i12 -1, %t_V_3_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 89 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%ImagLoc_x_cast = sext i12 %ImagLoc_x to i13" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 90 'sext' 'ImagLoc_x_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 91 'bitselect' 'tmp_45' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i)   --->   "%rev1 = xor i1 %tmp_45, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 92 'xor' 'rev1' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (1.99ns)   --->   "%tmp_27 = icmp slt i12 %ImagLoc_x, 1920" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 93 'icmp' 'tmp_27' <Predicate = (!exitcond460_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i = and i1 %tmp_27, %rev1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 94 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %ImagLoc_x, i32 11)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 95 'bitselect' 'tmp_46' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.63ns)   --->   "%p_assign_3 = sub i12 1, %t_V_3_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 96 'sub' 'p_assign_3' <Predicate = (!exitcond460_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.69ns)   --->   "%p_p2_i_i = select i1 %tmp_46, i12 %p_assign_3, i12 %ImagLoc_x" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 97 'select' 'p_p2_i_i' <Predicate = (!exitcond460_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_p2_i_i_cast6 = sext i12 %p_p2_i_i to i14" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 98 'sext' 'p_p2_i_i_cast6' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_p2_i_i_cast = sext i12 %p_p2_i_i to i13" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 99 'sext' 'p_p2_i_i_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.99ns)   --->   "%tmp_28 = icmp slt i12 %p_p2_i_i, 1920" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 100 'icmp' 'tmp_28' <Predicate = (!exitcond460_i)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.67ns)   --->   "%p_assign_4 = sub i13 3838, %p_p2_i_i_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 101 'sub' 'p_assign_4' <Predicate = (!exitcond460_i)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_5 = select i1 %or_cond_i_i, i13 %ImagLoc_x_cast, i13 %p_assign_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 102 'select' 'p_assign_5' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%sel_tmp_cast = zext i13 %p_assign_5 to i14" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 103 'zext' 'sel_tmp_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_31_not = xor i1 %tmp_27, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 104 'xor' 'tmp_31_not' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_45, %tmp_31_not" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 105 'or' 'sel_tmp7' <Predicate = (!exitcond460_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_28, %sel_tmp7" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 106 'and' 'sel_tmp8' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i14 %p_p2_i_i_cast6, i14 %sel_tmp_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 107 'select' 'x' <Predicate = (!exitcond460_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i14 %x to i2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 108 'trunc' 'tmp_47' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.97ns)   --->   "%brmerge = or i1 %tmp_27, %tmp_424_0_not" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 109 'or' 'brmerge' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %3, label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 110 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 111 'br' <Predicate = (!exitcond460_i & or_cond_i_i)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit538.i.0", label %._crit_edge480.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 112 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %tmp_468_1, label %"operator().exit538.i.1", label %._crit_edge480.i.1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 113 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"operator().exit538.i.2", label %._crit_edge480.i.2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 114 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv"   --->   Operation 115 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader462.i.preheader.0, label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 116 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.97ns)   --->   "%or_cond_i = and i1 %icmp, %icmp1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 117 'and' 'or_cond_i' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %.preheader.0, label %._crit_edge485.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 118 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i, label %5, label %.critedge.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%col_assign_cast = sext i14 %x to i32" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 120 'sext' 'col_assign_cast' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_31 = zext i32 %col_assign_cast to i64" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 121 'zext' 'tmp_31' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_31" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 122 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 123 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 124 [1/1] (0.97ns)   --->   "%col_assign_6_t = xor i2 %tmp_47, -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 124 'xor' 'col_assign_6_t' <Predicate = (!exitcond460_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_31" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 125 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 126 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_31" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 127 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_4 : Operation 128 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 128 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 129 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1922, i64 1922, i64 0)"   --->   Operation 130 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 131 'load' 'right_border_buf_0_7' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 132 'load' 'right_border_buf_0_8' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 133 'load' 'right_border_buf_0_9' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 134 'load' 'right_border_buf_0_10' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 135 'load' 'right_border_buf_0_11' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 136 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str8)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 137 'specregionbegin' 'tmp_19' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 138 'specpipeline' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str33) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 139 'specloopname' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 140 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 140 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 141 [1/1] (1.77ns)   --->   "%tmp_33 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 141 'mux' 'tmp_33' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge, i8 %k_buf_0_val_3_load, i8 %tmp_33" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 142 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 143 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 144 [1/1] (1.77ns)   --->   "%tmp_35 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 144 'mux' 'tmp_35' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge, i8 %k_buf_0_val_4_load, i8 %tmp_35" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 145 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 146 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i & brmerge)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 147 [1/1] (1.77ns)   --->   "%tmp_36 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_6_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 147 'mux' 'tmp_36' <Predicate = (!exitcond460_i & !brmerge)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge, i8 %k_buf_0_val_5_load, i8 %tmp_36" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 148 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (3.63ns)   --->   "%tmp_54 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 149 'read' 'tmp_54' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 150 [1/1] (3.25ns)   --->   "store i8 %tmp_54, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 150 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 151 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (3.25ns)   --->   "store i8 %tmp_54, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 152 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_468_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 153 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_468_1)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (3.25ns)   --->   "store i8 %tmp_54, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 154 'store' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 155 'br' <Predicate = (!exitcond460_i & or_cond_i_i & !icmp & tmp_2)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 156 'load' 'right_border_buf_0_12' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 157 'load' 'right_border_buf_0_13' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 158 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 159 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 159 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 160 [1/1] (3.63ns)   --->   "%tmp_49 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 160 'read' 'tmp_49' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 161 [1/1] (3.25ns)   --->   "store i8 %tmp_49, i8* %k_buf_0_val_3_addr, align 1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 161 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 162 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 163 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 164 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 165 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 166 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 167 'store' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i_ifconv" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 168 'br' <Predicate = (!exitcond460_i & or_cond_i_i & icmp & tmp_s)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.77ns)   --->   "%tmp_37 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_0_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 169 'mux' 'tmp_37' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_6 = select i1 %tmp_3, i8 %tmp_37, i8 %col_buf_0_val_0_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 170 'select' 'src_kernel_win_0_va_6' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.77ns)   --->   "%tmp_38 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_1_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 171 'mux' 'tmp_38' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_7 = select i1 %tmp_3, i8 %tmp_38, i8 %col_buf_0_val_1_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 172 'select' 'src_kernel_win_0_va_7' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (1.77ns)   --->   "%tmp_39 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_13_2_t)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 173 'mux' 'tmp_39' <Predicate = (!exitcond460_i & tmp_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_8 = select i1 %tmp_3, i8 %tmp_39, i8 %col_buf_0_val_2_0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 174 'select' 'src_kernel_win_0_va_8' <Predicate = (!exitcond460_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 175 'load' 'src_kernel_win_0_va_11' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%r_V_1_1_cast = zext i8 %src_kernel_win_0_va_11 to i21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 176 'zext' 'r_V_1_1_cast' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V_52_1_1 = mul i21 4465, %r_V_1_1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 177 'mul' 'r_V_52_1_1' <Predicate = (!exitcond460_i & or_cond_i)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_16 = load i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 178 'load' 'src_kernel_win_0_va_16' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_7, i8* %src_kernel_win_0_va_2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 179 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.69>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 180 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 181 'load' 'src_kernel_win_0_va_10' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_12 = load i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 182 'load' 'src_kernel_win_0_va_12' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_13 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 183 'load' 'src_kernel_win_0_va_13' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_14 = load i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 184 'load' 'src_kernel_win_0_va_14' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_0_cast_cast = zext i8 %src_kernel_win_0_va_14 to i9" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 185 'zext' 'r_V_0_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl1 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_13, i11 0)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 186 'bitconcatenate' 'p_shl1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i19 %p_shl1 to i20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 187 'zext' 'p_shl1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_13, i2 0)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 188 'bitconcatenate' 'p_shl2' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i10 %p_shl2 to i20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 189 'zext' 'p_shl2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (2.16ns)   --->   "%r_V_52_0_1 = sub i20 %p_shl1_cast, %p_shl2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 190 'sub' 'r_V_52_0_1' <Predicate = (or_cond_i)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%r_V_52_0_1_cast = sext i20 %r_V_52_0_1 to i24" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 191 'sext' 'r_V_52_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_510_0_1_cast = zext i24 %r_V_52_0_1_cast to i25" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 192 'zext' 'tmp_510_0_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%r_V_0_2_cast_cast = zext i8 %src_kernel_win_0_va_8 to i9" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 193 'zext' 'r_V_0_2_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_s = add i9 %r_V_0_2_cast_cast, %r_V_0_cast_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 194 'add' 'r_V_s' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 195 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%r_V_cast = zext i9 %r_V_s to i19" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 195 'zext' 'r_V_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (3.36ns) (grouped into DSP with root node sum_V_0_2)   --->   "%tmp1 = mul i19 936, %r_V_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 196 'mul' 'tmp1' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node sum_V_0_2)   --->   "%tmp1_cast = zext i19 %tmp1 to i25" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 197 'zext' 'tmp1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (3.02ns) (root node of the DSP)   --->   "%sum_V_0_2 = add i25 %tmp_510_0_1_cast, %tmp1_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 198 'add' 'sum_V_0_2' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl5 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_7, i11 0)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 199 'bitconcatenate' 'p_shl5' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%p_shl5_cast = zext i19 %p_shl5 to i20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 200 'zext' 'p_shl5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%p_shl6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_7, i2 0)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 201 'bitconcatenate' 'p_shl6' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%p_shl6_cast = zext i10 %p_shl6 to i20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 202 'zext' 'p_shl6_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (2.16ns)   --->   "%r_V_52_1_2 = sub i20 %p_shl5_cast, %p_shl6_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 203 'sub' 'r_V_52_1_2' <Predicate = (or_cond_i)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%r_V_52_1_2_cast = sext i20 %r_V_52_1_2 to i24" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 204 'sext' 'r_V_52_1_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_510_1_2_cast_cas = zext i24 %r_V_52_1_2_cast to i25" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 205 'zext' 'tmp_510_1_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%r_V_2_cast = zext i8 %src_kernel_win_0_va_10 to i19" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 206 'zext' 'r_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%r_V_52_2 = mul i19 936, %r_V_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 207 'mul' 'r_V_52_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into DSP with root node tmp4)   --->   "%tmp_510_2_cast_cast = zext i19 %r_V_52_2 to i21" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 208 'zext' 'tmp_510_2_cast_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i21 %tmp_510_2_cast_cast, %r_V_52_1_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 209 'add' 'tmp4' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i21 %tmp4 to i25" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 210 'zext' 'tmp4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (2.31ns)   --->   "%tmp3 = add i25 %tmp_510_1_2_cast_cas, %tmp4_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 211 'add' 'tmp3' <Predicate = (or_cond_i)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_15 = load i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 212 'load' 'src_kernel_win_0_va_15' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_17 = load i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 213 'load' 'src_kernel_win_0_va_17' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str8, i32 %tmp_19)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 214 'specregionend' 'empty' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_17, i8* %src_kernel_win_0_va_5" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 215 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_8, i8* %src_kernel_win_0_va_4" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 216 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_16, i8* %src_kernel_win_0_va_3" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 217 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_15, i8* %src_kernel_win_0_va_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 218 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_6, i8* %src_kernel_win_0_va" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 219 'store' <Predicate = (!exitcond460_i)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "br label %2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 220 'br' <Predicate = (!exitcond460_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%sum_V_0_2_cast = zext i25 %sum_V_0_2 to i26" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 221 'zext' 'sum_V_0_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl3 = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_12, i11 0)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 222 'bitconcatenate' 'p_shl3' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i19 %p_shl3 to i20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 223 'zext' 'p_shl3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_12, i2 0)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 224 'bitconcatenate' 'p_shl4' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i10 %p_shl4 to i20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 225 'zext' 'p_shl4_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 226 [1/1] (2.16ns)   --->   "%r_V_52_1 = sub i20 %p_shl3_cast, %p_shl4_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 226 'sub' 'r_V_52_1' <Predicate = (or_cond_i)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%r_V_52_1_cast = sext i20 %r_V_52_1 to i24" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 227 'sext' 'r_V_52_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_510_1_cast = zext i24 %r_V_52_1_cast to i26" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 228 'zext' 'tmp_510_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i26 %tmp_510_1_cast, %sum_V_0_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 229 'add' 'tmp2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i25 %tmp3 to i26" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 230 'zext' 'tmp3_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (4.19ns) (root node of TernaryAdder)   --->   "%sum_V_2 = add i26 %tmp2, %tmp3_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 231 'add' 'sum_V_2' <Predicate = (or_cond_i)> <Delay = 4.19> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 232 [1/1] (0.00ns)   --->   "%sum_V_2_cast = zext i26 %sum_V_2 to i27" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 232 'zext' 'sum_V_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i8.i11(i8 %src_kernel_win_0_va_9, i11 0)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 233 'bitconcatenate' 'p_shl' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i19 %p_shl to i20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 234 'zext' 'p_shl_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%p_shl7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %src_kernel_win_0_va_9, i2 0)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 235 'bitconcatenate' 'p_shl7' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl7_cast = zext i10 %p_shl7 to i20" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 236 'zext' 'p_shl7_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (2.16ns)   --->   "%r_V_52_2_1 = sub i20 %p_shl_cast, %p_shl7_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 237 'sub' 'r_V_52_2_1' <Predicate = (or_cond_i)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_52_2_1_cast = sext i20 %r_V_52_2_1 to i24" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 238 'sext' 'r_V_52_2_1_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_510_2_1_cast_cas = zext i24 %r_V_52_2_1_cast to i25" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 239 'zext' 'tmp_510_2_1_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%r_V_2_2_cast = zext i8 %src_kernel_win_0_va_6 to i19" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 240 'zext' 'r_V_2_2_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%r_V_52_2_2 = mul i19 936, %r_V_2_2_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 241 'mul' 'r_V_52_2_2' <Predicate = (or_cond_i)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (0.00ns) (grouped into DSP with root node tmp5)   --->   "%tmp_510_2_2_cast_cas = zext i19 %r_V_52_2_2 to i25" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 242 'zext' 'tmp_510_2_2_cast_cas' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i25 %tmp_510_2_2_cast_cas, %tmp_510_2_1_cast_cas" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 243 'add' 'tmp5' <Predicate = (or_cond_i)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i25 %tmp5 to i27" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 244 'zext' 'tmp5_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (2.37ns)   --->   "%p_Val2_s = add i27 %sum_V_2_cast, %tmp5_cast" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 245 'add' 'p_Val2_s' <Predicate = (or_cond_i)> <Delay = 2.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i8 @_ssdm_op_PartSelect.i8.i27.i32.i32(i27 %p_Val2_s, i32 14, i32 21)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 246 'partselect' 'p_Val2_1' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 13)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 247 'bitselect' 'tmp_50' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_40 = call i5 @_ssdm_op_PartSelect.i5.i27.i32.i32(i27 %p_Val2_s, i32 22, i32 26)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 248 'partselect' 'tmp_40' <Predicate = (or_cond_i)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.79>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_6_i_i_cast = zext i1 %tmp_50 to i8" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 249 'zext' 'tmp_6_i_i_cast' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (1.91ns)   --->   "%p_Val2_2 = add i8 %tmp_6_i_i_cast, %p_Val2_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 250 'add' 'p_Val2_2' <Predicate = (or_cond_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [1/1] (1.36ns)   --->   "%Range1_all_zeros = icmp eq i5 %tmp_40, 0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 251 'icmp' 'Range1_all_zeros' <Predicate = (or_cond_i)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_s, i32 21)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 252 'bitselect' 'tmp_51' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%rev2 = xor i1 %tmp_51, true" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 253 'xor' 'rev2' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_2, i32 7)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 254 'bitselect' 'tmp_52' <Predicate = (or_cond_i)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%not_carry_1 = or i1 %tmp_52, %rev2" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 255 'or' 'not_carry_1' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%deleted_zeros = and i1 %Range1_all_zeros, %not_carry_1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 256 'and' 'deleted_zeros' <Predicate = (or_cond_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %deleted_zeros, i8 %p_Val2_2, i8 -1" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 257 'select' 'p_Val2_4' <Predicate = (or_cond_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 258 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_4)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 258 'write' <Predicate = (or_cond_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 259 'br' <Predicate = (or_cond_i)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 260 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1289]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111111]
src_kernel_win_0_va_4  (alloca           ) [ 0011111111]
src_kernel_win_0_va_5  (alloca           ) [ 0011111111]
right_border_buf_0_s   (alloca           ) [ 0011111111]
right_border_buf_0_1   (alloca           ) [ 0011111111]
right_border_buf_0_2   (alloca           ) [ 0011111111]
right_border_buf_0_3   (alloca           ) [ 0011111111]
right_border_buf_0_4   (alloca           ) [ 0011111111]
right_border_buf_0_5   (alloca           ) [ 0011111111]
StgValue_22            (specinterface    ) [ 0000000000]
StgValue_23            (specinterface    ) [ 0000000000]
k_buf_0_val_3          (alloca           ) [ 0011111111]
k_buf_0_val_4          (alloca           ) [ 0011111111]
k_buf_0_val_5          (alloca           ) [ 0011111111]
rbegin_i_i             (specregionbegin  ) [ 0000000000]
rend_i_i_0             (specregionend    ) [ 0000000000]
StgValue_29            (br               ) [ 0111111111]
t_V                    (phi              ) [ 0010000000]
t_V_cast               (zext             ) [ 0000000000]
exitcond461_i          (icmp             ) [ 0011111111]
StgValue_33            (speclooptripcount) [ 0000000000]
i_V                    (add              ) [ 0111111111]
StgValue_35            (br               ) [ 0000000000]
StgValue_36            (specloopname     ) [ 0000000000]
tmp                    (specregionbegin  ) [ 0001111111]
tmp_s                  (icmp             ) [ 0001111110]
tmp_424_0_not          (xor              ) [ 0001111110]
tmp_6                  (partselect       ) [ 0000000000]
icmp                   (icmp             ) [ 0001111110]
tmp_2                  (icmp             ) [ 0001111110]
tmp_468_1              (icmp             ) [ 0001111110]
tmp_3                  (icmp             ) [ 0001111110]
tmp_8                  (trunc            ) [ 0000000000]
tmp_5                  (add              ) [ 0000000000]
tmp_10                 (bitselect        ) [ 0000000000]
rev                    (xor              ) [ 0000000000]
tmp_7                  (icmp             ) [ 0000000000]
or_cond_i496_i         (and              ) [ 0000000000]
tmp_11                 (bitselect        ) [ 0000000000]
p_assign_s             (sub              ) [ 0000000000]
p_p2_i497_i            (select           ) [ 0000000000]
tmp_9                  (icmp             ) [ 0000000000]
tmp_12                 (trunc            ) [ 0000000000]
p_assign_14_1          (add              ) [ 0000000000]
tmp_13                 (bitselect        ) [ 0000000000]
tmp_20                 (bitselect        ) [ 0000000000]
tmp_21                 (trunc            ) [ 0000000000]
p_assign_14_2          (add              ) [ 0000000000]
tmp_25                 (bitselect        ) [ 0000000000]
tmp_26                 (bitselect        ) [ 0000000000]
tmp_29                 (trunc            ) [ 0000000000]
tmp_1                  (sub              ) [ 0000000000]
tmp_4                  (select           ) [ 0000000000]
tmp_14                 (add              ) [ 0000000000]
tmp_15                 (select           ) [ 0000000000]
row_assign_13_0_t      (xor              ) [ 0001111110]
tmp_16                 (xor              ) [ 0000000000]
tmp_30                 (sub              ) [ 0000000000]
tmp_32                 (trunc            ) [ 0000000000]
tmp_17                 (select           ) [ 0000000000]
tmp_18                 (select           ) [ 0000000000]
row_assign_13_1_t      (xor              ) [ 0001111110]
tmp_22                 (add              ) [ 0000000000]
tmp_34                 (xor              ) [ 0000000000]
tmp_43                 (trunc            ) [ 0000000000]
tmp_23                 (select           ) [ 0000000000]
tmp_24                 (select           ) [ 0000000000]
row_assign_13_2_t      (xor              ) [ 0001111110]
StgValue_81            (br               ) [ 0011111111]
StgValue_82            (ret              ) [ 0000000000]
t_V_2                  (phi              ) [ 0001000110]
t_V_3_cast             (zext             ) [ 0000000000]
exitcond460_i          (icmp             ) [ 0011111111]
j_V                    (add              ) [ 0011111111]
tmp_44                 (partselect       ) [ 0000000000]
icmp1                  (icmp             ) [ 0000000000]
ImagLoc_x              (add              ) [ 0000000000]
ImagLoc_x_cast         (sext             ) [ 0000000000]
tmp_45                 (bitselect        ) [ 0000000000]
rev1                   (xor              ) [ 0000000000]
tmp_27                 (icmp             ) [ 0000000000]
or_cond_i_i            (and              ) [ 0011111111]
tmp_46                 (bitselect        ) [ 0000000000]
p_assign_3             (sub              ) [ 0000000000]
p_p2_i_i               (select           ) [ 0000000000]
p_p2_i_i_cast6         (sext             ) [ 0000000000]
p_p2_i_i_cast          (sext             ) [ 0000000000]
tmp_28                 (icmp             ) [ 0000000000]
p_assign_4             (sub              ) [ 0000000000]
p_assign_5             (select           ) [ 0000000000]
sel_tmp_cast           (zext             ) [ 0000000000]
tmp_31_not             (xor              ) [ 0000000000]
sel_tmp7               (or               ) [ 0000000000]
sel_tmp8               (and              ) [ 0000000000]
x                      (select           ) [ 0001100000]
tmp_47                 (trunc            ) [ 0001100000]
brmerge                (or               ) [ 0001110000]
StgValue_110           (br               ) [ 0000000000]
StgValue_111           (br               ) [ 0000000000]
StgValue_112           (br               ) [ 0000000000]
StgValue_113           (br               ) [ 0000000000]
StgValue_114           (br               ) [ 0000000000]
StgValue_115           (br               ) [ 0000000000]
StgValue_116           (br               ) [ 0000000000]
or_cond_i              (and              ) [ 0001111110]
StgValue_118           (br               ) [ 0000000000]
StgValue_119           (br               ) [ 0000000000]
col_assign_cast        (sext             ) [ 0000000000]
tmp_31                 (zext             ) [ 0000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001010000]
col_assign_6_t         (xor              ) [ 0001010000]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001010000]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001010000]
right_border_buf_0_6   (load             ) [ 0000000000]
StgValue_130           (speclooptripcount) [ 0000000000]
right_border_buf_0_7   (load             ) [ 0000000000]
right_border_buf_0_8   (load             ) [ 0000000000]
right_border_buf_0_9   (load             ) [ 0000000000]
right_border_buf_0_10  (load             ) [ 0000000000]
right_border_buf_0_11  (load             ) [ 0000000000]
StgValue_136           (specloopname     ) [ 0000000000]
tmp_19                 (specregionbegin  ) [ 0001001000]
StgValue_138           (specpipeline     ) [ 0000000000]
StgValue_139           (specloopname     ) [ 0000000000]
k_buf_0_val_3_load     (load             ) [ 0000000000]
tmp_33                 (mux              ) [ 0000000000]
col_buf_0_val_0_0      (select           ) [ 0000000000]
k_buf_0_val_4_load     (load             ) [ 0000000000]
tmp_35                 (mux              ) [ 0000000000]
col_buf_0_val_1_0      (select           ) [ 0000000000]
k_buf_0_val_5_load     (load             ) [ 0000000000]
tmp_36                 (mux              ) [ 0000000000]
col_buf_0_val_2_0      (select           ) [ 0000000000]
tmp_54                 (read             ) [ 0000000000]
StgValue_150           (store            ) [ 0000000000]
StgValue_151           (br               ) [ 0000000000]
StgValue_152           (store            ) [ 0000000000]
StgValue_153           (br               ) [ 0000000000]
StgValue_154           (store            ) [ 0000000000]
StgValue_155           (br               ) [ 0000000000]
right_border_buf_0_12  (load             ) [ 0000000000]
right_border_buf_0_13  (load             ) [ 0000000000]
StgValue_158           (store            ) [ 0000000000]
StgValue_159           (store            ) [ 0000000000]
tmp_49                 (read             ) [ 0000000000]
StgValue_161           (store            ) [ 0000000000]
StgValue_162           (store            ) [ 0000000000]
StgValue_163           (store            ) [ 0000000000]
StgValue_164           (store            ) [ 0000000000]
StgValue_165           (store            ) [ 0000000000]
StgValue_166           (store            ) [ 0000000000]
StgValue_167           (store            ) [ 0000000000]
StgValue_168           (br               ) [ 0000000000]
tmp_37                 (mux              ) [ 0000000000]
src_kernel_win_0_va_6  (select           ) [ 0001001100]
tmp_38                 (mux              ) [ 0000000000]
src_kernel_win_0_va_7  (select           ) [ 0001001000]
tmp_39                 (mux              ) [ 0000000000]
src_kernel_win_0_va_8  (select           ) [ 0001001000]
src_kernel_win_0_va_11 (load             ) [ 0000000000]
r_V_1_1_cast           (zext             ) [ 0000000000]
r_V_52_1_1             (mul              ) [ 0001001000]
src_kernel_win_0_va_16 (load             ) [ 0001001000]
StgValue_179           (store            ) [ 0000000000]
src_kernel_win_0_va_9  (load             ) [ 0001000100]
src_kernel_win_0_va_10 (load             ) [ 0000000000]
src_kernel_win_0_va_12 (load             ) [ 0001000100]
src_kernel_win_0_va_13 (load             ) [ 0000000000]
src_kernel_win_0_va_14 (load             ) [ 0000000000]
r_V_0_cast_cast        (zext             ) [ 0000000000]
p_shl1                 (bitconcatenate   ) [ 0000000000]
p_shl1_cast            (zext             ) [ 0000000000]
p_shl2                 (bitconcatenate   ) [ 0000000000]
p_shl2_cast            (zext             ) [ 0000000000]
r_V_52_0_1             (sub              ) [ 0000000000]
r_V_52_0_1_cast        (sext             ) [ 0000000000]
tmp_510_0_1_cast       (zext             ) [ 0000000000]
r_V_0_2_cast_cast      (zext             ) [ 0000000000]
r_V_s                  (add              ) [ 0000000000]
r_V_cast               (zext             ) [ 0000000000]
tmp1                   (mul              ) [ 0000000000]
tmp1_cast              (zext             ) [ 0000000000]
sum_V_0_2              (add              ) [ 0001000100]
p_shl5                 (bitconcatenate   ) [ 0000000000]
p_shl5_cast            (zext             ) [ 0000000000]
p_shl6                 (bitconcatenate   ) [ 0000000000]
p_shl6_cast            (zext             ) [ 0000000000]
r_V_52_1_2             (sub              ) [ 0000000000]
r_V_52_1_2_cast        (sext             ) [ 0000000000]
tmp_510_1_2_cast_cas   (zext             ) [ 0000000000]
r_V_2_cast             (zext             ) [ 0000000000]
r_V_52_2               (mul              ) [ 0000000000]
tmp_510_2_cast_cast    (zext             ) [ 0000000000]
tmp4                   (add              ) [ 0000000000]
tmp4_cast              (zext             ) [ 0000000000]
tmp3                   (add              ) [ 0001000100]
src_kernel_win_0_va_15 (load             ) [ 0000000000]
src_kernel_win_0_va_17 (load             ) [ 0000000000]
empty                  (specregionend    ) [ 0000000000]
StgValue_215           (store            ) [ 0000000000]
StgValue_216           (store            ) [ 0000000000]
StgValue_217           (store            ) [ 0000000000]
StgValue_218           (store            ) [ 0000000000]
StgValue_219           (store            ) [ 0000000000]
StgValue_220           (br               ) [ 0011111111]
sum_V_0_2_cast         (zext             ) [ 0000000000]
p_shl3                 (bitconcatenate   ) [ 0000000000]
p_shl3_cast            (zext             ) [ 0000000000]
p_shl4                 (bitconcatenate   ) [ 0000000000]
p_shl4_cast            (zext             ) [ 0000000000]
r_V_52_1               (sub              ) [ 0000000000]
r_V_52_1_cast          (sext             ) [ 0000000000]
tmp_510_1_cast         (zext             ) [ 0000000000]
tmp2                   (add              ) [ 0000000000]
tmp3_cast              (zext             ) [ 0000000000]
sum_V_2                (add              ) [ 0000000000]
sum_V_2_cast           (zext             ) [ 0000000000]
p_shl                  (bitconcatenate   ) [ 0000000000]
p_shl_cast             (zext             ) [ 0000000000]
p_shl7                 (bitconcatenate   ) [ 0000000000]
p_shl7_cast            (zext             ) [ 0000000000]
r_V_52_2_1             (sub              ) [ 0000000000]
r_V_52_2_1_cast        (sext             ) [ 0000000000]
tmp_510_2_1_cast_cas   (zext             ) [ 0000000000]
r_V_2_2_cast           (zext             ) [ 0000000000]
r_V_52_2_2             (mul              ) [ 0000000000]
tmp_510_2_2_cast_cas   (zext             ) [ 0000000000]
tmp5                   (add              ) [ 0000000000]
tmp5_cast              (zext             ) [ 0000000000]
p_Val2_s               (add              ) [ 0001000010]
p_Val2_1               (partselect       ) [ 0001000010]
tmp_50                 (bitselect        ) [ 0001000010]
tmp_40                 (partselect       ) [ 0001000010]
tmp_6_i_i_cast         (zext             ) [ 0000000000]
p_Val2_2               (add              ) [ 0000000000]
Range1_all_zeros       (icmp             ) [ 0000000000]
tmp_51                 (bitselect        ) [ 0000000000]
rev2                   (xor              ) [ 0000000000]
tmp_52                 (bitselect        ) [ 0000000000]
not_carry_1            (or               ) [ 0000000000]
deleted_zeros          (and              ) [ 0000000000]
p_Val2_4               (select           ) [ 0000000000]
StgValue_258           (write            ) [ 0000000000]
StgValue_259           (br               ) [ 0000000000]
empty_87               (specregionend    ) [ 0000000000]
StgValue_261           (br               ) [ 0111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str319"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str320"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str321"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str329"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str330"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str331"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i8.i11"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i27.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="src_kernel_win_0_va_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_4_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_4/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="src_kernel_win_0_va_5_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_5/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_s_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="right_border_buf_0_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_3_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_4_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="k_buf_0_val_5_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_54/5 tmp_49/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="StgValue_258_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_258/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="k_buf_0_val_3_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="1"/>
<pin id="273" dir="0" index="4" bw="11" slack="0"/>
<pin id="274" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
<pin id="276" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_154/5 StgValue_161/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="k_buf_0_val_4_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="0" slack="1"/>
<pin id="268" dir="0" index="4" bw="11" slack="0"/>
<pin id="269" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
<pin id="271" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_152/5 StgValue_159/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="k_buf_0_val_5_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="0" slack="1"/>
<pin id="263" dir="0" index="4" bw="11" slack="0"/>
<pin id="264" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
<pin id="266" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_150/5 StgValue_158/5 "/>
</bind>
</comp>

<comp id="280" class="1005" name="t_V_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="11" slack="1"/>
<pin id="282" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="284" class="1004" name="t_V_phi_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="t_V_2_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="11" slack="1"/>
<pin id="293" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="t_V_2_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="11" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="t_V_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_cast/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="exitcond461_i_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_s_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="11" slack="0"/>
<pin id="320" dir="0" index="1" bw="11" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_424_0_not_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_424_0_not/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_6_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="0" index="3" bw="5" slack="0"/>
<pin id="335" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="10" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_468_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_468_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_8_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_5_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="11" slack="0"/>
<pin id="371" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_10_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="12" slack="0"/>
<pin id="377" dir="0" index="2" bw="5" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="rev_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_cond_i496_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_11_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="12" slack="0"/>
<pin id="403" dir="0" index="2" bw="5" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_assign_s_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="11" slack="0"/>
<pin id="411" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_s/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_p2_i497_i_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="0" index="2" bw="12" slack="0"/>
<pin id="418" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_9_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="0"/>
<pin id="424" dir="0" index="1" bw="12" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_12_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="0"/>
<pin id="430" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_assign_14_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="11" slack="0"/>
<pin id="435" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_1/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_13_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="0"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_20_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="12" slack="0"/>
<pin id="449" dir="0" index="2" bw="5" slack="0"/>
<pin id="450" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_21_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_assign_14_2_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="0"/>
<pin id="460" dir="0" index="1" bw="11" slack="0"/>
<pin id="461" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_14_2/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_25_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="12" slack="0"/>
<pin id="467" dir="0" index="2" bw="5" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_26_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="12" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_29_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="0" index="2" bw="2" slack="0"/>
<pin id="494" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_14_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="2" slack="0"/>
<pin id="501" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_15_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="2" slack="0"/>
<pin id="507" dir="0" index="2" bw="2" slack="0"/>
<pin id="508" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="row_assign_13_0_t_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="0"/>
<pin id="514" dir="0" index="1" bw="2" slack="0"/>
<pin id="515" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_0_t/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_16_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="2" slack="0"/>
<pin id="521" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_30_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="0" index="1" bw="2" slack="0"/>
<pin id="527" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_32_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_17_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="2" slack="0"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_18_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="2" slack="0"/>
<pin id="545" dir="0" index="2" bw="2" slack="0"/>
<pin id="546" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="row_assign_13_1_t_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_1_t/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_22_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_34_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="0" index="1" bw="2" slack="0"/>
<pin id="565" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_43_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="12" slack="0"/>
<pin id="570" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_23_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="2" slack="0"/>
<pin id="575" dir="0" index="2" bw="2" slack="0"/>
<pin id="576" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_24_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="2" slack="0"/>
<pin id="583" dir="0" index="2" bw="2" slack="0"/>
<pin id="584" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="row_assign_13_2_t_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="0" index="1" bw="2" slack="0"/>
<pin id="591" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="row_assign_13_2_t/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="t_V_3_cast_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="11" slack="0"/>
<pin id="596" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_V_3_cast/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="exitcond460_i_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="11" slack="0"/>
<pin id="600" dir="0" index="1" bw="11" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="j_V_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="11" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_44_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="10" slack="0"/>
<pin id="612" dir="0" index="1" bw="11" slack="0"/>
<pin id="613" dir="0" index="2" bw="1" slack="0"/>
<pin id="614" dir="0" index="3" bw="5" slack="0"/>
<pin id="615" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="10" slack="0"/>
<pin id="622" dir="0" index="1" bw="10" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="ImagLoc_x_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="11" slack="0"/>
<pin id="629" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="ImagLoc_x_cast_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="12" slack="0"/>
<pin id="634" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ImagLoc_x_cast/3 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_45_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="12" slack="0"/>
<pin id="639" dir="0" index="2" bw="5" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="rev1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_27_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="0" index="1" bw="12" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="or_cond_i_i_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="tmp_46_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="12" slack="0"/>
<pin id="665" dir="0" index="2" bw="5" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="p_assign_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="11" slack="0"/>
<pin id="673" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="p_p2_i_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="12" slack="0"/>
<pin id="679" dir="0" index="2" bw="12" slack="0"/>
<pin id="680" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="p_p2_i_i_cast6_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="12" slack="0"/>
<pin id="686" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast6/3 "/>
</bind>
</comp>

<comp id="688" class="1004" name="p_p2_i_i_cast_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="0"/>
<pin id="690" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_p2_i_i_cast/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_28_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="0"/>
<pin id="694" dir="0" index="1" bw="12" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_assign_4_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="13" slack="0"/>
<pin id="700" dir="0" index="1" bw="12" slack="0"/>
<pin id="701" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_4/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_assign_5_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="13" slack="0"/>
<pin id="707" dir="0" index="2" bw="13" slack="0"/>
<pin id="708" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_5/3 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sel_tmp_cast_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="0"/>
<pin id="714" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sel_tmp_cast/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_31_not_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_31_not/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sel_tmp7_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="1" slack="0"/>
<pin id="725" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sel_tmp8_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="x_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="14" slack="0"/>
<pin id="737" dir="0" index="2" bw="14" slack="0"/>
<pin id="738" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_47_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="0"/>
<pin id="744" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="brmerge_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="1" slack="1"/>
<pin id="749" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="or_cond_i_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="1"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="col_assign_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="14" slack="1"/>
<pin id="758" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="col_assign_cast/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_31_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="14" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="col_assign_6_t_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="1"/>
<pin id="768" dir="0" index="1" bw="2" slack="0"/>
<pin id="769" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="col_assign_6_t/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="right_border_buf_0_6_load_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="8" slack="4"/>
<pin id="773" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="right_border_buf_0_7_load_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="4"/>
<pin id="776" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="right_border_buf_0_8_load_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="4"/>
<pin id="779" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="right_border_buf_0_9_load_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="4"/>
<pin id="782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="right_border_buf_0_10_load_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="4"/>
<pin id="785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="right_border_buf_0_11_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="8" slack="4"/>
<pin id="788" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_33_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="8" slack="0"/>
<pin id="792" dir="0" index="2" bw="8" slack="0"/>
<pin id="793" dir="0" index="3" bw="1" slack="0"/>
<pin id="794" dir="0" index="4" bw="2" slack="1"/>
<pin id="795" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="col_buf_0_val_0_0_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="2"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="0" index="2" bw="8" slack="0"/>
<pin id="804" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_35_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="0"/>
<pin id="809" dir="0" index="1" bw="8" slack="0"/>
<pin id="810" dir="0" index="2" bw="8" slack="0"/>
<pin id="811" dir="0" index="3" bw="1" slack="0"/>
<pin id="812" dir="0" index="4" bw="2" slack="1"/>
<pin id="813" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="818" class="1004" name="col_buf_0_val_1_0_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="2"/>
<pin id="820" dir="0" index="1" bw="8" slack="0"/>
<pin id="821" dir="0" index="2" bw="8" slack="0"/>
<pin id="822" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_36_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="8" slack="0"/>
<pin id="828" dir="0" index="2" bw="8" slack="0"/>
<pin id="829" dir="0" index="3" bw="1" slack="0"/>
<pin id="830" dir="0" index="4" bw="2" slack="1"/>
<pin id="831" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="col_buf_0_val_2_0_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="2"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="0" index="2" bw="8" slack="0"/>
<pin id="840" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="right_border_buf_0_12_load_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="8" slack="4"/>
<pin id="845" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="right_border_buf_0_13_load_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="4"/>
<pin id="848" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="StgValue_162_store_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="0"/>
<pin id="851" dir="0" index="1" bw="8" slack="4"/>
<pin id="852" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_162/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="StgValue_163_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="8" slack="4"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_163/5 "/>
</bind>
</comp>

<comp id="859" class="1004" name="StgValue_164_store_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="0"/>
<pin id="861" dir="0" index="1" bw="8" slack="4"/>
<pin id="862" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/5 "/>
</bind>
</comp>

<comp id="864" class="1004" name="StgValue_165_store_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="8" slack="0"/>
<pin id="866" dir="0" index="1" bw="8" slack="4"/>
<pin id="867" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_165/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="StgValue_166_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="4"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/5 "/>
</bind>
</comp>

<comp id="874" class="1004" name="StgValue_167_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="4"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_167/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp_37_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="0"/>
<pin id="882" dir="0" index="2" bw="8" slack="0"/>
<pin id="883" dir="0" index="3" bw="8" slack="0"/>
<pin id="884" dir="0" index="4" bw="2" slack="3"/>
<pin id="885" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="src_kernel_win_0_va_6_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="3"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="0" index="2" bw="8" slack="0"/>
<pin id="894" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_6/5 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_38_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="0"/>
<pin id="899" dir="0" index="1" bw="8" slack="0"/>
<pin id="900" dir="0" index="2" bw="8" slack="0"/>
<pin id="901" dir="0" index="3" bw="8" slack="0"/>
<pin id="902" dir="0" index="4" bw="2" slack="3"/>
<pin id="903" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="src_kernel_win_0_va_7_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="1" slack="3"/>
<pin id="910" dir="0" index="1" bw="8" slack="0"/>
<pin id="911" dir="0" index="2" bw="8" slack="0"/>
<pin id="912" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_7/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="tmp_39_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="8" slack="0"/>
<pin id="918" dir="0" index="2" bw="8" slack="0"/>
<pin id="919" dir="0" index="3" bw="8" slack="0"/>
<pin id="920" dir="0" index="4" bw="2" slack="3"/>
<pin id="921" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_39/5 "/>
</bind>
</comp>

<comp id="926" class="1004" name="src_kernel_win_0_va_8_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="3"/>
<pin id="928" dir="0" index="1" bw="8" slack="0"/>
<pin id="929" dir="0" index="2" bw="8" slack="0"/>
<pin id="930" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_8/5 "/>
</bind>
</comp>

<comp id="933" class="1004" name="src_kernel_win_0_va_11_load_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="8" slack="4"/>
<pin id="935" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="r_V_1_1_cast_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="0"/>
<pin id="938" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1_1_cast/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="src_kernel_win_0_va_16_load_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="4"/>
<pin id="942" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_16/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="StgValue_179_store_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="8" slack="0"/>
<pin id="945" dir="0" index="1" bw="8" slack="4"/>
<pin id="946" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_179/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="src_kernel_win_0_va_9_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="5"/>
<pin id="950" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="src_kernel_win_0_va_10_load_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="5"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="src_kernel_win_0_va_12_load_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="5"/>
<pin id="956" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_12/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="src_kernel_win_0_va_13_load_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="5"/>
<pin id="959" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_13/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="src_kernel_win_0_va_14_load_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="5"/>
<pin id="962" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_14/6 "/>
</bind>
</comp>

<comp id="963" class="1004" name="r_V_0_cast_cast_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="8" slack="0"/>
<pin id="965" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_cast_cast/6 "/>
</bind>
</comp>

<comp id="967" class="1004" name="p_shl1_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="19" slack="0"/>
<pin id="969" dir="0" index="1" bw="8" slack="0"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/6 "/>
</bind>
</comp>

<comp id="975" class="1004" name="p_shl1_cast_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="19" slack="0"/>
<pin id="977" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="979" class="1004" name="p_shl2_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="10" slack="0"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="0" index="2" bw="1" slack="0"/>
<pin id="983" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="987" class="1004" name="p_shl2_cast_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="10" slack="0"/>
<pin id="989" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="991" class="1004" name="r_V_52_0_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="19" slack="0"/>
<pin id="993" dir="0" index="1" bw="10" slack="0"/>
<pin id="994" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_52_0_1/6 "/>
</bind>
</comp>

<comp id="997" class="1004" name="r_V_52_0_1_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="20" slack="0"/>
<pin id="999" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_52_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_510_0_1_cast_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="20" slack="0"/>
<pin id="1003" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_510_0_1_cast/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="r_V_0_2_cast_cast_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="1"/>
<pin id="1007" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_2_cast_cast/6 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_shl5_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="19" slack="0"/>
<pin id="1010" dir="0" index="1" bw="8" slack="1"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/6 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="p_shl5_cast_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="19" slack="0"/>
<pin id="1017" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="p_shl6_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="10" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="1"/>
<pin id="1022" dir="0" index="2" bw="1" slack="0"/>
<pin id="1023" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/6 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="p_shl6_cast_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="0"/>
<pin id="1028" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/6 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="r_V_52_1_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="19" slack="0"/>
<pin id="1032" dir="0" index="1" bw="10" slack="0"/>
<pin id="1033" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_52_1_2/6 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="r_V_52_1_2_cast_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="20" slack="0"/>
<pin id="1038" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_52_1_2_cast/6 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="tmp_510_1_2_cast_cas_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="20" slack="0"/>
<pin id="1042" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_510_1_2_cast_cas/6 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="r_V_2_cast_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="0"/>
<pin id="1046" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_cast/6 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp4_cast_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="21" slack="0"/>
<pin id="1050" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/6 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp3_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="24" slack="0"/>
<pin id="1053" dir="0" index="1" bw="21" slack="0"/>
<pin id="1054" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="src_kernel_win_0_va_15_load_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="8" slack="5"/>
<pin id="1059" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_15/6 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="src_kernel_win_0_va_17_load_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="8" slack="5"/>
<pin id="1062" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_17/6 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="StgValue_215_store_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="8" slack="0"/>
<pin id="1065" dir="0" index="1" bw="8" slack="5"/>
<pin id="1066" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/6 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="StgValue_216_store_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="1"/>
<pin id="1070" dir="0" index="1" bw="8" slack="5"/>
<pin id="1071" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/6 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="StgValue_217_store_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="8" slack="1"/>
<pin id="1074" dir="0" index="1" bw="8" slack="5"/>
<pin id="1075" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_217/6 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="StgValue_218_store_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="8" slack="0"/>
<pin id="1078" dir="0" index="1" bw="8" slack="5"/>
<pin id="1079" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_218/6 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="StgValue_219_store_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="1"/>
<pin id="1083" dir="0" index="1" bw="8" slack="5"/>
<pin id="1084" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_219/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="sum_V_0_2_cast_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="25" slack="1"/>
<pin id="1087" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_V_0_2_cast/7 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="p_shl3_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="19" slack="0"/>
<pin id="1090" dir="0" index="1" bw="8" slack="1"/>
<pin id="1091" dir="0" index="2" bw="1" slack="0"/>
<pin id="1092" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/7 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="p_shl3_cast_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="19" slack="0"/>
<pin id="1097" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/7 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="p_shl4_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="10" slack="0"/>
<pin id="1101" dir="0" index="1" bw="8" slack="1"/>
<pin id="1102" dir="0" index="2" bw="1" slack="0"/>
<pin id="1103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/7 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="p_shl4_cast_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="10" slack="0"/>
<pin id="1108" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/7 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="r_V_52_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="19" slack="0"/>
<pin id="1112" dir="0" index="1" bw="10" slack="0"/>
<pin id="1113" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_52_1/7 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="r_V_52_1_cast_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="20" slack="0"/>
<pin id="1118" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_52_1_cast/7 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="tmp_510_1_cast_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="20" slack="0"/>
<pin id="1122" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_510_1_cast/7 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="tmp2_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="24" slack="0"/>
<pin id="1126" dir="0" index="1" bw="25" slack="0"/>
<pin id="1127" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="tmp3_cast_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="25" slack="1"/>
<pin id="1132" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="sum_V_2_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="26" slack="0"/>
<pin id="1135" dir="0" index="1" bw="25" slack="0"/>
<pin id="1136" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V_2/7 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sum_V_2_cast_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="26" slack="0"/>
<pin id="1141" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_V_2_cast/7 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="p_shl_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="19" slack="0"/>
<pin id="1145" dir="0" index="1" bw="8" slack="1"/>
<pin id="1146" dir="0" index="2" bw="1" slack="0"/>
<pin id="1147" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/7 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="p_shl_cast_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="19" slack="0"/>
<pin id="1152" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/7 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="p_shl7_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="10" slack="0"/>
<pin id="1156" dir="0" index="1" bw="8" slack="1"/>
<pin id="1157" dir="0" index="2" bw="1" slack="0"/>
<pin id="1158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/7 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="p_shl7_cast_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="10" slack="0"/>
<pin id="1163" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/7 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="r_V_52_2_1_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="19" slack="0"/>
<pin id="1167" dir="0" index="1" bw="10" slack="0"/>
<pin id="1168" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_52_2_1/7 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="r_V_52_2_1_cast_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="20" slack="0"/>
<pin id="1173" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_52_2_1_cast/7 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_510_2_1_cast_cas_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="20" slack="0"/>
<pin id="1177" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_510_2_1_cast_cas/7 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="r_V_2_2_cast_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="2"/>
<pin id="1181" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2_2_cast/7 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="tmp5_cast_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="25" slack="0"/>
<pin id="1184" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/7 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="p_Val2_s_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="26" slack="0"/>
<pin id="1187" dir="0" index="1" bw="25" slack="0"/>
<pin id="1188" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="p_Val2_1_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="8" slack="0"/>
<pin id="1193" dir="0" index="1" bw="27" slack="0"/>
<pin id="1194" dir="0" index="2" bw="5" slack="0"/>
<pin id="1195" dir="0" index="3" bw="6" slack="0"/>
<pin id="1196" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="tmp_50_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="0"/>
<pin id="1203" dir="0" index="1" bw="27" slack="0"/>
<pin id="1204" dir="0" index="2" bw="5" slack="0"/>
<pin id="1205" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/7 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_40_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="5" slack="0"/>
<pin id="1211" dir="0" index="1" bw="27" slack="0"/>
<pin id="1212" dir="0" index="2" bw="6" slack="0"/>
<pin id="1213" dir="0" index="3" bw="6" slack="0"/>
<pin id="1214" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/7 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_6_i_i_cast_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="1"/>
<pin id="1221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i_i_cast/8 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="p_Val2_2_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="1" slack="0"/>
<pin id="1224" dir="0" index="1" bw="8" slack="1"/>
<pin id="1225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/8 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="Range1_all_zeros_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="5" slack="1"/>
<pin id="1229" dir="0" index="1" bw="5" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/8 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="tmp_51_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="0"/>
<pin id="1234" dir="0" index="1" bw="27" slack="1"/>
<pin id="1235" dir="0" index="2" bw="6" slack="0"/>
<pin id="1236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="rev2_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/8 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_52_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="0"/>
<pin id="1247" dir="0" index="1" bw="8" slack="0"/>
<pin id="1248" dir="0" index="2" bw="4" slack="0"/>
<pin id="1249" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/8 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="not_carry_1_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="0"/>
<pin id="1255" dir="0" index="1" bw="1" slack="0"/>
<pin id="1256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_carry_1/8 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="deleted_zeros_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="1" slack="0"/>
<pin id="1261" dir="0" index="1" bw="1" slack="0"/>
<pin id="1262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_zeros/8 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="p_Val2_4_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="1" slack="0"/>
<pin id="1267" dir="0" index="1" bw="8" slack="0"/>
<pin id="1268" dir="0" index="2" bw="8" slack="0"/>
<pin id="1269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/8 "/>
</bind>
</comp>

<comp id="1274" class="1007" name="r_V_52_1_1_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="21" slack="0"/>
<pin id="1276" dir="0" index="1" bw="8" slack="0"/>
<pin id="1277" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_52_1_1/5 "/>
</bind>
</comp>

<comp id="1280" class="1007" name="grp_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="8" slack="0"/>
<pin id="1282" dir="0" index="1" bw="8" slack="0"/>
<pin id="1283" dir="0" index="2" bw="19" slack="0"/>
<pin id="1284" dir="0" index="3" bw="24" slack="0"/>
<pin id="1285" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="r_V_s/6 r_V_cast/6 tmp1/6 tmp1_cast/6 sum_V_0_2/6 "/>
</bind>
</comp>

<comp id="1290" class="1007" name="grp_fu_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="19" slack="0"/>
<pin id="1292" dir="0" index="1" bw="8" slack="0"/>
<pin id="1293" dir="0" index="2" bw="21" slack="2147483647"/>
<pin id="1294" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_52_2/6 tmp_510_2_cast_cast/6 tmp4/6 "/>
</bind>
</comp>

<comp id="1298" class="1007" name="grp_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="19" slack="0"/>
<pin id="1300" dir="0" index="1" bw="8" slack="0"/>
<pin id="1301" dir="0" index="2" bw="24" slack="0"/>
<pin id="1302" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_52_2_2/7 tmp_510_2_2_cast_cas/7 tmp5/7 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="src_kernel_win_0_va_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="8" slack="5"/>
<pin id="1309" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1314" class="1005" name="src_kernel_win_0_va_1_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="8" slack="5"/>
<pin id="1316" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="src_kernel_win_0_va_2_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="8" slack="4"/>
<pin id="1322" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="src_kernel_win_0_va_3_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="8" slack="5"/>
<pin id="1329" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="src_kernel_win_0_va_4_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="8" slack="5"/>
<pin id="1335" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="src_kernel_win_0_va_5_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="8" slack="5"/>
<pin id="1342" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="right_border_buf_0_s_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="8" slack="4"/>
<pin id="1348" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1353" class="1005" name="right_border_buf_0_1_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="8" slack="4"/>
<pin id="1355" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="right_border_buf_0_2_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="8" slack="4"/>
<pin id="1361" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="right_border_buf_0_3_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="8" slack="4"/>
<pin id="1367" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="right_border_buf_0_4_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="4"/>
<pin id="1374" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="right_border_buf_0_5_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="8" slack="4"/>
<pin id="1380" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="exitcond461_i_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="1" slack="1"/>
<pin id="1386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i "/>
</bind>
</comp>

<comp id="1388" class="1005" name="i_V_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="11" slack="0"/>
<pin id="1390" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_s_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="1" slack="1"/>
<pin id="1395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1397" class="1005" name="tmp_424_0_not_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="1"/>
<pin id="1399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_424_0_not "/>
</bind>
</comp>

<comp id="1402" class="1005" name="icmp_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="1" slack="1"/>
<pin id="1404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_2_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="1"/>
<pin id="1409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="tmp_468_1_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_468_1 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="tmp_3_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="1" slack="3"/>
<pin id="1417" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="row_assign_13_0_t_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="2" slack="3"/>
<pin id="1424" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_0_t "/>
</bind>
</comp>

<comp id="1427" class="1005" name="row_assign_13_1_t_reg_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="2" slack="3"/>
<pin id="1429" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_1_t "/>
</bind>
</comp>

<comp id="1432" class="1005" name="row_assign_13_2_t_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="2" slack="3"/>
<pin id="1434" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_13_2_t "/>
</bind>
</comp>

<comp id="1437" class="1005" name="exitcond460_i_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="1" slack="1"/>
<pin id="1439" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i "/>
</bind>
</comp>

<comp id="1441" class="1005" name="j_V_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="11" slack="0"/>
<pin id="1443" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1446" class="1005" name="or_cond_i_i_reg_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="1" slack="2"/>
<pin id="1448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1450" class="1005" name="x_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="14" slack="1"/>
<pin id="1452" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1455" class="1005" name="tmp_47_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="2" slack="1"/>
<pin id="1457" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="brmerge_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="1" slack="1"/>
<pin id="1462" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge "/>
</bind>
</comp>

<comp id="1467" class="1005" name="or_cond_i_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="1" slack="2"/>
<pin id="1469" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1471" class="1005" name="k_buf_0_val_3_addr_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="11" slack="1"/>
<pin id="1473" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1477" class="1005" name="col_assign_6_t_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="2" slack="1"/>
<pin id="1479" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_6_t "/>
</bind>
</comp>

<comp id="1484" class="1005" name="k_buf_0_val_4_addr_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="11" slack="1"/>
<pin id="1486" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1490" class="1005" name="k_buf_0_val_5_addr_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="11" slack="1"/>
<pin id="1492" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1496" class="1005" name="src_kernel_win_0_va_6_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="8" slack="1"/>
<pin id="1498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="src_kernel_win_0_va_7_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="8" slack="1"/>
<pin id="1504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="src_kernel_win_0_va_8_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="8" slack="1"/>
<pin id="1510" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_8 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="r_V_52_1_1_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="21" slack="1"/>
<pin id="1516" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="r_V_52_1_1 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="src_kernel_win_0_va_16_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="8" slack="1"/>
<pin id="1521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_16 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="src_kernel_win_0_va_9_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="8" slack="1"/>
<pin id="1526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_9 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="src_kernel_win_0_va_12_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="1"/>
<pin id="1532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_12 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="sum_V_0_2_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="25" slack="1"/>
<pin id="1538" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sum_V_0_2 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp3_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="25" slack="1"/>
<pin id="1543" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="p_Val2_s_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="27" slack="1"/>
<pin id="1548" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1551" class="1005" name="p_Val2_1_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="8" slack="1"/>
<pin id="1553" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="tmp_50_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="1" slack="1"/>
<pin id="1558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="tmp_40_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="5" slack="1"/>
<pin id="1563" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="4" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="116" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="152" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="2" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="214" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="272"><net_src comp="214" pin="2"/><net_sink comp="245" pin=4"/></net>

<net id="277"><net_src comp="214" pin="2"/><net_sink comp="233" pin=4"/></net>

<net id="278"><net_src comp="245" pin="3"/><net_sink comp="257" pin=4"/></net>

<net id="279"><net_src comp="233" pin="3"/><net_sink comp="245" pin=4"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="284" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="284" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="284" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="58" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="284" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="318" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="66" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="68" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="284" pin="4"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="4" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="344"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="72" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="284" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="284" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="284" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="284" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="74" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="302" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="76" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="374" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="368" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="80" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="382" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="76" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="368" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="78" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="302" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="400" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="368" pin="2"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="414" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="84" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="302" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="432" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="432" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="78" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="284" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="86" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="302" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="76" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="458" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="76" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="458" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="78" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="284" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="88" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="428" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="422" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="428" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="90" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="364" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="394" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="490" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="90" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="364" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="88" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="454" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="432" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="446" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="524" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="530" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="547"><net_src comp="438" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="534" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="518" pin="2"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="542" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="90" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="92" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="364" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="480" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="90" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="571"><net_src comp="458" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="472" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="562" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="568" pin="1"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="464" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="572" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="556" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="90" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="295" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="295" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="94" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="295" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="58" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="68" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="295" pin="4"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="4" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="70" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="624"><net_src comp="610" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="72" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="74" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="594" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="641"><net_src comp="76" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="626" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="78" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="648"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="66" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="626" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="96" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="76" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="626" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="78" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="674"><net_src comp="82" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="594" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="662" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="626" pin="2"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="676" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="676" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="676" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="96" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="98" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="688" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="656" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="632" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="715"><net_src comp="704" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="720"><net_src comp="650" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="66" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="726"><net_src comp="636" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="716" pin="2"/><net_sink comp="722" pin=1"/></net>

<net id="732"><net_src comp="692" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="739"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="740"><net_src comp="684" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="741"><net_src comp="712" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="745"><net_src comp="734" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="650" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="620" pin="2"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="756" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="770"><net_src comp="90" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="796"><net_src comp="112" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="774" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="777" pin="1"/><net_sink comp="789" pin=2"/></net>

<net id="799"><net_src comp="114" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="805"><net_src comp="233" pin="3"/><net_sink comp="800" pin=1"/></net>

<net id="806"><net_src comp="789" pin="5"/><net_sink comp="800" pin=2"/></net>

<net id="814"><net_src comp="112" pin="0"/><net_sink comp="807" pin=0"/></net>

<net id="815"><net_src comp="783" pin="1"/><net_sink comp="807" pin=1"/></net>

<net id="816"><net_src comp="786" pin="1"/><net_sink comp="807" pin=2"/></net>

<net id="817"><net_src comp="114" pin="0"/><net_sink comp="807" pin=3"/></net>

<net id="823"><net_src comp="245" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="824"><net_src comp="807" pin="5"/><net_sink comp="818" pin=2"/></net>

<net id="832"><net_src comp="112" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="771" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="780" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="835"><net_src comp="114" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="841"><net_src comp="257" pin="3"/><net_sink comp="836" pin=1"/></net>

<net id="842"><net_src comp="825" pin="5"/><net_sink comp="836" pin=2"/></net>

<net id="853"><net_src comp="836" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="858"><net_src comp="846" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="818" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="868"><net_src comp="771" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="843" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="800" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="886"><net_src comp="112" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="800" pin="3"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="818" pin="3"/><net_sink comp="879" pin=2"/></net>

<net id="889"><net_src comp="836" pin="3"/><net_sink comp="879" pin=3"/></net>

<net id="895"><net_src comp="879" pin="5"/><net_sink comp="890" pin=1"/></net>

<net id="896"><net_src comp="800" pin="3"/><net_sink comp="890" pin=2"/></net>

<net id="904"><net_src comp="112" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="905"><net_src comp="800" pin="3"/><net_sink comp="897" pin=1"/></net>

<net id="906"><net_src comp="818" pin="3"/><net_sink comp="897" pin=2"/></net>

<net id="907"><net_src comp="836" pin="3"/><net_sink comp="897" pin=3"/></net>

<net id="913"><net_src comp="897" pin="5"/><net_sink comp="908" pin=1"/></net>

<net id="914"><net_src comp="818" pin="3"/><net_sink comp="908" pin=2"/></net>

<net id="922"><net_src comp="112" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="800" pin="3"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="818" pin="3"/><net_sink comp="915" pin=2"/></net>

<net id="925"><net_src comp="836" pin="3"/><net_sink comp="915" pin=3"/></net>

<net id="931"><net_src comp="915" pin="5"/><net_sink comp="926" pin=1"/></net>

<net id="932"><net_src comp="836" pin="3"/><net_sink comp="926" pin=2"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="947"><net_src comp="908" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="966"><net_src comp="960" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="972"><net_src comp="120" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="957" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="48" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="978"><net_src comp="967" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="122" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="985"><net_src comp="957" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="986"><net_src comp="124" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="990"><net_src comp="979" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="995"><net_src comp="975" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="987" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1000"><net_src comp="991" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1013"><net_src comp="120" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="48" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1018"><net_src comp="1008" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1024"><net_src comp="122" pin="0"/><net_sink comp="1019" pin=0"/></net>

<net id="1025"><net_src comp="124" pin="0"/><net_sink comp="1019" pin=2"/></net>

<net id="1029"><net_src comp="1019" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1015" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1035"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="1030" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="1036" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1047"><net_src comp="951" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1055"><net_src comp="1040" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1048" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1067"><net_src comp="1060" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1080"><net_src comp="1057" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1093"><net_src comp="120" pin="0"/><net_sink comp="1088" pin=0"/></net>

<net id="1094"><net_src comp="48" pin="0"/><net_sink comp="1088" pin=2"/></net>

<net id="1098"><net_src comp="1088" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1104"><net_src comp="122" pin="0"/><net_sink comp="1099" pin=0"/></net>

<net id="1105"><net_src comp="124" pin="0"/><net_sink comp="1099" pin=2"/></net>

<net id="1109"><net_src comp="1099" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1114"><net_src comp="1095" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1115"><net_src comp="1106" pin="1"/><net_sink comp="1110" pin=1"/></net>

<net id="1119"><net_src comp="1110" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1123"><net_src comp="1116" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1128"><net_src comp="1120" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1129"><net_src comp="1085" pin="1"/><net_sink comp="1124" pin=1"/></net>

<net id="1137"><net_src comp="1124" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1130" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1142"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1148"><net_src comp="120" pin="0"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="48" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1153"><net_src comp="1143" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1159"><net_src comp="122" pin="0"/><net_sink comp="1154" pin=0"/></net>

<net id="1160"><net_src comp="124" pin="0"/><net_sink comp="1154" pin=2"/></net>

<net id="1164"><net_src comp="1154" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1169"><net_src comp="1150" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="1161" pin="1"/><net_sink comp="1165" pin=1"/></net>

<net id="1174"><net_src comp="1165" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1178"><net_src comp="1171" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1189"><net_src comp="1139" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1182" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1197"><net_src comp="128" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=1"/></net>

<net id="1199"><net_src comp="130" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1200"><net_src comp="132" pin="0"/><net_sink comp="1191" pin=3"/></net>

<net id="1206"><net_src comp="134" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1207"><net_src comp="1185" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1208"><net_src comp="136" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1215"><net_src comp="138" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="1185" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1217"><net_src comp="140" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1218"><net_src comp="142" pin="0"/><net_sink comp="1209" pin=3"/></net>

<net id="1226"><net_src comp="1219" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1231"><net_src comp="144" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="134" pin="0"/><net_sink comp="1232" pin=0"/></net>

<net id="1238"><net_src comp="132" pin="0"/><net_sink comp="1232" pin=2"/></net>

<net id="1243"><net_src comp="1232" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="66" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1250"><net_src comp="146" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1251"><net_src comp="1222" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1252"><net_src comp="148" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1257"><net_src comp="1245" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="1239" pin="2"/><net_sink comp="1253" pin=1"/></net>

<net id="1263"><net_src comp="1227" pin="2"/><net_sink comp="1259" pin=0"/></net>

<net id="1264"><net_src comp="1253" pin="2"/><net_sink comp="1259" pin=1"/></net>

<net id="1270"><net_src comp="1259" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1271"><net_src comp="1222" pin="2"/><net_sink comp="1265" pin=1"/></net>

<net id="1272"><net_src comp="150" pin="0"/><net_sink comp="1265" pin=2"/></net>

<net id="1273"><net_src comp="1265" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="1278"><net_src comp="118" pin="0"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="936" pin="1"/><net_sink comp="1274" pin=1"/></net>

<net id="1286"><net_src comp="1005" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1287"><net_src comp="963" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1288"><net_src comp="126" pin="0"/><net_sink comp="1280" pin=2"/></net>

<net id="1289"><net_src comp="1001" pin="1"/><net_sink comp="1280" pin=3"/></net>

<net id="1295"><net_src comp="126" pin="0"/><net_sink comp="1290" pin=0"/></net>

<net id="1296"><net_src comp="1044" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1297"><net_src comp="1290" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1303"><net_src comp="126" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="1179" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1305"><net_src comp="1175" pin="1"/><net_sink comp="1298" pin=2"/></net>

<net id="1306"><net_src comp="1298" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1310"><net_src comp="154" pin="1"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1313"><net_src comp="1307" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1317"><net_src comp="158" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1318"><net_src comp="1314" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1319"><net_src comp="1314" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1323"><net_src comp="162" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1325"><net_src comp="1320" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1326"><net_src comp="1320" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="1330"><net_src comp="166" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1336"><net_src comp="170" pin="1"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1339"><net_src comp="1333" pin="1"/><net_sink comp="1068" pin=1"/></net>

<net id="1343"><net_src comp="174" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1349"><net_src comp="178" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1351"><net_src comp="1346" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1352"><net_src comp="1346" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1356"><net_src comp="182" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1362"><net_src comp="186" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1368"><net_src comp="190" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1370"><net_src comp="1365" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1371"><net_src comp="1365" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="1375"><net_src comp="194" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1377"><net_src comp="1372" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1381"><net_src comp="198" pin="1"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1383"><net_src comp="1378" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1387"><net_src comp="306" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="312" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1396"><net_src comp="318" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="324" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="1405"><net_src comp="340" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1410"><net_src comp="346" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1414"><net_src comp="352" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1418"><net_src comp="358" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1420"><net_src comp="1415" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="1421"><net_src comp="1415" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1425"><net_src comp="512" pin="2"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="879" pin=4"/></net>

<net id="1430"><net_src comp="550" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1431"><net_src comp="1427" pin="1"/><net_sink comp="897" pin=4"/></net>

<net id="1435"><net_src comp="588" pin="2"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="915" pin=4"/></net>

<net id="1440"><net_src comp="598" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1444"><net_src comp="604" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1449"><net_src comp="656" pin="2"/><net_sink comp="1446" pin=0"/></net>

<net id="1453"><net_src comp="734" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1458"><net_src comp="742" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1463"><net_src comp="746" pin="2"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1465"><net_src comp="1460" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1466"><net_src comp="1460" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1470"><net_src comp="751" pin="2"/><net_sink comp="1467" pin=0"/></net>

<net id="1474"><net_src comp="227" pin="3"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1480"><net_src comp="766" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="789" pin=4"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="807" pin=4"/></net>

<net id="1483"><net_src comp="1477" pin="1"/><net_sink comp="825" pin=4"/></net>

<net id="1487"><net_src comp="239" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1489"><net_src comp="1484" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="1493"><net_src comp="251" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1499"><net_src comp="890" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1501"><net_src comp="1496" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1505"><net_src comp="908" pin="3"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1507"><net_src comp="1502" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1511"><net_src comp="926" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1513"><net_src comp="1508" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1517"><net_src comp="1274" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="1290" pin=1"/></net>

<net id="1522"><net_src comp="940" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1527"><net_src comp="948" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1529"><net_src comp="1524" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1533"><net_src comp="954" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1088" pin=1"/></net>

<net id="1535"><net_src comp="1530" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1539"><net_src comp="1280" pin="4"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1544"><net_src comp="1051" pin="2"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1549"><net_src comp="1185" pin="2"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1554"><net_src comp="1191" pin="4"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="1222" pin=1"/></net>

<net id="1559"><net_src comp="1201" pin="3"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1564"><net_src comp="1209" pin="4"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1227" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_src_data_stream_V | {}
	Port: p_dst_data_stream_V | {8 }
 - Input state : 
	Port: Filter2D.1 : p_src_data_stream_V | {5 }
	Port: Filter2D.1 : p_dst_data_stream_V | {}
  - Chain level:
	State 1
		rend_i_i_0 : 1
	State 2
		t_V_cast : 1
		exitcond461_i : 1
		i_V : 1
		StgValue_35 : 2
		tmp_s : 1
		tmp_424_0_not : 2
		tmp_6 : 1
		icmp : 2
		tmp_2 : 1
		tmp_468_1 : 1
		tmp_3 : 1
		tmp_8 : 1
		tmp_5 : 2
		tmp_10 : 3
		rev : 4
		tmp_7 : 3
		or_cond_i496_i : 4
		tmp_11 : 3
		p_assign_s : 2
		p_p2_i497_i : 4
		tmp_9 : 5
		tmp_12 : 5
		p_assign_14_1 : 2
		tmp_13 : 3
		tmp_20 : 3
		tmp_21 : 1
		p_assign_14_2 : 2
		tmp_25 : 3
		tmp_26 : 3
		tmp_29 : 1
		tmp_1 : 6
		tmp_4 : 7
		tmp_14 : 2
		tmp_15 : 8
		row_assign_13_0_t : 9
		tmp_16 : 2
		tmp_30 : 2
		tmp_32 : 3
		tmp_17 : 4
		tmp_18 : 5
		row_assign_13_1_t : 6
		tmp_22 : 2
		tmp_34 : 2
		tmp_43 : 3
		tmp_23 : 4
		tmp_24 : 5
		row_assign_13_2_t : 6
	State 3
		t_V_3_cast : 1
		exitcond460_i : 1
		j_V : 1
		tmp_44 : 1
		icmp1 : 2
		ImagLoc_x : 2
		ImagLoc_x_cast : 3
		tmp_45 : 3
		rev1 : 4
		tmp_27 : 3
		or_cond_i_i : 4
		tmp_46 : 3
		p_assign_3 : 2
		p_p2_i_i : 4
		p_p2_i_i_cast6 : 5
		p_p2_i_i_cast : 5
		tmp_28 : 5
		p_assign_4 : 6
		p_assign_5 : 7
		sel_tmp_cast : 8
		tmp_31_not : 4
		sel_tmp7 : 4
		sel_tmp8 : 6
		x : 9
		tmp_47 : 10
		brmerge : 4
		StgValue_110 : 4
		or_cond_i : 3
		StgValue_118 : 3
	State 4
		tmp_31 : 1
		k_buf_0_val_3_addr : 2
		k_buf_0_val_3_load : 3
		k_buf_0_val_4_addr : 2
		k_buf_0_val_4_load : 3
		k_buf_0_val_5_addr : 2
		k_buf_0_val_5_load : 3
	State 5
		tmp_33 : 1
		col_buf_0_val_0_0 : 2
		tmp_35 : 1
		col_buf_0_val_1_0 : 2
		tmp_36 : 1
		col_buf_0_val_2_0 : 2
		StgValue_158 : 1
		StgValue_159 : 1
		StgValue_162 : 3
		StgValue_163 : 1
		StgValue_164 : 3
		StgValue_165 : 1
		StgValue_166 : 1
		StgValue_167 : 3
		tmp_37 : 3
		src_kernel_win_0_va_6 : 4
		tmp_38 : 3
		src_kernel_win_0_va_7 : 4
		tmp_39 : 3
		src_kernel_win_0_va_8 : 4
		r_V_1_1_cast : 1
		r_V_52_1_1 : 2
		StgValue_179 : 5
	State 6
		r_V_0_cast_cast : 1
		p_shl1 : 1
		p_shl1_cast : 2
		p_shl2 : 1
		p_shl2_cast : 2
		r_V_52_0_1 : 3
		r_V_52_0_1_cast : 4
		tmp_510_0_1_cast : 5
		r_V_s : 2
		r_V_cast : 3
		tmp1 : 4
		tmp1_cast : 5
		sum_V_0_2 : 6
		p_shl5_cast : 1
		p_shl6_cast : 1
		r_V_52_1_2 : 2
		r_V_52_1_2_cast : 3
		tmp_510_1_2_cast_cas : 4
		r_V_2_cast : 1
		r_V_52_2 : 2
		tmp_510_2_cast_cast : 3
		tmp4 : 4
		tmp4_cast : 5
		tmp3 : 6
		StgValue_215 : 1
		StgValue_218 : 1
	State 7
		p_shl3_cast : 1
		p_shl4_cast : 1
		r_V_52_1 : 2
		r_V_52_1_cast : 3
		tmp_510_1_cast : 4
		tmp2 : 5
		sum_V_2 : 6
		sum_V_2_cast : 7
		p_shl_cast : 1
		p_shl7_cast : 1
		r_V_52_2_1 : 2
		r_V_52_2_1_cast : 3
		tmp_510_2_1_cast_cas : 4
		r_V_52_2_2 : 1
		tmp_510_2_2_cast_cas : 2
		tmp5 : 5
		tmp5_cast : 6
		p_Val2_s : 8
		p_Val2_1 : 9
		tmp_50 : 9
		tmp_40 : 9
	State 8
		p_Val2_2 : 1
		rev2 : 1
		tmp_52 : 2
		not_carry_1 : 3
		deleted_zeros : 3
		p_Val2_4 : 3
		StgValue_258 : 4
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          i_V_fu_312          |    0    |    0    |    13   |
|          |         tmp_5_fu_368         |    0    |    0    |    13   |
|          |     p_assign_14_1_fu_432     |    0    |    0    |    13   |
|          |     p_assign_14_2_fu_458     |    0    |    0    |    13   |
|          |         tmp_14_fu_498        |    0    |    0    |    10   |
|          |         tmp_22_fu_556        |    0    |    0    |    10   |
|    add   |          j_V_fu_604          |    0    |    0    |    13   |
|          |       ImagLoc_x_fu_626       |    0    |    0    |    13   |
|          |         tmp3_fu_1051         |    0    |    0    |    31   |
|          |         tmp2_fu_1124         |    0    |    0    |    8    |
|          |        sum_V_2_fu_1133       |    0    |    0    |    8    |
|          |       p_Val2_s_fu_1185       |    0    |    0    |    33   |
|          |       p_Val2_2_fu_1222       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |     exitcond461_i_fu_306     |    0    |    0    |    13   |
|          |         tmp_s_fu_318         |    0    |    0    |    13   |
|          |          icmp_fu_340         |    0    |    0    |    13   |
|          |         tmp_2_fu_346         |    0    |    0    |    13   |
|          |       tmp_468_1_fu_352       |    0    |    0    |    13   |
|          |         tmp_3_fu_358         |    0    |    0    |    13   |
|   icmp   |         tmp_7_fu_388         |    0    |    0    |    13   |
|          |         tmp_9_fu_422         |    0    |    0    |    13   |
|          |     exitcond460_i_fu_598     |    0    |    0    |    13   |
|          |         icmp1_fu_620         |    0    |    0    |    13   |
|          |         tmp_27_fu_650        |    0    |    0    |    13   |
|          |         tmp_28_fu_692        |    0    |    0    |    13   |
|          |   Range1_all_zeros_fu_1227   |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|          |       p_assign_s_fu_408      |    0    |    0    |    13   |
|          |         tmp_1_fu_484         |    0    |    0    |    10   |
|          |         tmp_30_fu_524        |    0    |    0    |    10   |
|          |       p_assign_3_fu_670      |    0    |    0    |    13   |
|    sub   |       p_assign_4_fu_698      |    0    |    0    |    17   |
|          |       r_V_52_0_1_fu_991      |    0    |    0    |    26   |
|          |      r_V_52_1_2_fu_1030      |    0    |    0    |    26   |
|          |       r_V_52_1_fu_1110       |    0    |    0    |    26   |
|          |      r_V_52_2_1_fu_1165      |    0    |    0    |    26   |
|----------|------------------------------|---------|---------|---------|
|          |      p_p2_i497_i_fu_414      |    0    |    0    |    12   |
|          |         tmp_4_fu_490         |    0    |    0    |    2    |
|          |         tmp_15_fu_504        |    0    |    0    |    2    |
|          |         tmp_17_fu_534        |    0    |    0    |    2    |
|          |         tmp_18_fu_542        |    0    |    0    |    2    |
|          |         tmp_23_fu_572        |    0    |    0    |    2    |
|          |         tmp_24_fu_580        |    0    |    0    |    2    |
|          |        p_p2_i_i_fu_676       |    0    |    0    |    12   |
|  select  |       p_assign_5_fu_704      |    0    |    0    |    13   |
|          |           x_fu_734           |    0    |    0    |    14   |
|          |   col_buf_0_val_0_0_fu_800   |    0    |    0    |    8    |
|          |   col_buf_0_val_1_0_fu_818   |    0    |    0    |    8    |
|          |   col_buf_0_val_2_0_fu_836   |    0    |    0    |    8    |
|          | src_kernel_win_0_va_6_fu_890 |    0    |    0    |    8    |
|          | src_kernel_win_0_va_7_fu_908 |    0    |    0    |    8    |
|          | src_kernel_win_0_va_8_fu_926 |    0    |    0    |    8    |
|          |       p_Val2_4_fu_1265       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_33_fu_789        |    0    |    0    |    15   |
|          |         tmp_35_fu_807        |    0    |    0    |    15   |
|    mux   |         tmp_36_fu_825        |    0    |    0    |    15   |
|          |         tmp_37_fu_879        |    0    |    0    |    15   |
|          |         tmp_38_fu_897        |    0    |    0    |    15   |
|          |         tmp_39_fu_915        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |     tmp_424_0_not_fu_324     |    0    |    0    |    2    |
|          |          rev_fu_382          |    0    |    0    |    2    |
|          |   row_assign_13_0_t_fu_512   |    0    |    0    |    2    |
|          |         tmp_16_fu_518        |    0    |    0    |    2    |
|          |   row_assign_13_1_t_fu_550   |    0    |    0    |    2    |
|    xor   |         tmp_34_fu_562        |    0    |    0    |    2    |
|          |   row_assign_13_2_t_fu_588   |    0    |    0    |    2    |
|          |          rev1_fu_644         |    0    |    0    |    2    |
|          |       tmp_31_not_fu_716      |    0    |    0    |    2    |
|          |     col_assign_6_t_fu_766    |    0    |    0    |    2    |
|          |         rev2_fu_1239         |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     or_cond_i496_i_fu_394    |    0    |    0    |    2    |
|          |      or_cond_i_i_fu_656      |    0    |    0    |    2    |
|    and   |        sel_tmp8_fu_728       |    0    |    0    |    2    |
|          |       or_cond_i_fu_751       |    0    |    0    |    2    |
|          |     deleted_zeros_fu_1259    |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        sel_tmp7_fu_722       |    0    |    0    |    2    |
|    or    |        brmerge_fu_746        |    0    |    0    |    2    |
|          |      not_carry_1_fu_1253     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|  muladd  |          grp_fu_1290         |    1    |    0    |    0    |
|          |          grp_fu_1298         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    mul   |      r_V_52_1_1_fu_1274      |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| addmuladd|          grp_fu_1280         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_214       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_258_write_fu_220  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        t_V_cast_fu_302       |    0    |    0    |    0    |
|          |       t_V_3_cast_fu_594      |    0    |    0    |    0    |
|          |      sel_tmp_cast_fu_712     |    0    |    0    |    0    |
|          |         tmp_31_fu_759        |    0    |    0    |    0    |
|          |      r_V_1_1_cast_fu_936     |    0    |    0    |    0    |
|          |    r_V_0_cast_cast_fu_963    |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_975      |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_987      |    0    |    0    |    0    |
|          |   tmp_510_0_1_cast_fu_1001   |    0    |    0    |    0    |
|          |   r_V_0_2_cast_cast_fu_1005  |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_1015     |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_1026     |    0    |    0    |    0    |
|          | tmp_510_1_2_cast_cas_fu_1040 |    0    |    0    |    0    |
|   zext   |      r_V_2_cast_fu_1044      |    0    |    0    |    0    |
|          |       tmp4_cast_fu_1048      |    0    |    0    |    0    |
|          |    sum_V_0_2_cast_fu_1085    |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_1095     |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_1106     |    0    |    0    |    0    |
|          |    tmp_510_1_cast_fu_1120    |    0    |    0    |    0    |
|          |       tmp3_cast_fu_1130      |    0    |    0    |    0    |
|          |     sum_V_2_cast_fu_1139     |    0    |    0    |    0    |
|          |      p_shl_cast_fu_1150      |    0    |    0    |    0    |
|          |      p_shl7_cast_fu_1161     |    0    |    0    |    0    |
|          | tmp_510_2_1_cast_cas_fu_1175 |    0    |    0    |    0    |
|          |     r_V_2_2_cast_fu_1179     |    0    |    0    |    0    |
|          |       tmp5_cast_fu_1182      |    0    |    0    |    0    |
|          |    tmp_6_i_i_cast_fu_1219    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_6_fu_330         |    0    |    0    |    0    |
|partselect|         tmp_44_fu_610        |    0    |    0    |    0    |
|          |       p_Val2_1_fu_1191       |    0    |    0    |    0    |
|          |        tmp_40_fu_1209        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_8_fu_364         |    0    |    0    |    0    |
|          |         tmp_12_fu_428        |    0    |    0    |    0    |
|          |         tmp_21_fu_454        |    0    |    0    |    0    |
|   trunc  |         tmp_29_fu_480        |    0    |    0    |    0    |
|          |         tmp_32_fu_530        |    0    |    0    |    0    |
|          |         tmp_43_fu_568        |    0    |    0    |    0    |
|          |         tmp_47_fu_742        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_10_fu_374        |    0    |    0    |    0    |
|          |         tmp_11_fu_400        |    0    |    0    |    0    |
|          |         tmp_13_fu_438        |    0    |    0    |    0    |
|          |         tmp_20_fu_446        |    0    |    0    |    0    |
|          |         tmp_25_fu_464        |    0    |    0    |    0    |
| bitselect|         tmp_26_fu_472        |    0    |    0    |    0    |
|          |         tmp_45_fu_636        |    0    |    0    |    0    |
|          |         tmp_46_fu_662        |    0    |    0    |    0    |
|          |        tmp_50_fu_1201        |    0    |    0    |    0    |
|          |        tmp_51_fu_1232        |    0    |    0    |    0    |
|          |        tmp_52_fu_1245        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     ImagLoc_x_cast_fu_632    |    0    |    0    |    0    |
|          |     p_p2_i_i_cast6_fu_684    |    0    |    0    |    0    |
|          |     p_p2_i_i_cast_fu_688     |    0    |    0    |    0    |
|   sext   |    col_assign_cast_fu_756    |    0    |    0    |    0    |
|          |    r_V_52_0_1_cast_fu_997    |    0    |    0    |    0    |
|          |    r_V_52_1_2_cast_fu_1036   |    0    |    0    |    0    |
|          |     r_V_52_1_cast_fu_1116    |    0    |    0    |    0    |
|          |    r_V_52_2_1_cast_fu_1171   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         p_shl1_fu_967        |    0    |    0    |    0    |
|          |         p_shl2_fu_979        |    0    |    0    |    0    |
|          |        p_shl5_fu_1008        |    0    |    0    |    0    |
|bitconcatenate|        p_shl6_fu_1019        |    0    |    0    |    0    |
|          |        p_shl3_fu_1088        |    0    |    0    |    0    |
|          |        p_shl4_fu_1099        |    0    |    0    |    0    |
|          |         p_shl_fu_1143        |    0    |    0    |    0    |
|          |        p_shl7_fu_1154        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   774   |
|----------|------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|        brmerge_reg_1460       |    1   |
|    col_assign_6_t_reg_1477    |    2   |
|     exitcond460_i_reg_1437    |    1   |
|     exitcond461_i_reg_1384    |    1   |
|          i_V_reg_1388         |   11   |
|         icmp_reg_1402         |    1   |
|          j_V_reg_1441         |   11   |
|  k_buf_0_val_3_addr_reg_1471  |   11   |
|  k_buf_0_val_4_addr_reg_1484  |   11   |
|  k_buf_0_val_5_addr_reg_1490  |   11   |
|      or_cond_i_i_reg_1446     |    1   |
|       or_cond_i_reg_1467      |    1   |
|       p_Val2_1_reg_1551       |    8   |
|       p_Val2_s_reg_1546       |   27   |
|      r_V_52_1_1_reg_1514      |   21   |
| right_border_buf_0_1_reg_1353 |    8   |
| right_border_buf_0_2_reg_1359 |    8   |
| right_border_buf_0_3_reg_1365 |    8   |
| right_border_buf_0_4_reg_1372 |    8   |
| right_border_buf_0_5_reg_1378 |    8   |
| right_border_buf_0_s_reg_1346 |    8   |
|   row_assign_13_0_t_reg_1422  |    2   |
|   row_assign_13_1_t_reg_1427  |    2   |
|   row_assign_13_2_t_reg_1432  |    2   |
|src_kernel_win_0_va_12_reg_1530|    8   |
|src_kernel_win_0_va_16_reg_1519|    8   |
| src_kernel_win_0_va_1_reg_1314|    8   |
| src_kernel_win_0_va_2_reg_1320|    8   |
| src_kernel_win_0_va_3_reg_1327|    8   |
| src_kernel_win_0_va_4_reg_1333|    8   |
| src_kernel_win_0_va_5_reg_1340|    8   |
| src_kernel_win_0_va_6_reg_1496|    8   |
| src_kernel_win_0_va_7_reg_1502|    8   |
| src_kernel_win_0_va_8_reg_1508|    8   |
| src_kernel_win_0_va_9_reg_1524|    8   |
|  src_kernel_win_0_va_reg_1307 |    8   |
|       sum_V_0_2_reg_1536      |   25   |
|         t_V_2_reg_291         |   11   |
|          t_V_reg_280          |   11   |
|         tmp3_reg_1541         |   25   |
|         tmp_2_reg_1407        |    1   |
|         tmp_3_reg_1415        |    1   |
|        tmp_40_reg_1561        |    5   |
|     tmp_424_0_not_reg_1397    |    1   |
|       tmp_468_1_reg_1411      |    1   |
|        tmp_47_reg_1455        |    2   |
|        tmp_50_reg_1556        |    1   |
|         tmp_s_reg_1393        |    1   |
|           x_reg_1450          |   14   |
+-------------------------------+--------+
|             Total             |   368  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_233 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_245 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_245 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_257 |  p4  |   2  |  11  |   22   ||    9    |
|    grp_fu_1290    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |    0   |   774  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |    -   |   368  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   10   |   368  |   828  |
+-----------+--------+--------+--------+--------+--------+
