gate or
inputs i1 i2
outputs o
1 0 1
0 1 1
1 1 1
? 1 1
1 ? 1
end

gate and
inputs i1 i2
outputs o
1 1 1
end

network
inputs i1 i2 i3 i4
outputs o

gate and and
gate or1 or
gate or2 or

o->or2.o
or2.i1->and.o
or2.i2->or1.o
and.i1->i1
and.i2->i2
or1.i1->i3
or1.i2->i4

end
