Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 15 17:26:14 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LED_TEST_timing_summary_routed.rpt -pb LED_TEST_timing_summary_routed.pb -rpx LED_TEST_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_TEST
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: btn1 (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: btn2 (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: clk_div/cnt_reg[12]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: led_control/fade_blink_rate/count_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: led_control/fade_blink_rate/count_reg[6]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: led_control/fade_blink_rate/count_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.795        0.000                      0                   13        0.254        0.000                      0                   13        3.500        0.000                       0                    14  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.795        0.000                      0                   13        0.254        0.000                      0                   13        3.500        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.795ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.628ns (72.124%)  route 0.629ns (27.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.038    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.155 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.155    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.374 r  clk_div/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.374    clk_div/cnt_reg[12]_i_1_n_7
    SLICE_X112Y131       FDRE                                         r  clk_div/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.850    13.615    clk_div/sys_clk
    SLICE_X112Y131       FDRE                                         r  clk_div/cnt_reg[12]/C
                         clock pessimism              0.481    14.096    
                         clock uncertainty           -0.035    14.060    
    SLICE_X112Y131       FDRE (Setup_fdre_C_D)        0.109    14.169    clk_div/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.169    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 1.615ns (71.963%)  route 0.629ns (28.037%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.038    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.361 r  clk_div/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.361    clk_div/cnt_reg[8]_i_1_n_6
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.849    13.614    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[9]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y130       FDRE (Setup_fdre_C_D)        0.109    14.168    clk_div/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.236ns  (logic 1.607ns (71.862%)  route 0.629ns (28.138%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.038    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.353 r  clk_div/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.353    clk_div/cnt_reg[8]_i_1_n_4
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.849    13.614    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[11]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y130       FDRE (Setup_fdre_C_D)        0.109    14.168    clk_div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             5.891ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.531ns (70.873%)  route 0.629ns (29.128%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.038    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.277 r  clk_div/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.277    clk_div/cnt_reg[8]_i_1_n_5
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.849    13.614    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[10]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y130       FDRE (Setup_fdre_C_D)        0.109    14.168    clk_div/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  5.891    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 1.511ns (70.600%)  route 0.629ns (29.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.038 r  clk_div/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.038    clk_div/cnt_reg[4]_i_1_n_0
    SLICE_X112Y130       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.257 r  clk_div/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.257    clk_div/cnt_reg[8]_i_1_n_7
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.849    13.614    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[8]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y130       FDRE (Setup_fdre_C_D)        0.109    14.168    clk_div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 1.498ns (70.421%)  route 0.629ns (29.579%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.244 r  clk_div/cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.244    clk_div/cnt_reg[4]_i_1_n_6
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.849    13.614    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[5]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.109    14.168    clk_div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.244    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 1.490ns (70.309%)  route 0.629ns (29.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.236 r  clk_div/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.236    clk_div/cnt_reg[4]_i_1_n_4
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.849    13.614    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[7]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.109    14.168    clk_div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  5.932    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 1.414ns (69.205%)  route 0.629ns (30.795%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.160 r  clk_div/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.160    clk_div/cnt_reg[4]_i_1_n_5
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.849    13.614    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[6]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.109    14.168    clk_div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.160    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 1.394ns (68.900%)  route 0.629ns (31.100%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.921 r  clk_div/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.921    clk_div/cnt_reg[0]_i_1_n_0
    SLICE_X112Y129       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.140 r  clk_div/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.140    clk_div/cnt_reg[4]_i_1_n_7
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.849    13.614    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[4]/C
                         clock pessimism              0.481    14.095    
                         clock uncertainty           -0.035    14.059    
    SLICE_X112Y129       FDRE (Setup_fdre_C_D)        0.109    14.168    clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 clk_div/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 1.285ns (67.129%)  route 0.629ns (32.871%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.613ns = ( 13.613 - 8.000 ) 
    Source Clock Delay      (SCD):    6.117ns
    Clock Pessimism Removal (CPR):    0.504ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          2.043     6.117    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.518     6.635 r  clk_div/cnt_reg[1]/Q
                         net (fo=1, routed)           0.629     7.264    clk_div/cnt_reg_n_0_[1]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.767     8.031 r  clk_div/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.031    clk_div/cnt_reg[0]_i_1_n_4
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.848    13.613    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[3]/C
                         clock pessimism              0.504    14.117    
                         clock uncertainty           -0.035    14.081    
    SLICE_X112Y128       FDRE (Setup_fdre_C_D)        0.109    14.190    clk_div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.190    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                  6.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.710     1.797    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164     1.961 r  clk_div/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     2.075    clk_div/cnt_reg_n_0_[10]
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.185 r  clk_div/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.185    clk_div/cnt_reg[8]_i_1_n_5
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.984     2.326    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[10]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.134     1.931    clk_div/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.709     1.796    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     1.960 r  clk_div/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     2.074    clk_div/cnt_reg_n_0_[6]
    SLICE_X112Y129       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.184 r  clk_div/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.184    clk_div/cnt_reg[4]_i_1_n_5
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.983     2.325    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[6]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.134     1.930    clk_div/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.708     1.795    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.164     1.959 r  clk_div/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     2.073    clk_div/cnt_reg_n_0_[2]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.183 r  clk_div/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.183    clk_div/cnt_reg[0]_i_1_n_5
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.982     2.324    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[2]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.134     1.929    clk_div/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.710     1.797    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164     1.961 r  clk_div/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     2.075    clk_div/cnt_reg_n_0_[10]
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.221 r  clk_div/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.221    clk_div/cnt_reg[8]_i_1_n_4
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.984     2.326    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[11]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.134     1.931    clk_div/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.708     1.795    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.164     1.959 r  clk_div/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     2.073    clk_div/cnt_reg_n_0_[2]
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.219 r  clk_div/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.219    clk_div/cnt_reg[0]_i_1_n_4
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.982     2.324    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[3]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.134     1.929    clk_div/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.709     1.796    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     1.960 r  clk_div/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     2.074    clk_div/cnt_reg_n_0_[6]
    SLICE_X112Y129       CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.220 r  clk_div/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.220    clk_div/cnt_reg[4]_i_1_n_4
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.983     2.325    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[7]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.134     1.930    clk_div/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.708     1.795    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y128       FDRE (Prop_fdre_C_Q)         0.164     1.959 f  clk_div/cnt_reg[0]/Q
                         net (fo=1, routed)           0.163     2.122    clk_div/cnt_reg_n_0_[0]
    SLICE_X112Y128       LUT1 (Prop_lut1_I0_O)        0.045     2.167 r  clk_div/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     2.167    clk_div/cnt[0]_i_2_n_0
    SLICE_X112Y128       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.237 r  clk_div/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.237    clk_div/cnt_reg[0]_i_1_n_7
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.982     2.324    clk_div/sys_clk
    SLICE_X112Y128       FDRE                                         r  clk_div/cnt_reg[0]/C
                         clock pessimism             -0.530     1.795    
    SLICE_X112Y128       FDRE (Hold_fdre_C_D)         0.134     1.929    clk_div/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.709     1.796    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y129       FDRE (Prop_fdre_C_Q)         0.164     1.960 r  clk_div/cnt_reg[4]/Q
                         net (fo=1, routed)           0.170     2.130    clk_div/cnt_reg_n_0_[4]
    SLICE_X112Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.245 r  clk_div/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.245    clk_div/cnt_reg[4]_i_1_n_7
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.983     2.325    clk_div/sys_clk
    SLICE_X112Y129       FDRE                                         r  clk_div/cnt_reg[4]/C
                         clock pessimism             -0.530     1.796    
    SLICE_X112Y129       FDRE (Hold_fdre_C_D)         0.134     1.930    clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.710     1.797    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164     1.961 r  clk_div/cnt_reg[8]/Q
                         net (fo=1, routed)           0.170     2.131    clk_div/cnt_reg_n_0_[8]
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.246 r  clk_div/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.246    clk_div/cnt_reg[8]_i_1_n_7
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.984     2.326    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[8]/C
                         clock pessimism             -0.530     1.797    
    SLICE_X112Y130       FDRE (Hold_fdre_C_D)         0.134     1.931    clk_div/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clk_div/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.373ns (76.532%)  route 0.114ns (23.468%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.710     1.797    clk_div/sys_clk
    SLICE_X112Y130       FDRE                                         r  clk_div/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y130       FDRE (Prop_fdre_C_Q)         0.164     1.961 r  clk_div/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     2.075    clk_div/cnt_reg_n_0_[10]
    SLICE_X112Y130       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.231 r  clk_div/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.231    clk_div/cnt_reg[8]_i_1_n_0
    SLICE_X112Y131       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.284 r  clk_div/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.284    clk_div/cnt_reg[12]_i_1_n_7
    SLICE_X112Y131       FDRE                                         r  clk_div/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sys_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.985     2.327    clk_div/sys_clk
    SLICE_X112Y131       FDRE                                         r  clk_div/cnt_reg[12]/C
                         clock pessimism             -0.516     1.812    
    SLICE_X112Y131       FDRE (Hold_fdre_C_D)         0.134     1.946    clk_div/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y128  clk_div/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y130  clk_div/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y130  clk_div/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y131  clk_div/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y128  clk_div/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y128  clk_div/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y128  clk_div/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y129  clk_div/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y129  clk_div/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  clk_div/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  clk_div/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  clk_div/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  clk_div/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  clk_div/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  clk_div/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  clk_div/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y128  clk_div/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  clk_div/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  clk_div/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  clk_div/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  clk_div/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  clk_div/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y130  clk_div/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y131  clk_div/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y131  clk_div/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y129  clk_div/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y129  clk_div/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y129  clk_div/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y129  clk_div/cnt_reg[5]/C



