"""Build a Vitis accelerator from a completed FINN design."""

# Copyright (c) 2020, Xilinx, Inc.
# Copyright (C) 2024, Advanced Micro Devices, Inc.
# All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# * Redistributions of source code must retain the above copyright notice, this
#   list of conditions and the following disclaimer.
#
# * Redistributions in binary form must reproduce the above copyright notice,
#   this list of conditions and the following disclaimer in the documentation
#   and/or other materials provided with the distribution.
#
# * Neither the name of FINN nor the names of its
#   contributors may be used to endorse or promote products derived from
#   this software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
# SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
# CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
# OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
# OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
from __future__ import annotations

import shlex
import subprocess
from concurrent.futures import Future, ThreadPoolExecutor
from qonnx.transformation.base import Transformation
from typing import TYPE_CHECKING, cast

from finn.builder.build_dataflow_config import DataflowBuildConfig, MFCommunicationKernel
from finn.transformation.fpgadataflow.multifpga.aurora_link_config_transform import (
    AddAuroraToLinkConfig,
)
from finn.transformation.fpgadataflow.vitis_linking_configuration import (
    BuildBasicVitisLinkConfig,
    VitisLinkConfiguration,
)
from finn.util.exception import FINNInternalError, FINNSynthesisError
from finn.util.logging import log

if TYPE_CHECKING:
    from pathlib import Path
    from qonnx.core.modelwrapper import ModelWrapper


class ParallelVitisSynthesis(Transformation):
    """Execute a (parallel) synthesis on the model. Requires that the model has
    a link config. Afterwards the bitstreams are available.
    """

    def __init__(self, cfg: DataflowBuildConfig) -> None:  # noqa
        self.cfg = cfg

    def link(self, config: VitisLinkConfiguration) -> Path:
        """Link a single config. Returns the path where the XCLBIN is
        expected to be produced.
        """
        result = subprocess.run(
            shlex.split(f"bash {config.run_script_path}"),
            cwd=config.run_script_path.parent,
            capture_output=True,
            text=True,
        )
        if result.returncode != 0:
            raise FINNSynthesisError(
                f"Synthesis likely failed. Try checking logs "
                f"at {config.run_script_path.parent}.",
                config.run_script_path.parent / "v++_a.log",
            )
        return config.run_script_path.parent / "a.xclbin"

    def apply(self, model: ModelWrapper) -> tuple[ModelWrapper, bool]:  # noqa
        # Load all configs
        configs = VitisLinkConfiguration.load_from_model(model)

        # Figure out number of parallel synthesis runs
        if self.cfg.partitioning_configuration is not None:
            workers = self.cfg.partitioning_configuration.parallel_synthesis_workers
        else:
            workers = 1

        # Execute synthesis concurrently
        futures: dict[int, Future] = {}
        with ThreadPoolExecutor(workers) as tpe:
            for device, config in configs.items():
                log.info(
                    f"Submitting config {device} for synthesis "
                    f"(at {config.run_script_path.parent})"
                )
                futures[device] = tpe.submit(self.link, config)
            tpe.shutdown(wait=True)

        # Check results and exceptions
        for i, future in futures.items():
            result = cast("Path", future.result())
            if not result.exists():
                log.critical(
                    f"XCLBIN for device {i} not found. Check "
                    f"synthesis logs at {configs[i].run_script_path.parent}"
                )
        return model, False


class VitisBuild(Transformation):
    """Build an accelerator for the Vitis platform. Receives an SDP graph with all
    XO files packaged. This transform builds the configuration and starts a (parallel)
    synthesis.
    """

    def __init__(self, cfg: DataflowBuildConfig) -> None:  # noqa
        self.cfg = cfg

    def apply(self, model: ModelWrapper) -> tuple[ModelWrapper, bool]:  # noqa
        log.info("Building Vitis linking configuration...")
        assert self.cfg.board is not None
        model = model.transform(
            BuildBasicVitisLinkConfig(
                platform=self.cfg._resolve_vitis_platform(),  # noqa
                board=self.cfg.board,
                mem_type=self.cfg.fpga_memory,
                vitis_opt_strategy=self.cfg.vitis_opt_strategy,
                optimization_level=self.cfg.vitis_opt_strategy.value,
                f_mhz=round(1000.0 / self.cfg.synth_clk_period_ns),
            )
        )

        # Multi-FPGA specific config changes
        if self.cfg.partitioning_configuration is not None:
            log.info("Modifying linking configuration for Multi-FPGA...")
            match self.cfg.partitioning_configuration.communication_kernel:
                case MFCommunicationKernel.AURORA:
                    model = model.transform(AddAuroraToLinkConfig(board=self.cfg.board))
                case _:
                    raise FINNInternalError(
                        f"Vitis linking confíguration modifications for kernel type "
                        f"{self.cfg.partitioning_configuration.communication_kernel} "
                        f"are not yet implemented."
                    )

        # Run the synthesis
        log.info("Starting synthesis...")
        model = model.transform(ParallelVitisSynthesis(self.cfg))

        return model, False
