$date
	Tue Oct  5 22:12:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFF $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var reg 1 % Q $end
$upscope $end
$scope module DFFSR $end
$var wire 1 & C $end
$var wire 1 ' D $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var reg 1 * Q $end
$upscope $end
$scope module NAND $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOR $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Y $end
$upscope $end
$scope module NOT $end
$var wire 1 1 A $end
$var wire 1 2 Y $end
$upscope $end
$scope module testbench_byte_striping $end
$var wire 1 3 valid_in $end
$var wire 1 4 valid_1_e $end
$var wire 1 5 valid_1_c $end
$var wire 1 6 valid_0_e $end
$var wire 1 7 valid_0_c $end
$var wire 1 8 reset $end
$var wire 32 9 lane_1_e [31:0] $end
$var wire 32 : lane_1_c [31:0] $end
$var wire 32 ; lane_0_e [31:0] $end
$var wire 32 < lane_0_c [31:0] $end
$var wire 1 = clk_2f $end
$var wire 32 > Data_in [31:0] $end
$scope module byte_striping_1 $end
$var wire 1 3 valid_in $end
$var wire 1 8 reset $end
$var wire 1 = clk_2f_c $end
$var wire 32 ? Data_in [31:0] $end
$var reg 1 @ contador $end
$var reg 32 A lane_0_c [31:0] $end
$var reg 32 B lane_1_c [31:0] $end
$var reg 1 7 valid_0_c $end
$var reg 1 5 valid_1_c $end
$upscope $end
$scope module byte_striping_2 $end
$var wire 1 C _10_ $end
$var wire 1 D _11_ $end
$var wire 1 3 valid_in $end
$var wire 1 8 reset $end
$var wire 1 = clk_2f_e $end
$var wire 32 E Data_in [31:0] $end
$var reg 1 F _00_ $end
$var reg 32 G _01_ [31:0] $end
$var reg 32 H _02_ [31:0] $end
$var reg 1 I _03_ $end
$var reg 1 J _04_ $end
$var reg 1 K _05_ $end
$var reg 32 L _06_ [31:0] $end
$var reg 32 M _07_ [31:0] $end
$var reg 1 N _08_ $end
$var reg 1 O _09_ $end
$var reg 1 P contador $end
$var reg 32 Q lane_0_e [31:0] $end
$var reg 32 R lane_1_e [31:0] $end
$var reg 1 6 valid_0_e $end
$var reg 1 4 valid_1_e $end
$upscope $end
$scope module probador_1 $end
$var wire 32 S lane_0_c [31:0] $end
$var wire 32 T lane_0_e [31:0] $end
$var wire 32 U lane_1_c [31:0] $end
$var wire 32 V lane_1_e [31:0] $end
$var wire 1 7 valid_0_c $end
$var wire 1 6 valid_0_e $end
$var wire 1 5 valid_1_c $end
$var wire 1 4 valid_1_e $end
$var reg 32 W Data_in [31:0] $end
$var reg 4 X checker [3:0] $end
$var reg 1 = clk_2f $end
$var reg 1 8 reset $end
$var reg 1 3 valid_in $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
0P
0O
0N
b0 M
b0 L
0K
0J
0I
b0 H
b0 G
0F
b0 E
1D
1C
b0 B
b0 A
0@
b0 ?
b0 >
0=
b0 <
b0 ;
b0 :
b0 9
08
07
06
05
04
03
z2
z1
x0
z/
z.
x-
z,
z+
x*
z)
z(
z'
z&
x%
z$
z#
z"
z!
$end
#1000
1N
b11111111111111111111111111111111 L
1K
0C
b11111111111111111111111111111111 >
b11111111111111111111111111111111 ?
b11111111111111111111111111111111 E
b11111111111111111111111111111111 W
13
18
1=
#2000
0=
#3000
0D
1O
b11101110111011101110111011101110 M
0K
b11111111111111111111111111111111 G
1I
1F
b11101110111011101110111011101110 >
b11101110111011101110111011101110 ?
b11101110111011101110111011101110 E
b11101110111011101110111011101110 W
b11111111111111111111111111111111 ;
b11111111111111111111111111111111 Q
b11111111111111111111111111111111 T
16
1P
17
b11111111111111111111111111111111 <
b11111111111111111111111111111111 A
b11111111111111111111111111111111 S
1@
1=
#4000
0=
#5000
0F
b11101110111011101110111011101110 H
1J
b11011101110111011101110111011101 L
1K
15
b11101110111011101110111011101110 :
b11101110111011101110111011101110 B
b11101110111011101110111011101110 U
0@
0P
b11101110111011101110111011101110 9
b11101110111011101110111011101110 R
b11101110111011101110111011101110 V
14
b11011101110111011101110111011101 >
b11011101110111011101110111011101 ?
b11011101110111011101110111011101 E
b11011101110111011101110111011101 W
1=
#6000
0=
#7000
b11001100110011001100110011001100 M
0K
b11011101110111011101110111011101 G
1F
b11001100110011001100110011001100 >
b11001100110011001100110011001100 ?
b11001100110011001100110011001100 E
b11001100110011001100110011001100 W
b11011101110111011101110111011101 ;
b11011101110111011101110111011101 Q
b11011101110111011101110111011101 T
1P
b11011101110111011101110111011101 <
b11011101110111011101110111011101 A
b11011101110111011101110111011101 S
1@
1=
#8000
0=
#9000
0F
b11001100110011001100110011001100 H
b0 L
0N
b11001100110011001100110011001100 :
b11001100110011001100110011001100 B
b11001100110011001100110011001100 U
0@
0P
b11001100110011001100110011001100 9
b11001100110011001100110011001100 R
b11001100110011001100110011001100 V
b0 >
b0 ?
b0 E
b0 W
03
1=
#10000
0=
#11000
0O
b0 M
b0 G
0I
1D
b0 ;
b0 Q
b0 T
06
b0 <
b0 A
b0 S
07
1=
#12000
0=
#13000
b0 H
0J
05
b0 :
b0 B
b0 U
b0 9
b0 R
b0 V
04
1=
#14000
0=
#15000
1N
b11 L
1K
b11 >
b11 ?
b11 E
b11 W
13
1=
#16000
0=
#17000
0D
b11 G
1I
1F
1O
b100 M
0K
17
b11 <
b11 A
b11 S
1@
b11 ;
b11 Q
b11 T
16
1P
b100 >
b100 ?
b100 E
b100 W
1=
#18000
0=
#19000
b0 L
0N
0F
b100 H
1J
b0 >
b0 ?
b0 E
b0 W
03
0P
b100 9
b100 R
b100 V
14
15
b100 :
b100 B
b100 U
0@
1=
#20000
0=
#21000
0O
b0 M
b0 G
0I
1D
b0 <
b0 A
b0 S
07
b0 ;
b0 Q
b0 T
06
1=
#22000
0=
#23000
1N
b10101010101010101010101010101010 L
1K
b0 H
0J
b10101010101010101010101010101010 >
b10101010101010101010101010101010 ?
b10101010101010101010101010101010 E
b10101010101010101010101010101010 W
13
b0 9
b0 R
b0 V
04
05
b0 :
b0 B
b0 U
1=
#24000
0=
#25000
0D
b10101010101010101010101010101010 G
1I
1F
1O
b10011001100110011001100110011001 M
0K
17
b10101010101010101010101010101010 <
b10101010101010101010101010101010 A
b10101010101010101010101010101010 S
1@
b10101010101010101010101010101010 ;
b10101010101010101010101010101010 Q
b10101010101010101010101010101010 T
16
1P
b10011001100110011001100110011001 >
b10011001100110011001100110011001 ?
b10011001100110011001100110011001 E
b10011001100110011001100110011001 W
1=
#26000
0=
#27000
b0 L
0N
0F
b10011001100110011001100110011001 H
1J
b0 >
b0 ?
b0 E
b0 W
03
0P
b10011001100110011001100110011001 9
b10011001100110011001100110011001 R
b10011001100110011001100110011001 V
14
15
b10011001100110011001100110011001 :
b10011001100110011001100110011001 B
b10011001100110011001100110011001 U
0@
1=
#28000
0=
#29000
0O
b0 M
b0 G
0I
1D
b0 <
b0 A
b0 S
07
b0 ;
b0 Q
b0 T
06
1=
#30000
0=
#31000
1N
b111 L
1K
b0 H
0J
b111 >
b111 ?
b111 E
b111 W
13
b0 9
b0 R
b0 V
04
05
b0 :
b0 B
b0 U
1=
#32000
0=
#33000
0D
b111 G
1I
1F
1O
b1000 M
0K
17
b111 <
b111 A
b111 S
1@
b111 ;
b111 Q
b111 T
16
1P
b1000 >
b1000 ?
b1000 E
b1000 W
1=
#34000
0=
#35000
b0 L
0N
0F
b1000 H
1J
b0 >
b0 ?
b0 E
b0 W
03
0P
b1000 9
b1000 R
b1000 V
14
15
b1000 :
b1000 B
b1000 U
0@
1=
#36000
0=
#37000
0O
b0 M
b0 G
0I
1D
b0 <
b0 A
b0 S
07
b0 ;
b0 Q
b0 T
06
1=
#38000
0=
#39000
b0 H
0J
b0 9
b0 R
b0 V
04
05
b0 :
b0 B
b0 U
1=
#40000
0=
#41000
1=
