<root><simulation><result_generated_time />2023-05-16 17:41:04<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 19, 'OX': 19, 'IY': 39, 'IX': 39, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />106463232<total_data_size_element />{'W': 294912, 'I': 194688, 'O': 92416}<total_data_reuse />{'W': 361, 'I': 546.8402366863905, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />7/18</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [76, 1, 1], 'O': [152, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 19)], []], [[], [('C', 4), ('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('OY', 19)], [('C', 4)]], [], []]<O />[[[], [('C', 4)]], [[('OY', 19)], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 8)], [('C', 2), ('FX', 3), ('FY', 3), ('C', 16), ('OX', 19), ('K', 4)], []]<I />[[('K', 8), ('C', 2), ('FX', 3), ('FY', 3)], [('C', 16), ('OX', 19), ('K', 4)], []]<O />[[('K', 8), ('C', 2), ('FX', 3), ('FY', 3), ('C', 16)], [('OX', 19), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [19.0, 1, 19, 1], 'I': [8.0, 11.69, 5.85, 1.0], 'O': [4.0, 288, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 2359296, 2359296], 'I': [144, 1557504, 1557504], 'O': [64, 739328, 739328], 'O_partial': [64, 0, 0], 'O_final': [0, 739328, 739328]}<actual_mem_utilization_individual />{'W': [0.12, 0.07, 0.0], 'I': [0.28, 0.05, 0.0], 'O': [0.12, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.14, 0.0], 'I': [0.28, 0.14, 0.0], 'O': [0.12, 0.14, 0.0]}<effective_mem_size_bit />{'W': [8, 589824, 2359296], 'I': [144, 1557504, 1557504], 'O': [64, 38912, 739328], 'O_partial': [64, 0, 0], 'O_final': [0, 38912, 739328]}<total_unit_count />{'W': [608, 32, 1, 1], 'I': [608, 76, 1, 1], 'O': [608, 152, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [76, 76, 1, 1], 'O': [152, 152, 1, 1]}<duplicate_unit_count />{'W': [19.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5603328, 5603328], [5603328, 294912], [294912, 0]]<I />[[1663488, 1138176], [1138176, 194688], [194688, 0]]<O />[[(26523392, 26615808), (92416, 0)], [(0, 92416), (92416, 0)], [(0, 92416), (0, 0)]]<O_partial />[[(26523392, 26615808), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (92416, 0)], [(0, 92416), (92416, 0)], [(0, 92416), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[700416, 700416], [87552, 4608], [1152, 0]]<I />[[207936, 142272], [17784, 3042], [760, 0]]<O />[[(3315424, 3326976), (11552, 0)], [(0, 1444), (1444, 0)], [(0, 361), (0, 0)]]<O_partial />[([3315424, 3326976], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [11552, 0]), ([0, 1444], [1444, 0]), ([0, 361], [0, 0])]</mem_access_count_word><mac_count><active />106463232<idle />72843264</mac_count></basic_info><energy><total_energy />236388846.2<mem_energy_breakdown><W />[490.7, 9645.5, 1534.3]<I />[121.7, 2154.9, 1012.9]<O />[2330.8, 286.2, 480.8]</mem_energy_breakdown><MAC_energy><active_MAC />232728625.2<idle_MAC />3642163.2<total />236370788.39999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5689<utilization_without_data_loading />0.5938<utilization_spatial />0.5938<utilization_temporal_with_data_loading />0.9581<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />182758<latency_cycle_without_data_loading />175104<ideal_computing_cycle />175104<data_loading><load_cycle_total />7654<load_cycle_individual />{'W': [4, 4608, 0], 'I': [22, 3042, 0]}<load_cycle_combined />{'W': 4608, 'I': 3042}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-175103], [-153209, -87548], [-175104, -175104]], 'I': [[-175103], [-172530, -149445], [-175104, -175104]], 'O': [[-175104], [-175028, -173660], [-173660, -174743]]}<mem_stall_cycle_shared />{'W': [[-175103], [-153209, 0], [0, 0]], 'I': [[-175103], [-172530, 0], [0, 0]], 'O': [[-175104], [-175028, -173660], [-173660, -174743]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 2359296, 2359296], 'I': [144, 1557504, 1557504], 'O': [64, 739328, 739328], 'O_partial': [64, 0, 0], 'O_final': [0, 739328, 739328]}<data_size_each_level_total />{'W': [2048, 2359296, 2359296], 'I': [10944, 1557504, 1557504], 'O': [9728, 739328, 739328]}<loop_cycles_each_level />{'W': [8, 175104, 175104], 'I': [144, 175104, 175104], 'O': [2304, 175104, 175104]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [9, 4, 1], 'O': [288, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 13.5]], 'I': [[8.0, 1.0], [76.0, 8.9], [8.9, 8.9]], 'O': [[8.0, 0.0], [4.2, 4.2], [4.2, 4.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 13.5]], 'I': [[8.0, 9.0], [684.0, 35.6], [35.6, 8.9]], 'O': [[8.0, 8.0], [1216.0, 4.2], [4.2, 4.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 13.5], [13.5, 0]], 'I': [[8.0, 1.0], [76.0, 8.9], [8.9, 0]], 'O': [[8.0, 0.0], [4.2, 4.2], [4.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [336.2, 26.6], [22.4, 4.2]], 'I': [[8.0, 1.0], [336.2, 26.6], [22.4, 4.2]], 'O': [[8.0, 0.0], [336.2, 26.6], [22.4, 4.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 175104], [8, 8, 21888], [175104, 175104, 1]], 'I': [[1, 1, 175104], [144, 144, 1216], [175104, 175104, 1]], 'O': [[1, 1, 175104], [2304, 2304, 76], [175104, 175104, 1]]}<trans_time_real />{'W': [[0, 1, 175104], [[1, 8, 21888], [4, 8, 21888]], [[4608, 175104, 1], [1152, 175104, 1]]], 'I': [[0, 1, 175104], [[2, 144, 1216], [21, 144, 1216]], [[3042, 175104, 1], [760, 175104, 1]]], 'O': [[0, 1, 175104], [[1, 2304, 76], [19, 2304, 76]], [[1444, 175104, 1], [361, 175104, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, -4], [-170496, -173952]], 'I': [[-1], [-142, -123], [-172062, -174344]], 'O': [[-1], [-2303, -2285], [-173660, -174743]]}<single_stall_count />{'W': [175103, 21887, 0], 'I': [175103, 1215, 0], 'O': [175104, 76, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1444, 0]}, 1: {'W': [87548, 0], 'I': [25515, 0], 'O': [1444, 1444]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-175104, -175104], [-173660, -175104]], 1: [[-62041, -175104], [-173660, -173660]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>