<!DOCTYPE html>

<html>
<head>
<meta charset="UTF-8">
<link href="style.css" type="text/css" rel="stylesheet">
<title>VPCMPW/VPCMPUW—Compare Packed Word Values Into Mask </title></head>
<body>
<h1>VPCMPW/VPCMPUW—Compare Packed Word Values Into Mask</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.NDS.128.66.0F3A.W1 3F /r ib</p>
<p>VPCMPW k1 {k2}, xmm2, xmm3/m128, imm8</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed word integers in xmm3/m128 and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.256.66.0F3A.W1 3F /r ib</p>
<p>VPCMPW k1 {k2}, ymm2, ymm3/m256, imm8</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed signed word integers in ymm3/m256 and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.512.66.0F3A.W1 3F /r ib</p>
<p>VPCMPW k1 {k2}, zmm2, zmm3/m512, imm8</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed signed word integers in zmm3/m512 and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.128.66.0F3A.W1 3E /r ib</p>
<p>VPCMPUW k1 {k2}, xmm2, xmm3/m128, imm8</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned word integers in xmm3/m128 and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.256.66.0F3A.W1 3E /r ib</p>
<p>VPCMPUW k1 {k2}, ymm2, ymm3/m256, imm8</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512VL AVX512BW</td>
<td>Compare packed unsigned word integers in ymm3/m256 and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td></tr>
<tr>
<td>
<p>EVEX.NDS.512.66.0F3A.W1 3E /r ib</p>
<p>VPCMPUW k1 {k2}, zmm2, zmm3/m512, imm8</p></td>
<td>FVM</td>
<td>V/V</td>
<td>AVX512BW</td>
<td>Compare packed unsigned word integers in zmm3/m512 and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>FVM</td>
<td>ModRM:reg (w)</td>
<td>vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td></tr></table>
<p><strong>Description</strong></p>
<p>Performs a SIMD compare of the packed integer word in the second source operand and the first source operand and returns the results of the comparison to the mask destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each pair of packed values in the two source oper-ands. The result of each comparison is a single mask bit result of 1 (comparison true) or 0 (comparison false).</p>
<p>VPCMPW performs a comparison between pairs of signed word values.</p>
<p>VPCMPUW performs a comparison between pairs of unsigned word values.</p>
<p>The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location. The destination operand (first operand) is a mask register k1. Up to 32/16/8 comparisons are performed with results written to the destination operand under the writemask k2.</p>
<p>The comparison predicate operand is an 8-bit immediate: bits 2:0 define the type of comparison to be performed. Bits 3 through 7 of the immediate are reserved. Compiler can implement the pseudo-op mnemonic listed in Table 5-10.</p>
<p><strong>Operation</strong></p>
<p>CASE (COMPARISON PREDICATE) OF</p>
<p>0: OP (cid:197) EQ;</p>
<p>1: OP (cid:197) LT;</p>
<p>2: OP (cid:197) LE;</p>
<p>3: OP (cid:197) FALSE;</p>
<p>4: OP (cid:197) NEQ ;</p>
<p>5: OP (cid:197) NLT;</p>
<p>6: OP (cid:197) NLE;</p>
<p>7: OP (cid:197) TRUE;</p>
<p>ESAC;</p>
<p><strong>VPCMPW (EVEX encoded versions)</strong></p>
<p>(KL, VL) = (8, 128), (16, 256), (32, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 16</p>
<p>IF k2[j] OR *no writemask*</p>
<p>THEN</p>
<p>ICMP (cid:197) SRC1[i+15:i] OP SRC2[i+15:i];</p>
<p>IF CMP = TRUE</p>
<p>THEN DEST[j] (cid:197) 1;</p>
<p>ELSE DEST[j] (cid:197) 0; FI;</p>
<p>ELSE</p>
<p>DEST[j] = 0</p>
<p>; zeroing-masking only</p>
<p>FI;</p>
<p>ENDFOR</p>
<p>DEST[MAX_KL-1:KL] (cid:197) 0</p>
<p><strong>VPCMPUW (EVEX encoded versions)</strong></p>
<p>(KL, VL) = (8, 128), (16, 256), (32, 512)</p>
<p>FOR j (cid:197) 0 TO KL-1</p>
<p>i (cid:197) j * 16</p>
<p>IF k2[j] OR *no writemask*</p>
<p>THEN</p>
<p>CMP (cid:197) SRC1[i+15:i] OP SRC2[i+15:i];</p>
<p>IF CMP = TRUE</p>
<p>THEN DEST[j] (cid:197) 1;</p>
<p>ELSE DEST[j] (cid:197) 0; FI;</p>
<p>ELSE</p>
<p>DEST[j] = 0</p>
<p>; zeroing-masking only</p>
<p>FI;</p>
<p>ENDFOR</p>
<p>DEST[MAX_KL-1:KL] (cid:197) 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VPCMPW __mmask32 _mm512_cmp_epi16_mask( __m512i a, __m512i b, int cmp);</p>
<p>VPCMPW __mmask32 _mm512_mask_cmp_epi16_mask( __mmask32 m, __m512i a, __m512i b, int cmp);</p>
<p>VPCMPW __mmask16 _mm256_cmp_epi16_mask( __m256i a, __m256i b, int cmp);</p>
<p>VPCMPW __mmask16 _mm256_mask_cmp_epi16_mask( __mmask16 m, __m256i a, __m256i b, int cmp);</p>
<p>VPCMPW __mmask8 _mm_cmp_epi16_mask( __m128i a, __m128i b, int cmp);</p>
<p>VPCMPW __mmask8 _mm_mask_cmp_epi16_mask( __mmask8 m, __m128i a, __m128i b, int cmp);</p>
<p>VPCMPW __mmask32 _mm512_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __m512i a, __m512i b);</p>
<p>VPCMPW __mmask32 _mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __mmask32 m, __m512i a, __m512i b);</p>
<p>VPCMPW __mmask16 _mm256_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __m256i a, __m256i b);</p>
<p>VPCMPW __mmask16 _mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __mmask16 m, __m256i a, __m256i b);</p>
<p>VPCMPW __mmask8 _mm_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __m128i a, __m128i b);</p>
<p>VPCMPW __mmask8 _mm_mask_cmp[eq|ge|gt|le|lt|neq]_epi16_mask( __mmask8 m, __m128i a, __m128i b);</p>
<p>VPCMPUW __mmask32 _mm512_cmp_epu16_mask( __m512i a, __m512i b, int cmp);</p>
<p>VPCMPUW __mmask32 _mm512_mask_cmp_epu16_mask( __mmask32 m, __m512i a, __m512i b, int cmp);</p>
<p>VPCMPUW __mmask16 _mm256_cmp_epu16_mask( __m256i a, __m256i b, int cmp);</p>
<p>VPCMPUW __mmask16 _mm256_mask_cmp_epu16_mask( __mmask16 m, __m256i a, __m256i b, int cmp);</p>
<p>VPCMPUW __mmask8 _mm_cmp_epu16_mask( __m128i a, __m128i b, int cmp);</p>
<p>VPCMPUW __mmask8 _mm_mask_cmp_epu16_mask( __mmask8 m, __m128i a, __m128i b, int cmp);</p>
<p>VPCMPUW __mmask32 _mm512_cmp[eq|ge|gt|le|lt|neq]_epu16_mask( __m512i a, __m512i b, int cmp);</p>
<p>VPCMPUW __mmask32 _mm512_mask_cmp[eq|ge|gt|le|lt|neq]_epu16_mask( __mmask32 m, __m512i a, __m512i b, int cmp);</p>
<p>VPCMPUW __mmask16 _mm256_cmp[eq|ge|gt|le|lt|neq]_epu16_mask( __m256i a, __m256i b, int cmp);</p>
<p>VPCMPUW __mmask16 _mm256_mask_cmp[eq|ge|gt|le|lt|neq]_epu16_mask( __mmask16 m, __m256i a, __m256i b, int cmp);</p>
<p>VPCMPUW __mmask8 _mm_cmp[eq|ge|gt|le|lt|neq]_epu16_mask( __m128i a, __m128i b, int cmp);</p>
<p>VPCMPUW __mmask8 _mm_mask_cmp[eq|ge|gt|le|lt|neq]_epu16_mask( __mmask8 m, __m128i a, __m128i b, int cmp);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>None</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instruction, see Exceptions Type E4.nb.</p></body></html>