--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MAIN.twx MAIN.ncd -o MAIN.twr MAIN.pcf -ucf MAIN.ucf

Design file:              MAIN.ncd
Physical constraint file: MAIN.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK37 = PERIOD TIMEGRP "CLK37" 26.665 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK37 = PERIOD TIMEGRP "CLK37" 26.665 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.664ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.665ns
  Low pulse: 13.332ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------
Slack: 10.664ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.665ns
  High pulse: 13.332ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------
Slack: 23.995ns (period - min period limit)
  Period: 26.665ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk2x = PERIOD TIMEGRP "clk2x" 8.88 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.430ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk2x = PERIOD TIMEGRP "clk2x" 8.88 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.450ns (period - min period limit)
  Period: 8.880ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clkxx/CLK
  Logical resource: clkxx/CK
  Location pin: SLICE_X40Y51.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.880ns
  High pulse: 4.440ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clkxx/SR
  Logical resource: clkxx/SR
  Location pin: SLICE_X40Y51.SR
  Clock network: ][79179_315
--------------------------------------------------------------------------------
Slack: 8.450ns (period - min period limit)
  Period: 8.880ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dv1<1>/CLK
  Logical resource: dv1_5/CK
  Location pin: SLICE_X44Y65.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkb = PERIOD TIMEGRP "clkb" 35.554 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkb = PERIOD TIMEGRP "clkb" 35.554 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y8.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y10.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_front/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_front/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y4.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48370 paths analyzed, 2929 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.322ns.
--------------------------------------------------------------------------------

Paths for end point s_AFE_confirm_B_0 (SLICE_X5Y68.A4), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd2 (FF)
  Destination:          s_AFE_confirm_B_0 (FF)
  Requirement:          106.665ns
  Data Path Delay:      13.250ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.514 - 0.551)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd2 to s_AFE_confirm_B_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y63.BQ       Tcko                  0.391   lumstp_FSM_FFd2
                                                       lumstp_FSM_FFd2
    SLICE_X8Y58.B3       net (fanout=47)       1.938   lumstp_FSM_FFd2
    SLICE_X8Y58.B        Tilo                  0.205   lumstp_FSM_FFd1
                                                       lut25896_2703
    SLICE_X13Y63.D4      net (fanout=5)        0.828   lut25896_2703
    SLICE_X13Y63.D       Tilo                  0.259   lut25897_5117
                                                       lut25897_5117
    SLICE_X24Y68.A5      net (fanout=7)        3.669   lut25897_5117
    SLICE_X24Y68.AMUX    Tilo                  0.251   lut25994_5169
                                                       lut26013_5176
    SLICE_X5Y68.A4       net (fanout=1)        5.387   lut26013_5176
    SLICE_X5Y68.CLK      Tas                   0.322   s_AFE_confirm_B<0>
                                                       lut26014_5177
                                                       s_AFE_confirm_B_0
    -------------------------------------------------  ---------------------------
    Total                                     13.250ns (1.428ns logic, 11.822ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd3 (FF)
  Destination:          s_AFE_confirm_B_0 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.356ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.514 - 0.528)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd3 to s_AFE_confirm_B_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y63.AQ       Tcko                  0.447   lumstp_FSM_FFd3
                                                       lumstp_FSM_FFd3
    SLICE_X8Y58.B4       net (fanout=48)       0.988   lumstp_FSM_FFd3
    SLICE_X8Y58.B        Tilo                  0.205   lumstp_FSM_FFd1
                                                       lut25896_2703
    SLICE_X13Y63.D4      net (fanout=5)        0.828   lut25896_2703
    SLICE_X13Y63.D       Tilo                  0.259   lut25897_5117
                                                       lut25897_5117
    SLICE_X24Y68.A5      net (fanout=7)        3.669   lut25897_5117
    SLICE_X24Y68.AMUX    Tilo                  0.251   lut25994_5169
                                                       lut26013_5176
    SLICE_X5Y68.A4       net (fanout=1)        5.387   lut26013_5176
    SLICE_X5Y68.CLK      Tas                   0.322   s_AFE_confirm_B<0>
                                                       lut26014_5177
                                                       s_AFE_confirm_B_0
    -------------------------------------------------  ---------------------------
    Total                                     12.356ns (1.484ns logic, 10.872ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd1 (FF)
  Destination:          s_AFE_confirm_B_0 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.202ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.514 - 0.497)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd1 to s_AFE_confirm_B_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.AQ       Tcko                  0.408   lumstp_FSM_FFd1
                                                       lumstp_FSM_FFd1
    SLICE_X8Y58.B1       net (fanout=26)       0.873   lumstp_FSM_FFd1
    SLICE_X8Y58.B        Tilo                  0.205   lumstp_FSM_FFd1
                                                       lut25896_2703
    SLICE_X13Y63.D4      net (fanout=5)        0.828   lut25896_2703
    SLICE_X13Y63.D       Tilo                  0.259   lut25897_5117
                                                       lut25897_5117
    SLICE_X24Y68.A5      net (fanout=7)        3.669   lut25897_5117
    SLICE_X24Y68.AMUX    Tilo                  0.251   lut25994_5169
                                                       lut26013_5176
    SLICE_X5Y68.A4       net (fanout=1)        5.387   lut26013_5176
    SLICE_X5Y68.CLK      Tas                   0.322   s_AFE_confirm_B<0>
                                                       lut26014_5177
                                                       s_AFE_confirm_B_0
    -------------------------------------------------  ---------------------------
    Total                                     12.202ns (1.445ns logic, 10.757ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point s_AFE_confirm_B_1 (SLICE_X5Y68.A4), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd2 (FF)
  Destination:          s_AFE_confirm_B_1 (FF)
  Requirement:          106.665ns
  Data Path Delay:      13.155ns (Levels of Logic = 4)
  Clock Path Skew:      -0.037ns (0.514 - 0.551)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd2 to s_AFE_confirm_B_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y63.BQ       Tcko                  0.391   lumstp_FSM_FFd2
                                                       lumstp_FSM_FFd2
    SLICE_X8Y58.B3       net (fanout=47)       1.938   lumstp_FSM_FFd2
    SLICE_X8Y58.B        Tilo                  0.205   lumstp_FSM_FFd1
                                                       lut25896_2703
    SLICE_X13Y63.D4      net (fanout=5)        0.828   lut25896_2703
    SLICE_X13Y63.D       Tilo                  0.259   lut25897_5117
                                                       lut25897_5117
    SLICE_X24Y68.A5      net (fanout=7)        3.669   lut25897_5117
    SLICE_X24Y68.AMUX    Tilo                  0.251   lut25994_5169
                                                       lut26013_5176
    SLICE_X5Y68.A4       net (fanout=1)        5.387   lut26013_5176
    SLICE_X5Y68.CLK      Tas                   0.227   s_AFE_confirm_B<0>
                                                       lut26023_5180
                                                       s_AFE_confirm_B_1
    -------------------------------------------------  ---------------------------
    Total                                     13.155ns (1.333ns logic, 11.822ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd3 (FF)
  Destination:          s_AFE_confirm_B_1 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.261ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.514 - 0.528)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd3 to s_AFE_confirm_B_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y63.AQ       Tcko                  0.447   lumstp_FSM_FFd3
                                                       lumstp_FSM_FFd3
    SLICE_X8Y58.B4       net (fanout=48)       0.988   lumstp_FSM_FFd3
    SLICE_X8Y58.B        Tilo                  0.205   lumstp_FSM_FFd1
                                                       lut25896_2703
    SLICE_X13Y63.D4      net (fanout=5)        0.828   lut25896_2703
    SLICE_X13Y63.D       Tilo                  0.259   lut25897_5117
                                                       lut25897_5117
    SLICE_X24Y68.A5      net (fanout=7)        3.669   lut25897_5117
    SLICE_X24Y68.AMUX    Tilo                  0.251   lut25994_5169
                                                       lut26013_5176
    SLICE_X5Y68.A4       net (fanout=1)        5.387   lut26013_5176
    SLICE_X5Y68.CLK      Tas                   0.227   s_AFE_confirm_B<0>
                                                       lut26023_5180
                                                       s_AFE_confirm_B_1
    -------------------------------------------------  ---------------------------
    Total                                     12.261ns (1.389ns logic, 10.872ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd1 (FF)
  Destination:          s_AFE_confirm_B_1 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.107ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.514 - 0.497)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd1 to s_AFE_confirm_B_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y58.AQ       Tcko                  0.408   lumstp_FSM_FFd1
                                                       lumstp_FSM_FFd1
    SLICE_X8Y58.B1       net (fanout=26)       0.873   lumstp_FSM_FFd1
    SLICE_X8Y58.B        Tilo                  0.205   lumstp_FSM_FFd1
                                                       lut25896_2703
    SLICE_X13Y63.D4      net (fanout=5)        0.828   lut25896_2703
    SLICE_X13Y63.D       Tilo                  0.259   lut25897_5117
                                                       lut25897_5117
    SLICE_X24Y68.A5      net (fanout=7)        3.669   lut25897_5117
    SLICE_X24Y68.AMUX    Tilo                  0.251   lut25994_5169
                                                       lut26013_5176
    SLICE_X5Y68.A4       net (fanout=1)        5.387   lut26013_5176
    SLICE_X5Y68.CLK      Tas                   0.227   s_AFE_confirm_B<0>
                                                       lut26023_5180
                                                       s_AFE_confirm_B_1
    -------------------------------------------------  ---------------------------
    Total                                     12.107ns (1.350ns logic, 10.757ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point bdwell7_4 (SLICE_X42Y35.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd2 (FF)
  Destination:          bdwell7_4 (FF)
  Requirement:          106.665ns
  Data Path Delay:      12.401ns (Levels of Logic = 4)
  Clock Path Skew:      -0.169ns (0.474 - 0.643)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd2 to bdwell7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y63.BQ       Tcko                  0.391   lumstp_FSM_FFd2
                                                       lumstp_FSM_FFd2
    SLICE_X8Y59.B5       net (fanout=47)       1.965   lumstp_FSM_FFd2
    SLICE_X8Y59.B        Tilo                  0.205   extellipeva_BRB2
                                                       lut9900_229
    SLICE_X23Y55.A5      net (fanout=28)       3.487   lut9900_229
    SLICE_X23Y55.A       Tilo                  0.259   sortst_24
                                                       lut25881_2728
    SLICE_X17Y46.D4      net (fanout=4)        1.710   lut25881_2728
    SLICE_X17Y46.D       Tilo                  0.259   s_already_conf_flag_9
                                                       lut25883_5113
    SLICE_X17Y46.A5      net (fanout=5)        0.362   lut25883_5113
    SLICE_X17Y46.AMUX    Tilo                  0.313   s_already_conf_flag_9
                                                       lut33531_7387
    SLICE_X42Y35.CE      net (fanout=5)        3.119   lut33531_7387
    SLICE_X42Y35.CLK     Tceck                 0.331   bdwell7<4>
                                                       bdwell7_4
    -------------------------------------------------  ---------------------------
    Total                                     12.401ns (1.758ns logic, 10.643ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd4 (FF)
  Destination:          bdwell7_4 (FF)
  Requirement:          106.665ns
  Data Path Delay:      11.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.474 - 0.580)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd4 to bdwell7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y58.AQ      Tcko                  0.447   lumstp_FSM_FFd4
                                                       lumstp_FSM_FFd4
    SLICE_X8Y59.C1       net (fanout=40)       0.828   lumstp_FSM_FFd4
    SLICE_X8Y59.C        Tilo                  0.205   extellipeva_BRB2
                                                       lut9899_228
    SLICE_X8Y59.B4       net (fanout=6)        0.286   lut9899_228
    SLICE_X8Y59.B        Tilo                  0.205   extellipeva_BRB2
                                                       lut9900_229
    SLICE_X23Y55.A5      net (fanout=28)       3.487   lut9900_229
    SLICE_X23Y55.A       Tilo                  0.259   sortst_24
                                                       lut25881_2728
    SLICE_X17Y46.D4      net (fanout=4)        1.710   lut25881_2728
    SLICE_X17Y46.D       Tilo                  0.259   s_already_conf_flag_9
                                                       lut25883_5113
    SLICE_X17Y46.A5      net (fanout=5)        0.362   lut25883_5113
    SLICE_X17Y46.AMUX    Tilo                  0.313   s_already_conf_flag_9
                                                       lut33531_7387
    SLICE_X42Y35.CE      net (fanout=5)        3.119   lut33531_7387
    SLICE_X42Y35.CLK     Tceck                 0.331   bdwell7<4>
                                                       bdwell7_4
    -------------------------------------------------  ---------------------------
    Total                                     11.811ns (2.019ns logic, 9.792ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lumstp_FSM_FFd3 (FF)
  Destination:          bdwell7_4 (FF)
  Requirement:          106.665ns
  Data Path Delay:      11.484ns (Levels of Logic = 4)
  Clock Path Skew:      -0.146ns (0.474 - 0.620)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lumstp_FSM_FFd3 to bdwell7_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y63.AQ       Tcko                  0.447   lumstp_FSM_FFd3
                                                       lumstp_FSM_FFd3
    SLICE_X8Y59.B2       net (fanout=48)       0.992   lumstp_FSM_FFd3
    SLICE_X8Y59.B        Tilo                  0.205   extellipeva_BRB2
                                                       lut9900_229
    SLICE_X23Y55.A5      net (fanout=28)       3.487   lut9900_229
    SLICE_X23Y55.A       Tilo                  0.259   sortst_24
                                                       lut25881_2728
    SLICE_X17Y46.D4      net (fanout=4)        1.710   lut25881_2728
    SLICE_X17Y46.D       Tilo                  0.259   s_already_conf_flag_9
                                                       lut25883_5113
    SLICE_X17Y46.A5      net (fanout=5)        0.362   lut25883_5113
    SLICE_X17Y46.AMUX    Tilo                  0.313   s_already_conf_flag_9
                                                       lut33531_7387
    SLICE_X42Y35.CE      net (fanout=5)        3.119   lut33531_7387
    SLICE_X42Y35.CLK     Tceck                 0.331   bdwell7<4>
                                                       bdwell7_4
    -------------------------------------------------  ---------------------------
    Total                                     11.484ns (1.814ns logic, 9.670ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_tabejeta110/DP.HIGH (SLICE_X22Y53.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ndumpf_0 (FF)
  Destination:          Mram_tabejeta110/DP.HIGH (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ndumpf_0 to Mram_tabejeta110/DP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.BQ      Tcko                  0.198   ndumpf<6>
                                                       ndumpf_0
    SLICE_X22Y53.D1      net (fanout=92)       0.424   ndumpf<0>
    SLICE_X22Y53.CLK     Tah         (-Th)     0.293   N65
                                                       Mram_tabejeta110/DP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (-0.095ns logic, 0.424ns route)
                                                       (-28.9% logic, 128.9% route)

--------------------------------------------------------------------------------

Paths for end point Mram_tabejeta110/DP.LOW (SLICE_X22Y53.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ndumpf_0 (FF)
  Destination:          Mram_tabejeta110/DP.LOW (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ndumpf_0 to Mram_tabejeta110/DP.LOW
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.BQ      Tcko                  0.198   ndumpf<6>
                                                       ndumpf_0
    SLICE_X22Y53.D1      net (fanout=92)       0.424   ndumpf<0>
    SLICE_X22Y53.CLK     Tah         (-Th)     0.293   N65
                                                       Mram_tabejeta110/DP.LOW
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (-0.095ns logic, 0.424ns route)
                                                       (-28.9% logic, 128.9% route)

--------------------------------------------------------------------------------

Paths for end point Mram_tabejeta110/SP.HIGH (SLICE_X22Y53.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ndumpf_0 (FF)
  Destination:          Mram_tabejeta110/SP.HIGH (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ndumpf_0 to Mram_tabejeta110/SP.HIGH
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.BQ      Tcko                  0.198   ndumpf<6>
                                                       ndumpf_0
    SLICE_X22Y53.D1      net (fanout=92)       0.424   ndumpf<0>
    SLICE_X22Y53.CLK     Tah         (-Th)     0.293   N65
                                                       Mram_tabejeta110/SP.HIGH
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (-0.095ns logic, 0.424ns route)
                                                       (-28.9% logic, 128.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 105.026ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LED1_OBUF/CLK0
  Logical resource: LED1/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clkx
--------------------------------------------------------------------------------
Slack: 105.026ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: floorx/CLK0
  Logical resource: floorx/CK0
  Location pin: OLOGIC_X0Y56.CLK0
  Clock network: clkx
--------------------------------------------------------------------------------
Slack: 105.606ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: FPGA_RSTCOM_IBUF/CLK0
  Logical resource: comrst/CLK0
  Location pin: ILOGIC_X0Y23.CLK0
  Clock network: clkx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 215396 paths analyzed, 16009 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.256ns.
--------------------------------------------------------------------------------

Paths for end point A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y34.ADDRA11), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pix_2 (FF)
  Destination:          A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      8.711ns (Levels of Logic = 2)
  Clock Path Skew:      0.118ns (0.608 - 0.490)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pix_2 to A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AQ      Tcko                  0.391   pix<0>
                                                       pix_2
    SLICE_X4Y48.C5       net (fanout=31)       2.998   pix<2>
    SLICE_X4Y48.C        Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage<53>
                                                       lut20686_2288
    SLICE_X7Y40.A1       net (fanout=2)        1.548   lut20686_2288
    SLICE_X7Y40.A        Tilo                  0.259   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_29
                                                       lut20691_2291
    RAMB16_X0Y34.ADDRA11 net (fanout=2)        2.960   lut20691_2291
    RAMB16_X0Y34.CLKA    Trcck_ADDRA           0.350   A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.711ns (1.205ns logic, 7.506ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pix_1 (FF)
  Destination:          A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      8.497ns (Levels of Logic = 2)
  Clock Path Skew:      0.118ns (0.608 - 0.490)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pix_1 to A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.BMUX    Tshcko                0.461   pix<0>
                                                       pix_1
    SLICE_X4Y48.C6       net (fanout=31)       2.714   pix<1>
    SLICE_X4Y48.C        Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage<53>
                                                       lut20686_2288
    SLICE_X7Y40.A1       net (fanout=2)        1.548   lut20686_2288
    SLICE_X7Y40.A        Tilo                  0.259   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_29
                                                       lut20691_2291
    RAMB16_X0Y34.ADDRA11 net (fanout=2)        2.960   lut20691_2291
    RAMB16_X0Y34.CLKA    Trcck_ADDRA           0.350   A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.497ns (1.275ns logic, 7.222ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pix_3 (FF)
  Destination:          A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      8.165ns (Levels of Logic = 2)
  Clock Path Skew:      0.118ns (0.608 - 0.490)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pix_3 to A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.AMUX    Tshcko                0.461   pix<0>
                                                       pix_3
    SLICE_X4Y48.C3       net (fanout=31)       2.382   pix<3>
    SLICE_X4Y48.C        Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage<53>
                                                       lut20686_2288
    SLICE_X7Y40.A1       net (fanout=2)        1.548   lut20686_2288
    SLICE_X7Y40.A        Tilo                  0.259   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_MEM_CTRL/s_overusage_b_29
                                                       lut20691_2291
    RAMB16_X0Y34.ADDRA11 net (fanout=2)        2.960   lut20691_2291
    RAMB16_X0Y34.CLKA    Trcck_ADDRA           0.350   A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
                                                       A_bckgnd_camrear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.165ns (1.275ns logic, 6.890ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y0.ADDRA10), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pox_5 (FF)
  Destination:          i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      8.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.162ns (0.544 - 0.382)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pox_5 to i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y42.AMUX    Tshcko                0.461   lut10990_339
                                                       pox_5
    SLICE_X7Y12.A5       net (fanout=73)       5.957   pox<5>
    SLICE_X7Y12.A        Tilo                  0.259   i_MEAN_16K/s_acc2_transluc_rmean<16>
                                                       lut12399_686
    RAMB16_X0Y0.ADDRA10  net (fanout=4)        1.554   lut12399_686
    RAMB16_X0Y0.CLKA     Trcck_ADDRA           0.350   i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.581ns (1.070ns logic, 7.511ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MEAN_16K/s_floor_addr_5 (FF)
  Destination:          i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      4.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.544 - 0.512)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_MEAN_16K/s_floor_addr_5 to i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.BQ       Tcko                  0.408   i_MEAN_16K/s_floor_addr<7>
                                                       i_MEAN_16K/s_floor_addr_5
    SLICE_X7Y12.A1       net (fanout=4)        2.134   i_MEAN_16K/s_floor_addr<5>
    SLICE_X7Y12.A        Tilo                  0.259   i_MEAN_16K/s_acc2_transluc_rmean<16>
                                                       lut12399_686
    RAMB16_X0Y0.ADDRA10  net (fanout=4)        1.554   lut12399_686
    RAMB16_X0Y0.CLKA     Trcck_ADDRA           0.350   i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       i_MEAN_16K/i_ACC_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (1.017ns logic, 3.688ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point i_MEAN_16K/i_ACC_REFLECT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y6.ADDRBRDADDR6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pox_1 (FF)
  Destination:          i_MEAN_16K/i_ACC_REFLECT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      8.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.527 - 0.482)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pox_1 to i_MEAN_16K/i_ACC_REFLECT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X25Y62.AMUX       Tshcko                0.461   pox<0>
                                                          pox_1
    RAMB8_X1Y6.ADDRBRDADDR6 net (fanout=70)       7.520   pox<1>
    RAMB8_X1Y6.CLKBRDCLK    Trcck_ADDRB           0.350   i_MEAN_16K/i_ACC_REFLECT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
                                                          i_MEAN_16K/i_ACC_REFLECT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         8.331ns (0.811ns logic, 7.520ns route)
                                                          (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_MEAN_16K/s_acc2b_reflect_30 (SLICE_X1Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MEAN_16K/s_acc2b_reflect_wsum_0 (FF)
  Destination:          i_MEAN_16K/s_acc2b_reflect_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MEAN_16K/s_acc2b_reflect_wsum_0 to i_MEAN_16K/s_acc2b_reflect_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.AQ       Tcko                  0.200   i_MEAN_16K/s_acc2b_reflect_wsum<3>
                                                       i_MEAN_16K/s_acc2b_reflect_wsum_0
    SLICE_X1Y22.AX       net (fanout=1)        0.135   i_MEAN_16K/s_acc2b_reflect_wsum<0>
    SLICE_X1Y22.CLK      Tckdi       (-Th)    -0.059   i_MEAN_16K/s_acc2b_reflect<43>
                                                       i_MEAN_16K/s_acc2b_reflect_30
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.259ns logic, 0.135ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Paths for end point i_MEAN_16K/s_accb_transluc_32 (SLICE_X1Y4.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MEAN_16K/s_accb_transluc_wsum_2 (FF)
  Destination:          i_MEAN_16K/s_accb_transluc_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MEAN_16K/s_accb_transluc_wsum_2 to i_MEAN_16K/s_accb_transluc_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y4.CQ        Tcko                  0.200   i_MEAN_16K/s_accb_transluc_wsum<3>
                                                       i_MEAN_16K/s_accb_transluc_wsum_2
    SLICE_X1Y4.CX        net (fanout=1)        0.138   i_MEAN_16K/s_accb_transluc_wsum<2>
    SLICE_X1Y4.CLK       Tckdi       (-Th)    -0.059   i_MEAN_16K/s_accb_transluc<35>
                                                       i_MEAN_16K/s_accb_transluc_32
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.259ns logic, 0.138ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_input_data_8_1 (SLICE_X16Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_input_data_8_1 (FF)
  Destination:          s_sram_input_data_8_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_input_data_8_1 to s_sram_input_data_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.200   s_sram_input_data_8_1
                                                       s_sram_input_data_8_1
    SLICE_X16Y28.A6      net (fanout=1)        0.017   s_sram_input_data_8_1
    SLICE_X16Y28.CLK     Tah         (-Th)    -0.190   s_sram_input_data_8_1
                                                       lut9370_128
                                                       s_sram_input_data_8_1
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.390ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y7.CLKAWRCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y7.CLKBRDCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y6.CLKAWRCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 97 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.201ns.
--------------------------------------------------------------------------------

Paths for end point dv1_4 (SLICE_X44Y66.A1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_0 (FF)
  Destination:          dv1_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      2.040ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_0 to dv1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y65.AQ      Tcko                  0.391   ck1us
                                                       dv1_0
    SLICE_X44Y65.B5      net (fanout=7)        0.385   dv1<0>
    SLICE_X44Y65.B       Tilo                  0.205   dv1<1>
                                                       lut21750_3523
    SLICE_X44Y66.A1      net (fanout=2)        0.718   lut21750_3523
    SLICE_X44Y66.CLK     Tas                   0.341   dv1<3>
                                                       lut21752_3525
                                                       dv1_4
    -------------------------------------------------  ---------------------------
    Total                                      2.040ns (0.937ns logic, 1.103ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_1 (FF)
  Destination:          dv1_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.975ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_1 to dv1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.CQ      Tcko                  0.408   dv1<1>
                                                       dv1_1
    SLICE_X44Y65.B6      net (fanout=7)        0.303   dv1<1>
    SLICE_X44Y65.B       Tilo                  0.205   dv1<1>
                                                       lut21750_3523
    SLICE_X44Y66.A1      net (fanout=2)        0.718   lut21750_3523
    SLICE_X44Y66.CLK     Tas                   0.341   dv1<3>
                                                       lut21752_3525
                                                       dv1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.975ns (0.954ns logic, 1.021ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point dv1_3 (SLICE_X44Y66.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_4 (FF)
  Destination:          dv1_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.998ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_4 to dv1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y66.AQ      Tcko                  0.408   dv1<3>
                                                       dv1_4
    SLICE_X45Y65.B5      net (fanout=3)        0.364   dv1<4>
    SLICE_X45Y65.B       Tilo                  0.259   ck1us
                                                       lut21729_3513
    SLICE_X44Y66.D1      net (fanout=6)        0.626   lut21729_3513
    SLICE_X44Y66.CLK     Tas                   0.341   dv1<3>
                                                       lut21745_3520
                                                       dv1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (1.008ns logic, 0.990ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_5 (FF)
  Destination:          dv1_3 (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.759ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_5 to dv1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.AQ      Tcko                  0.408   dv1<1>
                                                       dv1_5
    SLICE_X45Y65.B6      net (fanout=2)        0.125   dv1<5>
    SLICE_X45Y65.B       Tilo                  0.259   ck1us
                                                       lut21729_3513
    SLICE_X44Y66.D1      net (fanout=6)        0.626   lut21729_3513
    SLICE_X44Y66.CLK     Tas                   0.341   dv1<3>
                                                       lut21745_3520
                                                       dv1_3
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (1.008ns logic, 0.751ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------

Paths for end point dv1_4 (SLICE_X44Y66.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_0 (FF)
  Destination:          dv1_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.968ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_0 to dv1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y65.AQ      Tcko                  0.391   ck1us
                                                       dv1_0
    SLICE_X44Y66.B2      net (fanout=7)        0.627   dv1<0>
    SLICE_X44Y66.B       Tilo                  0.205   dv1<3>
                                                       lut21751_3524
    SLICE_X44Y66.A3      net (fanout=2)        0.404   lut21751_3524
    SLICE_X44Y66.CLK     Tas                   0.341   dv1<3>
                                                       lut21752_3525
                                                       dv1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (0.937ns logic, 1.031ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_1 (FF)
  Destination:          dv1_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_1 to dv1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.CQ      Tcko                  0.408   dv1<1>
                                                       dv1_1
    SLICE_X44Y66.B4      net (fanout=7)        0.468   dv1<1>
    SLICE_X44Y66.B       Tilo                  0.205   dv1<3>
                                                       lut21751_3524
    SLICE_X44Y66.A3      net (fanout=2)        0.404   lut21751_3524
    SLICE_X44Y66.CLK     Tas                   0.341   dv1<3>
                                                       lut21752_3525
                                                       dv1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.954ns logic, 0.872ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ck1us (FF)
  Destination:          dv1_4 (FF)
  Requirement:          8.888ns
  Data Path Delay:      1.719ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ck1us to dv1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y65.CQ      Tcko                  0.391   ck1us
                                                       ck1us
    SLICE_X44Y66.B5      net (fanout=7)        0.378   ck1us
    SLICE_X44Y66.B       Tilo                  0.205   dv1<3>
                                                       lut21751_3524
    SLICE_X44Y66.A3      net (fanout=2)        0.404   lut21751_3524
    SLICE_X44Y66.CLK     Tas                   0.341   dv1<3>
                                                       lut21752_3525
                                                       dv1_4
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.937ns logic, 0.782ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dv1_4 (SLICE_X44Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dv1_4 (FF)
  Destination:          dv1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dv1_4 to dv1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y66.AQ      Tcko                  0.200   dv1<3>
                                                       dv1_4
    SLICE_X44Y66.A6      net (fanout=3)        0.022   dv1<4>
    SLICE_X44Y66.CLK     Tah         (-Th)    -0.190   dv1<3>
                                                       lut21752_3525
                                                       dv1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point dv1_5 (SLICE_X44Y65.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dv1_5 (FF)
  Destination:          dv1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dv1_5 to dv1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y65.AQ      Tcko                  0.200   dv1<1>
                                                       dv1_5
    SLICE_X44Y65.A6      net (fanout=2)        0.023   dv1<5>
    SLICE_X44Y65.CLK     Tah         (-Th)    -0.190   dv1<1>
                                                       lut21757_3527
                                                       dv1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point dv1_3 (SLICE_X44Y66.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dv1_3 (FF)
  Destination:          dv1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dv1_3 to dv1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y66.DQ      Tcko                  0.200   dv1<3>
                                                       dv1_3
    SLICE_X44Y66.D6      net (fanout=8)        0.046   dv1<3>
    SLICE_X44Y66.CLK     Tah         (-Th)    -0.190   dv1<3>
                                                       lut21745_3520
                                                       dv1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.390ns logic, 0.046ns route)
                                                       (89.4% logic, 10.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.158ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst/I0
  Logical resource: BUFG_inst/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: clkfx
--------------------------------------------------------------------------------
Slack: 8.458ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clkxx/CLK
  Logical resource: clkxx/CK
  Location pin: SLICE_X40Y51.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.458ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.888ns
  High pulse: 4.444ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: clkxx/SR
  Logical resource: clkxx/SR
  Location pin: SLICE_X40Y51.SR
  Clock network: ][79179_315
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_writing_sram_active_LDC = MAXDELAY TO TIMEGRP        
 "TO_s_writing_sram_active_LDC" TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.253ns.
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y48.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.253ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11098_383 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X35Y48.C4      net (fanout=215)      2.840   lut8949_0
    SLICE_X35Y48.C       Tilo                  0.259   s_writing_sram_active_LDC
                                                       lut11096_382
    SLICE_X35Y48.SR      net (fanout=2)        0.474   lut11096_382
    SLICE_X35Y48.CLK     Trck                  0.280   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.253ns (1.189ns logic, 7.064ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.409ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11098_383 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X35Y48.C4      net (fanout=215)      2.840   lut8949_0
    SLICE_X35Y48.C       Tilo                  0.259   s_writing_sram_active_LDC
                                                       lut11096_382
    SLICE_X35Y48.SR      net (fanout=2)        0.474   lut11096_382
    SLICE_X35Y48.CLK     Trck                  0.280   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (1.189ns logic, 6.220ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11098_383 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y48.C1      net (fanout=1250)     1.652   i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y48.C       Tilo                  0.259   s_writing_sram_active_LDC
                                                       lut11096_382
    SLICE_X35Y48.SR      net (fanout=2)        0.474   lut11096_382
    SLICE_X35Y48.CLK     Trck                  0.280   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.986ns logic, 2.126ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y48.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.624ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.152ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X35Y48.C5      net (fanout=80)       1.707   canincfifoline
    SLICE_X35Y48.CMUX    Tilo                  0.313   s_writing_sram_active_LDC
                                                       lut11098_383
    SLICE_X35Y48.CLK     net (fanout=2)        0.685   lut11098_383
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (0.760ns logic, 2.392ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.679ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.097ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y48.C1      net (fanout=1250)     1.652   i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y48.CMUX    Tilo                  0.313   s_writing_sram_active_LDC
                                                       lut11098_383
    SLICE_X35Y48.CLK     net (fanout=2)        0.685   lut11098_383
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (0.760ns logic, 2.337ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.057ns (requirement - data path)
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.719ns (Levels of Logic = 2)
  Source Clock:         lut11098_383 falling

  Maximum Data Path at Slow Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.AQ      Tcklo                 0.442   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X33Y48.B3      net (fanout=1)        0.510   s_writing_sram_active_LDC
    SLICE_X33Y48.B       Tilo                  0.259   s_writing_sram_active_C
                                                       lut9192_10
    SLICE_X35Y48.C3      net (fanout=31)       0.510   lut9192_10
    SLICE_X35Y48.CMUX    Tilo                  0.313   s_writing_sram_active_LDC
                                                       lut11098_383
    SLICE_X35Y48.CLK     net (fanout=2)        0.685   lut11098_383
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (1.014ns logic, 1.705ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_writing_sram_active_LDC = MAXDELAY TO TIMEGRP         "TO_s_writing_sram_active_LDC" TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y48.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_C (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11098_383 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_C to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.198   s_writing_sram_active_C
                                                       s_writing_sram_active_C
    SLICE_X33Y48.B1      net (fanout=1)        0.257   s_writing_sram_active_C
    SLICE_X33Y48.B       Tilo                  0.156   s_writing_sram_active_C
                                                       lut9192_10
    SLICE_X35Y48.C3      net (fanout=31)       0.278   lut9192_10
    SLICE_X35Y48.C       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut11096_382
    SLICE_X35Y48.SR      net (fanout=2)        0.291   lut11096_382
    SLICE_X35Y48.CLK     Tremck      (-Th)    -0.155   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.665ns logic, 0.826ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_P (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.496ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11098_383 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_P to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DQ      Tcko                  0.200   s_writing_sram_active_P
                                                       s_writing_sram_active_P
    SLICE_X33Y48.B2      net (fanout=1)        0.260   s_writing_sram_active_P
    SLICE_X33Y48.B       Tilo                  0.156   s_writing_sram_active_C
                                                       lut9192_10
    SLICE_X35Y48.C3      net (fanout=31)       0.278   lut9192_10
    SLICE_X35Y48.C       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut11096_382
    SLICE_X35Y48.SR      net (fanout=2)        0.291   lut11096_382
    SLICE_X35Y48.CLK     Tremck      (-Th)    -0.155   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.667ns logic, 0.829ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.560ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11098_383 falling
  Destination Clock:    lut11098_383 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.AQ      Tcklo                 0.235   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X33Y48.B3      net (fanout=1)        0.289   s_writing_sram_active_LDC
    SLICE_X33Y48.B       Tilo                  0.156   s_writing_sram_active_C
                                                       lut9192_10
    SLICE_X35Y48.C3      net (fanout=31)       0.278   lut9192_10
    SLICE_X35Y48.C       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut11096_382
    SLICE_X35Y48.SR      net (fanout=2)        0.291   lut11096_382
    SLICE_X35Y48.CLK     Tremck      (-Th)    -0.155   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.702ns logic, 0.858ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y48.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.452ns (data path)
  Source:               s_writing_sram_active_C (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.452ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_C to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y48.AQ      Tcko                  0.198   s_writing_sram_active_C
                                                       s_writing_sram_active_C
    SLICE_X33Y48.B1      net (fanout=1)        0.257   s_writing_sram_active_C
    SLICE_X33Y48.B       Tilo                  0.156   s_writing_sram_active_C
                                                       lut9192_10
    SLICE_X35Y48.C3      net (fanout=31)       0.278   lut9192_10
    SLICE_X35Y48.CMUX    Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut11098_383
    SLICE_X35Y48.CLK     net (fanout=2)        0.360   lut11098_383
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.557ns logic, 0.895ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y48.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.457ns (data path)
  Source:               s_writing_sram_active_P (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.457ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_P to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DQ      Tcko                  0.200   s_writing_sram_active_P
                                                       s_writing_sram_active_P
    SLICE_X33Y48.B2      net (fanout=1)        0.260   s_writing_sram_active_P
    SLICE_X33Y48.B       Tilo                  0.156   s_writing_sram_active_C
                                                       lut9192_10
    SLICE_X35Y48.C3      net (fanout=31)       0.278   lut9192_10
    SLICE_X35Y48.CMUX    Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut11098_383
    SLICE_X35Y48.CLK     net (fanout=2)        0.360   lut11098_383
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.559ns logic, 0.898ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y48.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.521ns (data path)
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.521ns (Levels of Logic = 2)
  Source Clock:         lut11098_383 falling

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y48.AQ      Tcklo                 0.235   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X33Y48.B3      net (fanout=1)        0.289   s_writing_sram_active_LDC
    SLICE_X33Y48.B       Tilo                  0.156   s_writing_sram_active_C
                                                       lut9192_10
    SLICE_X35Y48.C3      net (fanout=31)       0.278   lut9192_10
    SLICE_X35Y48.CMUX    Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut11098_383
    SLICE_X35Y48.CLK     net (fanout=2)        0.360   lut11098_383
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.594ns logic, 0.927ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_6_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.549ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X20Y28.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.549ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11102_385 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X24Y28.B4      net (fanout=215)      5.036   lut8949_0
    SLICE_X24Y28.B       Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11100_384
    SLICE_X20Y28.SR      net (fanout=2)        0.678   lut11100_384
    SLICE_X20Y28.CLK     Trck                  0.230   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.549ns (1.085ns logic, 9.464ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.705ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11102_385 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X24Y28.B4      net (fanout=215)      5.036   lut8949_0
    SLICE_X24Y28.B       Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11100_384
    SLICE_X20Y28.SR      net (fanout=2)        0.678   lut11100_384
    SLICE_X20Y28.CLK     Trck                  0.230   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.705ns (1.085ns logic, 8.620ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11102_385 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X24Y28.B3      net (fanout=1250)     4.081   i_MAIN_RESET/s_main_reset_1
    SLICE_X24Y28.B       Tilo                  0.205   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11100_384
    SLICE_X20Y28.SR      net (fanout=2)        0.678   lut11100_384
    SLICE_X20Y28.CLK     Trck                  0.230   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.641ns (0.882ns logic, 4.759ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X20Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.080ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.696ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X24Y28.B1      net (fanout=80)       4.292   canincfifoline
    SLICE_X24Y28.BMUX    Tilo                  0.251   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11102_385
    SLICE_X20Y28.CLK     net (fanout=2)        0.706   lut11102_385
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (0.698ns logic, 4.998ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.291ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.485ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X24Y28.B3      net (fanout=1250)     4.081   i_MAIN_RESET/s_main_reset_1
    SLICE_X24Y28.BMUX    Tilo                  0.251   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11102_385
    SLICE_X20Y28.CLK     net (fanout=2)        0.706   lut11102_385
    -------------------------------------------------  ---------------------------
    Total                                      5.485ns (0.698ns logic, 4.787ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.640ns (requirement - data path)
  Source:               s_sram_line_6_P_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.136ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_6_P_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.391   s_sram_line_6_P_6
                                                       s_sram_line_6_P_6
    SLICE_X26Y29.A1      net (fanout=1)        0.919   s_sram_line_6_P_6
    SLICE_X26Y29.A       Tilo                  0.203   s_ramdata_3<6>
                                                       lut9183_1
    SLICE_X24Y28.B2      net (fanout=3)        0.666   lut9183_1
    SLICE_X24Y28.BMUX    Tilo                  0.251   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11102_385
    SLICE_X20Y28.CLK     net (fanout=2)        0.706   lut11102_385
    -------------------------------------------------  ---------------------------
    Total                                      3.136ns (0.845ns logic, 2.291ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_6_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_6_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X20Y28.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_C_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11102_385 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_C_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.AQ      Tcko                  0.198   s_sram_line_6_C_6
                                                       s_sram_line_6_C_6
    SLICE_X26Y29.A4      net (fanout=1)        0.202   s_sram_line_6_C_6
    SLICE_X26Y29.A       Tilo                  0.156   s_ramdata_3<6>
                                                       lut9183_1
    SLICE_X24Y28.B2      net (fanout=3)        0.371   lut9183_1
    SLICE_X24Y28.B       Tilo                  0.142   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11100_384
    SLICE_X20Y28.SR      net (fanout=2)        0.375   lut11100_384
    SLICE_X20Y28.CLK     Tremck      (-Th)    -0.107   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.603ns logic, 0.948ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_LDC (LATCH)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.680ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11102_385 falling
  Destination Clock:    lut11102_385 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_LDC to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.AQ      Tcklo                 0.237   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    SLICE_X26Y29.A6      net (fanout=1)        0.292   s_sram_line_6_LDC
    SLICE_X26Y29.A       Tilo                  0.156   s_ramdata_3<6>
                                                       lut9183_1
    SLICE_X24Y28.B2      net (fanout=3)        0.371   lut9183_1
    SLICE_X24Y28.B       Tilo                  0.142   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11100_384
    SLICE_X20Y28.SR      net (fanout=2)        0.375   lut11100_384
    SLICE_X20Y28.CLK     Tremck      (-Th)    -0.107   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (0.642ns logic, 1.038ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.879ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_P_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.879ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11102_385 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_P_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.198   s_sram_line_6_P_6
                                                       s_sram_line_6_P_6
    SLICE_X26Y29.A1      net (fanout=1)        0.530   s_sram_line_6_P_6
    SLICE_X26Y29.A       Tilo                  0.156   s_ramdata_3<6>
                                                       lut9183_1
    SLICE_X24Y28.B2      net (fanout=3)        0.371   lut9183_1
    SLICE_X24Y28.B       Tilo                  0.142   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11100_384
    SLICE_X20Y28.SR      net (fanout=2)        0.375   lut11100_384
    SLICE_X20Y28.CLK     Tremck      (-Th)    -0.107   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.879ns (0.603ns logic, 1.276ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X20Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.495ns (data path)
  Source:               s_sram_line_6_C_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.495ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_C_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y28.AQ      Tcko                  0.198   s_sram_line_6_C_6
                                                       s_sram_line_6_C_6
    SLICE_X26Y29.A4      net (fanout=1)        0.202   s_sram_line_6_C_6
    SLICE_X26Y29.A       Tilo                  0.156   s_ramdata_3<6>
                                                       lut9183_1
    SLICE_X24Y28.B2      net (fanout=3)        0.371   lut9183_1
    SLICE_X24Y28.BMUX    Tilo                  0.183   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11102_385
    SLICE_X20Y28.CLK     net (fanout=2)        0.385   lut11102_385
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.537ns logic, 0.958ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X20Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.624ns (data path)
  Source:               s_sram_line_6_LDC (LATCH)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.624ns (Levels of Logic = 2)
  Source Clock:         lut11102_385 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_6_LDC to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y28.AQ      Tcklo                 0.237   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    SLICE_X26Y29.A6      net (fanout=1)        0.292   s_sram_line_6_LDC
    SLICE_X26Y29.A       Tilo                  0.156   s_ramdata_3<6>
                                                       lut9183_1
    SLICE_X24Y28.B2      net (fanout=3)        0.371   lut9183_1
    SLICE_X24Y28.BMUX    Tilo                  0.183   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11102_385
    SLICE_X20Y28.CLK     net (fanout=2)        0.385   lut11102_385
    -------------------------------------------------  ---------------------------
    Total                                      1.624ns (0.576ns logic, 1.048ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X20Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.823ns (data path)
  Source:               s_sram_line_6_P_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.823ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_P_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.AQ      Tcko                  0.198   s_sram_line_6_P_6
                                                       s_sram_line_6_P_6
    SLICE_X26Y29.A1      net (fanout=1)        0.530   s_sram_line_6_P_6
    SLICE_X26Y29.A       Tilo                  0.156   s_ramdata_3<6>
                                                       lut9183_1
    SLICE_X24Y28.B2      net (fanout=3)        0.371   lut9183_1
    SLICE_X24Y28.BMUX    Tilo                  0.183   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/COUNT_o_9_BRB12
                                                       lut11102_385
    SLICE_X20Y28.CLK     net (fanout=2)        0.385   lut11102_385
    -------------------------------------------------  ---------------------------
    Total                                      1.823ns (0.537ns logic, 1.286ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_5_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.975ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X20Y35.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.975ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11106_387 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X25Y35.A4      net (fanout=215)      4.444   lut8949_0
    SLICE_X25Y35.A       Tilo                  0.259   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11104_386
    SLICE_X20Y35.SR      net (fanout=2)        0.679   lut11104_386
    SLICE_X20Y35.CLK     Trck                  0.193   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.975ns (1.102ns logic, 8.873ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.131ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11106_387 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X25Y35.A4      net (fanout=215)      4.444   lut8949_0
    SLICE_X25Y35.A       Tilo                  0.259   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11104_386
    SLICE_X20Y35.SR      net (fanout=2)        0.679   lut11104_386
    SLICE_X20Y35.CLK     Trck                  0.193   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.131ns (1.102ns logic, 8.029ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.741ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11106_387 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X25Y35.A5      net (fanout=1250)     3.163   i_MAIN_RESET/s_main_reset_1
    SLICE_X25Y35.A       Tilo                  0.259   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11104_386
    SLICE_X20Y35.SR      net (fanout=2)        0.679   lut11104_386
    SLICE_X20Y35.CLK     Trck                  0.193   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.741ns (0.899ns logic, 3.842ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X20Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.873ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.903ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X25Y35.A1      net (fanout=80)       3.612   canincfifoline
    SLICE_X25Y35.AMUX    Tilo                  0.313   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11106_387
    SLICE_X20Y35.CLK     net (fanout=2)        0.531   lut11106_387
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (0.760ns logic, 4.143ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.322ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.454ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X25Y35.A5      net (fanout=1250)     3.163   i_MAIN_RESET/s_main_reset_1
    SLICE_X25Y35.AMUX    Tilo                  0.313   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11106_387
    SLICE_X20Y35.CLK     net (fanout=2)        0.531   lut11106_387
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (0.760ns logic, 3.694ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.840ns (requirement - data path)
  Source:               s_sram_line_5_P_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.936ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_5_P_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.391   s_sram_line_5_P_5
                                                       s_sram_line_5_P_5
    SLICE_X23Y35.A1      net (fanout=1)        0.951   s_sram_line_5_P_5
    SLICE_X23Y35.A       Tilo                  0.259   s_ramdata_3<5>
                                                       lut9185_3
    SLICE_X25Y35.A3      net (fanout=4)        0.491   lut9185_3
    SLICE_X25Y35.AMUX    Tilo                  0.313   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11106_387
    SLICE_X20Y35.CLK     net (fanout=2)        0.531   lut11106_387
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.963ns logic, 1.973ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_5_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_5_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X20Y35.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.400ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11106_387 falling
  Destination Clock:    lut11106_387 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.DQ      Tcklo                 0.237   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X23Y35.A6      net (fanout=1)        0.123   s_sram_line_5_LDC
    SLICE_X23Y35.A       Tilo                  0.156   s_ramdata_3<5>
                                                       lut9185_3
    SLICE_X25Y35.A3      net (fanout=4)        0.269   lut9185_3
    SLICE_X25Y35.A       Tilo                  0.156   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11104_386
    SLICE_X20Y35.SR      net (fanout=2)        0.376   lut11104_386
    SLICE_X20Y35.CLK     Tremck      (-Th)    -0.083   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.632ns logic, 0.768ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_C_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.693ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11106_387 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_C_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.234   s_sram_line_5_C_5
                                                       s_sram_line_5_C_5
    SLICE_X23Y35.A5      net (fanout=1)        0.419   s_sram_line_5_C_5
    SLICE_X23Y35.A       Tilo                  0.156   s_ramdata_3<5>
                                                       lut9185_3
    SLICE_X25Y35.A3      net (fanout=4)        0.269   lut9185_3
    SLICE_X25Y35.A       Tilo                  0.156   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11104_386
    SLICE_X20Y35.SR      net (fanout=2)        0.376   lut11104_386
    SLICE_X20Y35.CLK     Tremck      (-Th)    -0.083   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (0.629ns logic, 1.064ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_P_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11106_387 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_P_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.198   s_sram_line_5_P_5
                                                       s_sram_line_5_P_5
    SLICE_X23Y35.A1      net (fanout=1)        0.593   s_sram_line_5_P_5
    SLICE_X23Y35.A       Tilo                  0.156   s_ramdata_3<5>
                                                       lut9185_3
    SLICE_X25Y35.A3      net (fanout=4)        0.269   lut9185_3
    SLICE_X25Y35.A       Tilo                  0.156   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11104_386
    SLICE_X20Y35.SR      net (fanout=2)        0.376   lut11104_386
    SLICE_X20Y35.CLK     Tremck      (-Th)    -0.083   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.593ns logic, 1.238ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X20Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.291ns (data path)
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.291ns (Levels of Logic = 2)
  Source Clock:         lut11106_387 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y35.DQ      Tcklo                 0.237   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X23Y35.A6      net (fanout=1)        0.123   s_sram_line_5_LDC
    SLICE_X23Y35.A       Tilo                  0.156   s_ramdata_3<5>
                                                       lut9185_3
    SLICE_X25Y35.A3      net (fanout=4)        0.269   lut9185_3
    SLICE_X25Y35.AMUX    Tilo                  0.203   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11106_387
    SLICE_X20Y35.CLK     net (fanout=2)        0.303   lut11106_387
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.596ns logic, 0.695ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X20Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.584ns (data path)
  Source:               s_sram_line_5_C_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.584ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_C_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y35.AQ      Tcko                  0.234   s_sram_line_5_C_5
                                                       s_sram_line_5_C_5
    SLICE_X23Y35.A5      net (fanout=1)        0.419   s_sram_line_5_C_5
    SLICE_X23Y35.A       Tilo                  0.156   s_ramdata_3<5>
                                                       lut9185_3
    SLICE_X25Y35.A3      net (fanout=4)        0.269   lut9185_3
    SLICE_X25Y35.AMUX    Tilo                  0.203   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11106_387
    SLICE_X20Y35.CLK     net (fanout=2)        0.303   lut11106_387
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (0.593ns logic, 0.991ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X20Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.722ns (data path)
  Source:               s_sram_line_5_P_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.722ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_P_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y35.AQ      Tcko                  0.198   s_sram_line_5_P_5
                                                       s_sram_line_5_P_5
    SLICE_X23Y35.A1      net (fanout=1)        0.593   s_sram_line_5_P_5
    SLICE_X23Y35.A       Tilo                  0.156   s_ramdata_3<5>
                                                       lut9185_3
    SLICE_X25Y35.A3      net (fanout=4)        0.269   lut9185_3
    SLICE_X25Y35.AMUX    Tilo                  0.203   i_FORMAT/i_EJ_TIMER/i_WRAPPER_EJET/i_EJET_TIMER/s_has_already_ejected_19_BRB12
                                                       lut11106_387
    SLICE_X20Y35.CLK     net (fanout=2)        0.303   lut11106_387
    -------------------------------------------------  ---------------------------
    Total                                      1.722ns (0.557ns logic, 1.165ns route)
                                                       (32.3% logic, 67.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_4_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.833ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X35Y38.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.833ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11110_389 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X35Y38.A5      net (fanout=215)      4.074   lut8949_0
    SLICE_X35Y38.A       Tilo                  0.259   s_sram_line_4_LDC
                                                       lut11108_388
    SLICE_X35Y38.SR      net (fanout=2)        0.820   lut11108_388
    SLICE_X35Y38.CLK     Trck                  0.280   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.833ns (1.189ns logic, 8.644ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.989ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11110_389 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X35Y38.A5      net (fanout=215)      4.074   lut8949_0
    SLICE_X35Y38.A       Tilo                  0.259   s_sram_line_4_LDC
                                                       lut11108_388
    SLICE_X35Y38.SR      net (fanout=2)        0.820   lut11108_388
    SLICE_X35Y38.CLK     Trck                  0.280   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (1.189ns logic, 7.800ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.204ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11110_389 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y38.A3      net (fanout=1250)     2.398   i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y38.A       Tilo                  0.259   s_sram_line_4_LDC
                                                       lut11108_388
    SLICE_X35Y38.SR      net (fanout=2)        0.820   lut11108_388
    SLICE_X35Y38.CLK     Trck                  0.280   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (0.986ns logic, 3.218ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X35Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.904ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.872ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X35Y38.A1      net (fanout=80)       2.798   canincfifoline
    SLICE_X35Y38.AMUX    Tilo                  0.313   s_sram_line_4_LDC
                                                       lut11110_389
    SLICE_X35Y38.CLK     net (fanout=2)        0.314   lut11110_389
    -------------------------------------------------  ---------------------------
    Total                                      3.872ns (0.760ns logic, 3.112ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.304ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.472ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y38.A3      net (fanout=1250)     2.398   i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y38.AMUX    Tilo                  0.313   s_sram_line_4_LDC
                                                       lut11110_389
    SLICE_X35Y38.CLK     net (fanout=2)        0.314   lut11110_389
    -------------------------------------------------  ---------------------------
    Total                                      3.472ns (0.760ns logic, 2.712ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.024ns (requirement - data path)
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.752ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.AQ      Tcko                  0.447   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X30Y38.A2      net (fanout=1)        0.848   s_sram_line_4_P_4
    SLICE_X30Y38.A       Tilo                  0.203   s_ramdata_3<4>
                                                       lut9184_2
    SLICE_X35Y38.A4      net (fanout=5)        0.627   lut9184_2
    SLICE_X35Y38.AMUX    Tilo                  0.313   s_sram_line_4_LDC
                                                       lut11110_389
    SLICE_X35Y38.CLK     net (fanout=2)        0.314   lut11110_389
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (0.963ns logic, 1.789ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_4_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_4_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X35Y38.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_C_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11110_389 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_C_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AQ      Tcko                  0.234   s_sram_line_4_C_4
                                                       s_sram_line_4_C_4
    SLICE_X30Y38.A6      net (fanout=1)        0.158   s_sram_line_4_C_4
    SLICE_X30Y38.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut9184_2
    SLICE_X35Y38.A4      net (fanout=5)        0.322   lut9184_2
    SLICE_X35Y38.A       Tilo                  0.156   s_sram_line_4_LDC
                                                       lut11108_388
    SLICE_X35Y38.SR      net (fanout=2)        0.426   lut11108_388
    SLICE_X35Y38.CLK     Tremck      (-Th)    -0.155   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.701ns logic, 0.906ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_LDC (LATCH)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11110_389 falling
  Destination Clock:    lut11110_389 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_LDC to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y38.AQ      Tcklo                 0.235   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    SLICE_X30Y38.A1      net (fanout=1)        0.478   s_sram_line_4_LDC
    SLICE_X30Y38.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut9184_2
    SLICE_X35Y38.A4      net (fanout=5)        0.322   lut9184_2
    SLICE_X35Y38.A       Tilo                  0.156   s_sram_line_4_LDC
                                                       lut11108_388
    SLICE_X35Y38.SR      net (fanout=2)        0.426   lut11108_388
    SLICE_X35Y38.CLK     Tremck      (-Th)    -0.155   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.702ns logic, 1.226ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.956ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11110_389 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.AQ      Tcko                  0.234   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X30Y38.A2      net (fanout=1)        0.507   s_sram_line_4_P_4
    SLICE_X30Y38.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut9184_2
    SLICE_X35Y38.A4      net (fanout=5)        0.322   lut9184_2
    SLICE_X35Y38.A       Tilo                  0.156   s_sram_line_4_LDC
                                                       lut11108_388
    SLICE_X35Y38.SR      net (fanout=2)        0.426   lut11108_388
    SLICE_X35Y38.CLK     Tremck      (-Th)    -0.155   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (0.701ns logic, 1.255ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X35Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.244ns (data path)
  Source:               s_sram_line_4_C_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.244ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_C_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y38.AQ      Tcko                  0.234   s_sram_line_4_C_4
                                                       s_sram_line_4_C_4
    SLICE_X30Y38.A6      net (fanout=1)        0.158   s_sram_line_4_C_4
    SLICE_X30Y38.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut9184_2
    SLICE_X35Y38.A4      net (fanout=5)        0.322   lut9184_2
    SLICE_X35Y38.AMUX    Tilo                  0.203   s_sram_line_4_LDC
                                                       lut11110_389
    SLICE_X35Y38.CLK     net (fanout=2)        0.171   lut11110_389
    -------------------------------------------------  ---------------------------
    Total                                      1.244ns (0.593ns logic, 0.651ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X35Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.565ns (data path)
  Source:               s_sram_line_4_LDC (LATCH)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.565ns (Levels of Logic = 2)
  Source Clock:         lut11110_389 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_4_LDC to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y38.AQ      Tcklo                 0.235   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    SLICE_X30Y38.A1      net (fanout=1)        0.478   s_sram_line_4_LDC
    SLICE_X30Y38.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut9184_2
    SLICE_X35Y38.A4      net (fanout=5)        0.322   lut9184_2
    SLICE_X35Y38.AMUX    Tilo                  0.203   s_sram_line_4_LDC
                                                       lut11110_389
    SLICE_X35Y38.CLK     net (fanout=2)        0.171   lut11110_389
    -------------------------------------------------  ---------------------------
    Total                                      1.565ns (0.594ns logic, 0.971ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X35Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.593ns (data path)
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.593ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.AQ      Tcko                  0.234   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X30Y38.A2      net (fanout=1)        0.507   s_sram_line_4_P_4
    SLICE_X30Y38.A       Tilo                  0.156   s_ramdata_3<4>
                                                       lut9184_2
    SLICE_X35Y38.A4      net (fanout=5)        0.322   lut9184_2
    SLICE_X35Y38.AMUX    Tilo                  0.203   s_sram_line_4_LDC
                                                       lut11110_389
    SLICE_X35Y38.CLK     net (fanout=2)        0.171   lut11110_389
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (0.593ns logic, 1.000ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_3_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.031ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X16Y37.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.031ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11114_391 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X16Y37.D4      net (fanout=215)      4.886   lut8949_0
    SLICE_X16Y37.D       Tilo                  0.205   s_sram_line_3_LDC
                                                       lut11112_390
    SLICE_X16Y37.SR      net (fanout=2)        0.310   lut11112_390
    SLICE_X16Y37.CLK     Trck                  0.230   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.031ns (1.085ns logic, 8.946ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11114_391 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X16Y37.D4      net (fanout=215)      4.886   lut8949_0
    SLICE_X16Y37.D       Tilo                  0.205   s_sram_line_3_LDC
                                                       lut11112_390
    SLICE_X16Y37.SR      net (fanout=2)        0.310   lut11112_390
    SLICE_X16Y37.CLK     Trck                  0.230   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.187ns (1.085ns logic, 8.102ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.077ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11114_391 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X16Y37.D3      net (fanout=1250)     3.885   i_MAIN_RESET/s_main_reset_1
    SLICE_X16Y37.D       Tilo                  0.205   s_sram_line_3_LDC
                                                       lut11112_390
    SLICE_X16Y37.SR      net (fanout=2)        0.310   lut11112_390
    SLICE_X16Y37.CLK     Trck                  0.230   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.077ns (0.882ns logic, 4.195ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X16Y37.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.688ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.088ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X16Y37.D3      net (fanout=1250)     3.885   i_MAIN_RESET/s_main_reset_1
    SLICE_X16Y37.DMUX    Tilo                  0.251   s_sram_line_3_LDC
                                                       lut11114_391
    SLICE_X16Y37.CLK     net (fanout=2)        0.505   lut11114_391
    -------------------------------------------------  ---------------------------
    Total                                      5.088ns (0.698ns logic, 4.390ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.001ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.775ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X16Y37.D5      net (fanout=80)       3.572   canincfifoline
    SLICE_X16Y37.DMUX    Tilo                  0.251   s_sram_line_3_LDC
                                                       lut11114_391
    SLICE_X16Y37.CLK     net (fanout=2)        0.505   lut11114_391
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (0.698ns logic, 4.077ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.531ns (requirement - data path)
  Source:               s_sram_line_3_LDC (LATCH)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.245ns (Levels of Logic = 2)
  Source Clock:         lut11114_391 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_3_LDC to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcklo                 0.426   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    SLICE_X17Y37.A5      net (fanout=1)        0.787   s_sram_line_3_LDC
    SLICE_X17Y37.A       Tilo                  0.259   s_ramdata_3<3>
                                                       lut9187_5
    SLICE_X16Y37.D1      net (fanout=4)        1.017   ][11517_6873
    SLICE_X16Y37.DMUX    Tilo                  0.251   s_sram_line_3_LDC
                                                       lut11114_391
    SLICE_X16Y37.CLK     net (fanout=2)        0.505   lut11114_391
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (0.936ns logic, 2.309ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_3_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_3_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X16Y37.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_C_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.497ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11114_391 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_C_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.198   s_sram_line_3_C_3
                                                       s_sram_line_3_C_3
    SLICE_X17Y37.A6      net (fanout=1)        0.130   s_sram_line_3_C_3
    SLICE_X17Y37.A       Tilo                  0.156   s_ramdata_3<3>
                                                       lut9187_5
    SLICE_X16Y37.D1      net (fanout=4)        0.599   ][11517_6873
    SLICE_X16Y37.D       Tilo                  0.142   s_sram_line_3_LDC
                                                       lut11112_390
    SLICE_X16Y37.SR      net (fanout=2)        0.165   lut11112_390
    SLICE_X16Y37.CLK     Tremck      (-Th)    -0.107   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.603ns logic, 0.894ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_P_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.667ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11114_391 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_P_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y39.AQ      Tcko                  0.200   s_sram_line_3_P_3
                                                       s_sram_line_3_P_3
    SLICE_X17Y37.A4      net (fanout=1)        0.298   s_sram_line_3_P_3
    SLICE_X17Y37.A       Tilo                  0.156   s_ramdata_3<3>
                                                       lut9187_5
    SLICE_X16Y37.D1      net (fanout=4)        0.599   ][11517_6873
    SLICE_X16Y37.D       Tilo                  0.142   s_sram_line_3_LDC
                                                       lut11112_390
    SLICE_X16Y37.SR      net (fanout=2)        0.165   lut11112_390
    SLICE_X16Y37.CLK     Tremck      (-Th)    -0.107   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (0.605ns logic, 1.062ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_LDC (LATCH)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.825ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11114_391 falling
  Destination Clock:    lut11114_391 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_LDC to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcklo                 0.237   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    SLICE_X17Y37.A5      net (fanout=1)        0.419   s_sram_line_3_LDC
    SLICE_X17Y37.A       Tilo                  0.156   s_ramdata_3<3>
                                                       lut9187_5
    SLICE_X16Y37.D1      net (fanout=4)        0.599   ][11517_6873
    SLICE_X16Y37.D       Tilo                  0.142   s_sram_line_3_LDC
                                                       lut11112_390
    SLICE_X16Y37.SR      net (fanout=2)        0.165   lut11112_390
    SLICE_X16Y37.CLK     Tremck      (-Th)    -0.107   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.642ns logic, 1.183ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X16Y37.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.570ns (data path)
  Source:               s_sram_line_3_C_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.570ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_C_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y39.AQ      Tcko                  0.198   s_sram_line_3_C_3
                                                       s_sram_line_3_C_3
    SLICE_X17Y37.A6      net (fanout=1)        0.130   s_sram_line_3_C_3
    SLICE_X17Y37.A       Tilo                  0.156   s_ramdata_3<3>
                                                       lut9187_5
    SLICE_X16Y37.D1      net (fanout=4)        0.599   ][11517_6873
    SLICE_X16Y37.DMUX    Tilo                  0.183   s_sram_line_3_LDC
                                                       lut11114_391
    SLICE_X16Y37.CLK     net (fanout=2)        0.304   lut11114_391
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.537ns logic, 1.033ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X16Y37.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.740ns (data path)
  Source:               s_sram_line_3_P_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.740ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_P_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y39.AQ      Tcko                  0.200   s_sram_line_3_P_3
                                                       s_sram_line_3_P_3
    SLICE_X17Y37.A4      net (fanout=1)        0.298   s_sram_line_3_P_3
    SLICE_X17Y37.A       Tilo                  0.156   s_ramdata_3<3>
                                                       lut9187_5
    SLICE_X16Y37.D1      net (fanout=4)        0.599   ][11517_6873
    SLICE_X16Y37.DMUX    Tilo                  0.183   s_sram_line_3_LDC
                                                       lut11114_391
    SLICE_X16Y37.CLK     net (fanout=2)        0.304   lut11114_391
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.539ns logic, 1.201ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X16Y37.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.898ns (data path)
  Source:               s_sram_line_3_LDC (LATCH)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.898ns (Levels of Logic = 2)
  Source Clock:         lut11114_391 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_3_LDC to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcklo                 0.237   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    SLICE_X17Y37.A5      net (fanout=1)        0.419   s_sram_line_3_LDC
    SLICE_X17Y37.A       Tilo                  0.156   s_ramdata_3<3>
                                                       lut9187_5
    SLICE_X16Y37.D1      net (fanout=4)        0.599   ][11517_6873
    SLICE_X16Y37.DMUX    Tilo                  0.183   s_sram_line_3_LDC
                                                       lut11114_391
    SLICE_X16Y37.CLK     net (fanout=2)        0.304   lut11114_391
    -------------------------------------------------  ---------------------------
    Total                                      1.898ns (0.576ns logic, 1.322ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_2_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.382ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X19Y43.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11118_393 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X16Y43.C1      net (fanout=215)      4.868   lut8949_0
    SLICE_X16Y43.C       Tilo                  0.205   data_dwa<9>
                                                       lut11116_392
    SLICE_X19Y43.SR      net (fanout=2)        0.629   lut11116_392
    SLICE_X19Y43.CLK     Trck                  0.280   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.382ns (1.135ns logic, 9.247ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11118_393 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X16Y43.C1      net (fanout=215)      4.868   lut8949_0
    SLICE_X16Y43.C       Tilo                  0.205   data_dwa<9>
                                                       lut11116_392
    SLICE_X19Y43.SR      net (fanout=2)        0.629   lut11116_392
    SLICE_X19Y43.CLK     Trck                  0.280   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.538ns (1.135ns logic, 8.403ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11118_393 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X16Y43.C5      net (fanout=1250)     3.093   i_MAIN_RESET/s_main_reset_1
    SLICE_X16Y43.C       Tilo                  0.205   data_dwa<9>
                                                       lut11116_392
    SLICE_X19Y43.SR      net (fanout=2)        0.629   lut11116_392
    SLICE_X19Y43.CLK     Trck                  0.280   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.932ns logic, 3.722ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X19Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.646ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.130ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X16Y43.C2      net (fanout=80)       3.411   canincfifoline
    SLICE_X16Y43.CMUX    Tilo                  0.251   data_dwa<9>
                                                       lut11118_393
    SLICE_X19Y43.CLK     net (fanout=2)        1.021   lut11118_393
    -------------------------------------------------  ---------------------------
    Total                                      5.130ns (0.698ns logic, 4.432ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.964ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.812ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X16Y43.C5      net (fanout=1250)     3.093   i_MAIN_RESET/s_main_reset_1
    SLICE_X16Y43.CMUX    Tilo                  0.251   data_dwa<9>
                                                       lut11118_393
    SLICE_X19Y43.CLK     net (fanout=2)        1.021   lut11118_393
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (0.698ns logic, 4.114ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.879ns (requirement - data path)
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.897ns (Levels of Logic = 2)
  Source Clock:         lut11118_393 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.AQ      Tcklo                 0.442   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X23Y43.D2      net (fanout=1)        0.820   s_sram_line_2_LDC
    SLICE_X23Y43.D       Tilo                  0.259   s_ramdata_3<2>
                                                       lut9186_4
    SLICE_X16Y43.C3      net (fanout=5)        1.104   ][11513_6870
    SLICE_X16Y43.CMUX    Tilo                  0.251   data_dwa<9>
                                                       lut11118_393
    SLICE_X19Y43.CLK     net (fanout=2)        1.021   lut11118_393
    -------------------------------------------------  ---------------------------
    Total                                      3.897ns (0.952ns logic, 2.945ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_2_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_2_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X19Y43.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_P_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11118_393 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_P_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.200   s_sram_line_2_P_2
                                                       s_sram_line_2_P_2
    SLICE_X23Y43.D6      net (fanout=1)        0.123   s_sram_line_2_P_2
    SLICE_X23Y43.D       Tilo                  0.156   s_ramdata_3<2>
                                                       lut9186_4
    SLICE_X16Y43.C3      net (fanout=5)        0.699   ][11513_6870
    SLICE_X16Y43.C       Tilo                  0.142   data_dwa<9>
                                                       lut11116_392
    SLICE_X19Y43.SR      net (fanout=2)        0.363   lut11116_392
    SLICE_X19Y43.CLK     Tremck      (-Th)    -0.155   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.653ns logic, 1.185ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_C_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.062ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11118_393 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_C_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.AQ      Tcko                  0.234   s_sram_line_2_C_2
                                                       s_sram_line_2_C_2
    SLICE_X23Y43.D3      net (fanout=1)        0.313   s_sram_line_2_C_2
    SLICE_X23Y43.D       Tilo                  0.156   s_ramdata_3<2>
                                                       lut9186_4
    SLICE_X16Y43.C3      net (fanout=5)        0.699   ][11513_6870
    SLICE_X16Y43.C       Tilo                  0.142   data_dwa<9>
                                                       lut11116_392
    SLICE_X19Y43.SR      net (fanout=2)        0.363   lut11116_392
    SLICE_X19Y43.CLK     Tremck      (-Th)    -0.155   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.062ns (0.687ns logic, 1.375ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.272ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11118_393 falling
  Destination Clock:    lut11118_393 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.AQ      Tcklo                 0.235   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X23Y43.D2      net (fanout=1)        0.522   s_sram_line_2_LDC
    SLICE_X23Y43.D       Tilo                  0.156   s_ramdata_3<2>
                                                       lut9186_4
    SLICE_X16Y43.C3      net (fanout=5)        0.699   ][11513_6870
    SLICE_X16Y43.C       Tilo                  0.142   data_dwa<9>
                                                       lut11116_392
    SLICE_X19Y43.SR      net (fanout=2)        0.363   lut11116_392
    SLICE_X19Y43.CLK     Tremck      (-Th)    -0.155   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.688ns logic, 1.584ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X19Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.953ns (data path)
  Source:               s_sram_line_2_P_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      1.953ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_P_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y43.AQ      Tcko                  0.200   s_sram_line_2_P_2
                                                       s_sram_line_2_P_2
    SLICE_X23Y43.D6      net (fanout=1)        0.123   s_sram_line_2_P_2
    SLICE_X23Y43.D       Tilo                  0.156   s_ramdata_3<2>
                                                       lut9186_4
    SLICE_X16Y43.C3      net (fanout=5)        0.699   ][11513_6870
    SLICE_X16Y43.CMUX    Tilo                  0.183   data_dwa<9>
                                                       lut11118_393
    SLICE_X19Y43.CLK     net (fanout=2)        0.592   lut11118_393
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.539ns logic, 1.414ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X19Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.177ns (data path)
  Source:               s_sram_line_2_C_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      2.177ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_C_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y43.AQ      Tcko                  0.234   s_sram_line_2_C_2
                                                       s_sram_line_2_C_2
    SLICE_X23Y43.D3      net (fanout=1)        0.313   s_sram_line_2_C_2
    SLICE_X23Y43.D       Tilo                  0.156   s_ramdata_3<2>
                                                       lut9186_4
    SLICE_X16Y43.C3      net (fanout=5)        0.699   ][11513_6870
    SLICE_X16Y43.CMUX    Tilo                  0.183   data_dwa<9>
                                                       lut11118_393
    SLICE_X19Y43.CLK     net (fanout=2)        0.592   lut11118_393
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.573ns logic, 1.604ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X19Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.387ns (data path)
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      2.387ns (Levels of Logic = 2)
  Source Clock:         lut11118_393 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.AQ      Tcklo                 0.235   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X23Y43.D2      net (fanout=1)        0.522   s_sram_line_2_LDC
    SLICE_X23Y43.D       Tilo                  0.156   s_ramdata_3<2>
                                                       lut9186_4
    SLICE_X16Y43.C3      net (fanout=5)        0.699   ][11513_6870
    SLICE_X16Y43.CMUX    Tilo                  0.183   data_dwa<9>
                                                       lut11118_393
    SLICE_X19Y43.CLK     net (fanout=2)        0.592   lut11118_393
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.574ns logic, 1.813ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_1_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.501ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X35Y44.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.501ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11122_395 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X35Y44.A5      net (fanout=215)      3.746   lut8949_0
    SLICE_X35Y44.A       Tilo                  0.259   s_sram_line_1_LDC
                                                       lut11120_394
    SLICE_X35Y44.SR      net (fanout=2)        0.816   lut11120_394
    SLICE_X35Y44.CLK     Trck                  0.280   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.501ns (1.189ns logic, 8.312ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.657ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11122_395 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X35Y44.A5      net (fanout=215)      3.746   lut8949_0
    SLICE_X35Y44.A       Tilo                  0.259   s_sram_line_1_LDC
                                                       lut11120_394
    SLICE_X35Y44.SR      net (fanout=2)        0.816   lut11120_394
    SLICE_X35Y44.CLK     Trck                  0.280   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.657ns (1.189ns logic, 7.468ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11122_395 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y44.A3      net (fanout=1250)     2.272   i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y44.A       Tilo                  0.259   s_sram_line_1_LDC
                                                       lut11120_394
    SLICE_X35Y44.SR      net (fanout=2)        0.816   lut11120_394
    SLICE_X35Y44.CLK     Trck                  0.280   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.986ns logic, 3.088ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X35Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.376ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.400ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X35Y44.A2      net (fanout=80)       2.330   canincfifoline
    SLICE_X35Y44.AMUX    Tilo                  0.313   s_sram_line_1_LDC
                                                       lut11122_395
    SLICE_X35Y44.CLK     net (fanout=2)        0.310   lut11122_395
    -------------------------------------------------  ---------------------------
    Total                                      3.400ns (0.760ns logic, 2.640ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.434ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.342ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y44.A3      net (fanout=1250)     2.272   i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y44.AMUX    Tilo                  0.313   s_sram_line_1_LDC
                                                       lut11122_395
    SLICE_X35Y44.CLK     net (fanout=2)        0.310   lut11122_395
    -------------------------------------------------  ---------------------------
    Total                                      3.342ns (0.760ns logic, 2.582ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.087ns (requirement - data path)
  Source:               s_sram_line_1_C_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_1_C_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.AQ      Tcko                  0.391   s_sram_line_1_C_1
                                                       s_sram_line_1_C_1
    SLICE_X34Y45.A2      net (fanout=1)        1.029   s_sram_line_1_C_1
    SLICE_X34Y45.A       Tilo                  0.203   s_ramdata_3<1>
                                                       lut9189_7
    SLICE_X35Y44.A4      net (fanout=5)        0.443   lut9189_7
    SLICE_X35Y44.AMUX    Tilo                  0.313   s_sram_line_1_LDC
                                                       lut11122_395
    SLICE_X35Y44.CLK     net (fanout=2)        0.310   lut11122_395
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.907ns logic, 1.782ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_1_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_1_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X35Y44.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_LDC (LATCH)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.591ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11122_395 falling
  Destination Clock:    lut11122_395 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_LDC to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y44.AQ      Tcklo                 0.235   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    SLICE_X34Y45.A3      net (fanout=1)        0.262   s_sram_line_1_LDC
    SLICE_X34Y45.A       Tilo                  0.156   s_ramdata_3<1>
                                                       lut9189_7
    SLICE_X35Y44.A4      net (fanout=5)        0.205   lut9189_7
    SLICE_X35Y44.A       Tilo                  0.156   s_sram_line_1_LDC
                                                       lut11120_394
    SLICE_X35Y44.SR      net (fanout=2)        0.422   lut11120_394
    SLICE_X35Y44.CLK     Tremck      (-Th)    -0.155   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.702ns logic, 0.889ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.665ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_P_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.665ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11122_395 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_P_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.200   s_sram_line_1_P_1
                                                       s_sram_line_1_P_1
    SLICE_X34Y45.A6      net (fanout=1)        0.371   s_sram_line_1_P_1
    SLICE_X34Y45.A       Tilo                  0.156   s_ramdata_3<1>
                                                       lut9189_7
    SLICE_X35Y44.A4      net (fanout=5)        0.205   lut9189_7
    SLICE_X35Y44.A       Tilo                  0.156   s_sram_line_1_LDC
                                                       lut11120_394
    SLICE_X35Y44.SR      net (fanout=2)        0.422   lut11120_394
    SLICE_X35Y44.CLK     Tremck      (-Th)    -0.155   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (0.667ns logic, 0.998ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_C_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.880ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11122_395 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_C_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.AQ      Tcko                  0.198   s_sram_line_1_C_1
                                                       s_sram_line_1_C_1
    SLICE_X34Y45.A2      net (fanout=1)        0.588   s_sram_line_1_C_1
    SLICE_X34Y45.A       Tilo                  0.156   s_ramdata_3<1>
                                                       lut9189_7
    SLICE_X35Y44.A4      net (fanout=5)        0.205   lut9189_7
    SLICE_X35Y44.A       Tilo                  0.156   s_sram_line_1_LDC
                                                       lut11120_394
    SLICE_X35Y44.SR      net (fanout=2)        0.422   lut11120_394
    SLICE_X35Y44.CLK     Tremck      (-Th)    -0.155   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.880ns (0.665ns logic, 1.215ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X35Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.228ns (data path)
  Source:               s_sram_line_1_LDC (LATCH)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.228ns (Levels of Logic = 2)
  Source Clock:         lut11122_395 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_1_LDC to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y44.AQ      Tcklo                 0.235   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    SLICE_X34Y45.A3      net (fanout=1)        0.262   s_sram_line_1_LDC
    SLICE_X34Y45.A       Tilo                  0.156   s_ramdata_3<1>
                                                       lut9189_7
    SLICE_X35Y44.A4      net (fanout=5)        0.205   lut9189_7
    SLICE_X35Y44.AMUX    Tilo                  0.203   s_sram_line_1_LDC
                                                       lut11122_395
    SLICE_X35Y44.CLK     net (fanout=2)        0.167   lut11122_395
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.594ns logic, 0.634ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X35Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.302ns (data path)
  Source:               s_sram_line_1_P_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.302ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_P_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.200   s_sram_line_1_P_1
                                                       s_sram_line_1_P_1
    SLICE_X34Y45.A6      net (fanout=1)        0.371   s_sram_line_1_P_1
    SLICE_X34Y45.A       Tilo                  0.156   s_ramdata_3<1>
                                                       lut9189_7
    SLICE_X35Y44.A4      net (fanout=5)        0.205   lut9189_7
    SLICE_X35Y44.AMUX    Tilo                  0.203   s_sram_line_1_LDC
                                                       lut11122_395
    SLICE_X35Y44.CLK     net (fanout=2)        0.167   lut11122_395
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.559ns logic, 0.743ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X35Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.517ns (data path)
  Source:               s_sram_line_1_C_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.517ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_C_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y45.AQ      Tcko                  0.198   s_sram_line_1_C_1
                                                       s_sram_line_1_C_1
    SLICE_X34Y45.A2      net (fanout=1)        0.588   s_sram_line_1_C_1
    SLICE_X34Y45.A       Tilo                  0.156   s_ramdata_3<1>
                                                       lut9189_7
    SLICE_X35Y44.A4      net (fanout=5)        0.205   lut9189_7
    SLICE_X35Y44.AMUX    Tilo                  0.203   s_sram_line_1_LDC
                                                       lut11122_395
    SLICE_X35Y44.CLK     net (fanout=2)        0.167   lut11122_395
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.557ns logic, 0.960ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_29_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_29_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.171ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X47Y31.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.171ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11159_402 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X47Y31.D5      net (fanout=215)      4.926   lut8949_0
    SLICE_X47Y31.D       Tilo                  0.259   s_has_grain_A_29_LDC
                                                       lut11157_401
    SLICE_X47Y31.SR      net (fanout=2)        0.306   lut11157_401
    SLICE_X47Y31.CLK     Trck                  0.280   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.171ns (1.189ns logic, 8.982ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.327ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11159_402 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X47Y31.D5      net (fanout=215)      4.926   lut8949_0
    SLICE_X47Y31.D       Tilo                  0.259   s_has_grain_A_29_LDC
                                                       lut11157_401
    SLICE_X47Y31.SR      net (fanout=2)        0.306   lut11157_401
    SLICE_X47Y31.CLK     Trck                  0.280   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.327ns (1.189ns logic, 8.138ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11159_402 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X47Y31.D1      net (fanout=1250)     3.327   i_MAIN_RESET/s_main_reset_1
    SLICE_X47Y31.D       Tilo                  0.259   s_has_grain_A_29_LDC
                                                       lut11157_401
    SLICE_X47Y31.SR      net (fanout=2)        0.306   lut11157_401
    SLICE_X47Y31.CLK     Trck                  0.280   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.619ns (0.986ns logic, 3.633ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X47Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.970ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.806ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X47Y31.D2      net (fanout=80)       3.744   canincfifoline
    SLICE_X47Y31.DMUX    Tilo                  0.313   s_has_grain_A_29_LDC
                                                       lut11159_402
    SLICE_X47Y31.CLK     net (fanout=2)        0.302   lut11159_402
    -------------------------------------------------  ---------------------------
    Total                                      4.806ns (0.760ns logic, 4.046ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.387ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.389ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X47Y31.D1      net (fanout=1250)     3.327   i_MAIN_RESET/s_main_reset_1
    SLICE_X47Y31.DMUX    Tilo                  0.313   s_has_grain_A_29_LDC
                                                       lut11159_402
    SLICE_X47Y31.CLK     net (fanout=2)        0.302   lut11159_402
    -------------------------------------------------  ---------------------------
    Total                                      4.389ns (0.760ns logic, 3.629ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.617ns (requirement - data path)
  Source:               s_has_grain_A_29_P_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.159ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_29_P_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.AQ      Tcko                  0.447   s_has_grain_A_29_P_29
                                                       s_has_grain_A_29_P_29
    SLICE_X47Y31.C2      net (fanout=1)        0.428   s_has_grain_A_29_P_29
    SLICE_X47Y31.C       Tilo                  0.259   s_has_grain_A_29_LDC
                                                       lut11156_400
    SLICE_X47Y31.D4      net (fanout=3)        0.410   lut11156_400
    SLICE_X47Y31.DMUX    Tilo                  0.313   s_has_grain_A_29_LDC
                                                       lut11159_402
    SLICE_X47Y31.CLK     net (fanout=2)        0.302   lut11159_402
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.019ns logic, 1.140ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_29_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_29_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X47Y31.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_29_C_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.237ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11159_402 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_C_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y31.DQ      Tcko                  0.200   s_has_grain_A_29_C_29
                                                       s_has_grain_A_29_C_29
    SLICE_X47Y31.C6      net (fanout=1)        0.174   s_has_grain_A_29_C_29
    SLICE_X47Y31.C       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11156_400
    SLICE_X47Y31.D4      net (fanout=3)        0.235   lut11156_400
    SLICE_X47Y31.D       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11157_401
    SLICE_X47Y31.SR      net (fanout=2)        0.161   lut11157_401
    SLICE_X47Y31.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.237ns (0.667ns logic, 0.570ns route)
                                                       (53.9% logic, 46.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_29_LDC (LATCH)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11159_402 falling
  Destination Clock:    lut11159_402 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_LDC to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcklo                 0.235   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    SLICE_X47Y31.C3      net (fanout=1)        0.144   s_has_grain_A_29_LDC
    SLICE_X47Y31.C       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11156_400
    SLICE_X47Y31.D4      net (fanout=3)        0.235   lut11156_400
    SLICE_X47Y31.D       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11157_401
    SLICE_X47Y31.SR      net (fanout=2)        0.161   lut11157_401
    SLICE_X47Y31.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.702ns logic, 0.540ns route)
                                                       (56.5% logic, 43.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_29_P_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11159_402 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_P_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.AQ      Tcko                  0.234   s_has_grain_A_29_P_29
                                                       s_has_grain_A_29_P_29
    SLICE_X47Y31.C2      net (fanout=1)        0.255   s_has_grain_A_29_P_29
    SLICE_X47Y31.C       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11156_400
    SLICE_X47Y31.D4      net (fanout=3)        0.235   lut11156_400
    SLICE_X47Y31.D       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11157_401
    SLICE_X47Y31.SR      net (fanout=2)        0.161   lut11157_401
    SLICE_X47Y31.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.701ns logic, 0.651ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X47Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.127ns (data path)
  Source:               s_has_grain_A_29_C_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Data Path Delay:      1.127ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_C_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y31.DQ      Tcko                  0.200   s_has_grain_A_29_C_29
                                                       s_has_grain_A_29_C_29
    SLICE_X47Y31.C6      net (fanout=1)        0.174   s_has_grain_A_29_C_29
    SLICE_X47Y31.C       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11156_400
    SLICE_X47Y31.D4      net (fanout=3)        0.235   lut11156_400
    SLICE_X47Y31.DMUX    Tilo                  0.203   s_has_grain_A_29_LDC
                                                       lut11159_402
    SLICE_X47Y31.CLK     net (fanout=2)        0.159   lut11159_402
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.559ns logic, 0.568ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X47Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.132ns (data path)
  Source:               s_has_grain_A_29_LDC (LATCH)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Data Path Delay:      1.132ns (Levels of Logic = 2)
  Source Clock:         lut11159_402 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_LDC to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y31.AQ      Tcklo                 0.235   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    SLICE_X47Y31.C3      net (fanout=1)        0.144   s_has_grain_A_29_LDC
    SLICE_X47Y31.C       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11156_400
    SLICE_X47Y31.D4      net (fanout=3)        0.235   lut11156_400
    SLICE_X47Y31.DMUX    Tilo                  0.203   s_has_grain_A_29_LDC
                                                       lut11159_402
    SLICE_X47Y31.CLK     net (fanout=2)        0.159   lut11159_402
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.594ns logic, 0.538ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X47Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.242ns (data path)
  Source:               s_has_grain_A_29_P_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Data Path Delay:      1.242ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_P_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.AQ      Tcko                  0.234   s_has_grain_A_29_P_29
                                                       s_has_grain_A_29_P_29
    SLICE_X47Y31.C2      net (fanout=1)        0.255   s_has_grain_A_29_P_29
    SLICE_X47Y31.C       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut11156_400
    SLICE_X47Y31.D4      net (fanout=3)        0.235   lut11156_400
    SLICE_X47Y31.DMUX    Tilo                  0.203   s_has_grain_A_29_LDC
                                                       lut11159_402
    SLICE_X47Y31.CLK     net (fanout=2)        0.159   lut11159_402
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.593ns logic, 0.649ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_25_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_25_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.668ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X52Y46.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.668ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11208_411 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X53Y47.B5      net (fanout=215)      3.493   lut8949_0
    SLICE_X53Y47.B       Tilo                  0.259   s_has_grain_B_3_C_3
                                                       lut11206_410
    SLICE_X52Y46.SR      net (fanout=2)        0.286   lut11206_410
    SLICE_X52Y46.CLK     Trck                  0.230   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.668ns (1.139ns logic, 7.529ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.824ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11208_411 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X53Y47.B5      net (fanout=215)      3.493   lut8949_0
    SLICE_X53Y47.B       Tilo                  0.259   s_has_grain_B_3_C_3
                                                       lut11206_410
    SLICE_X52Y46.SR      net (fanout=2)        0.286   lut11206_410
    SLICE_X52Y46.CLK     Trck                  0.230   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (1.139ns logic, 6.685ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11208_411 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y47.B3      net (fanout=1250)     2.325   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y47.B       Tilo                  0.259   s_has_grain_B_3_C_3
                                                       lut11206_410
    SLICE_X52Y46.SR      net (fanout=2)        0.286   lut11206_410
    SLICE_X52Y46.CLK     Trck                  0.230   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.547ns (0.936ns logic, 2.611ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X52Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.221ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.555ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y47.B3      net (fanout=1250)     2.325   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y47.BMUX    Tilo                  0.313   s_has_grain_B_3_C_3
                                                       lut11208_411
    SLICE_X52Y46.CLK     net (fanout=2)        0.470   lut11208_411
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (0.760ns logic, 2.795ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.396ns (requirement - data path)
  Source:               s_has_grain_A_25_C_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.380ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_25_C_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y47.AQ      Tcko                  0.408   s_has_grain_A_25_C_25
                                                       s_has_grain_A_25_C_25
    SLICE_X53Y47.A5      net (fanout=1)        0.787   s_has_grain_A_25_C_25
    SLICE_X53Y47.A       Tilo                  0.259   s_has_grain_B_3_C_3
                                                       lut11205_409
    SLICE_X53Y47.B2      net (fanout=3)        1.143   lut11205_409
    SLICE_X53Y47.BMUX    Tilo                  0.313   s_has_grain_B_3_C_3
                                                       lut11208_411
    SLICE_X52Y46.CLK     net (fanout=2)        0.470   lut11208_411
    -------------------------------------------------  ---------------------------
    Total                                      3.380ns (0.980ns logic, 2.400ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.723ns (requirement - data path)
  Source:               s_has_grain_A_25_P_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.053ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_25_P_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.391   s_has_grain_A_25_P_25
                                                       s_has_grain_A_25_P_25
    SLICE_X53Y47.A3      net (fanout=1)        0.477   s_has_grain_A_25_P_25
    SLICE_X53Y47.A       Tilo                  0.259   s_has_grain_B_3_C_3
                                                       lut11205_409
    SLICE_X53Y47.B2      net (fanout=3)        1.143   lut11205_409
    SLICE_X53Y47.BMUX    Tilo                  0.313   s_has_grain_B_3_C_3
                                                       lut11208_411
    SLICE_X52Y46.CLK     net (fanout=2)        0.470   lut11208_411
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.963ns logic, 2.090ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_25_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_25_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X52Y46.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_25_LDC (LATCH)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11208_411 falling
  Destination Clock:    lut11208_411 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_LDC to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.AQ      Tcklo                 0.237   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    SLICE_X53Y47.A6      net (fanout=1)        0.113   s_has_grain_A_25_LDC
    SLICE_X53Y47.A       Tilo                  0.156   s_has_grain_B_3_C_3
                                                       lut11205_409
    SLICE_X53Y47.B2      net (fanout=3)        0.672   lut11205_409
    SLICE_X53Y47.B       Tilo                  0.156   s_has_grain_B_3_C_3
                                                       lut11206_410
    SLICE_X52Y46.SR      net (fanout=2)        0.114   lut11206_410
    SLICE_X52Y46.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.656ns logic, 0.899ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_25_P_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.664ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11208_411 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_P_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.198   s_has_grain_A_25_P_25
                                                       s_has_grain_A_25_P_25
    SLICE_X53Y47.A3      net (fanout=1)        0.261   s_has_grain_A_25_P_25
    SLICE_X53Y47.A       Tilo                  0.156   s_has_grain_B_3_C_3
                                                       lut11205_409
    SLICE_X53Y47.B2      net (fanout=3)        0.672   lut11205_409
    SLICE_X53Y47.B       Tilo                  0.156   s_has_grain_B_3_C_3
                                                       lut11206_410
    SLICE_X52Y46.SR      net (fanout=2)        0.114   lut11206_410
    SLICE_X52Y46.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.617ns logic, 1.047ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_25_C_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.824ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11208_411 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_C_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y47.AQ      Tcko                  0.200   s_has_grain_A_25_C_25
                                                       s_has_grain_A_25_C_25
    SLICE_X53Y47.A5      net (fanout=1)        0.419   s_has_grain_A_25_C_25
    SLICE_X53Y47.A       Tilo                  0.156   s_has_grain_B_3_C_3
                                                       lut11205_409
    SLICE_X53Y47.B2      net (fanout=3)        0.672   lut11205_409
    SLICE_X53Y47.B       Tilo                  0.156   s_has_grain_B_3_C_3
                                                       lut11206_410
    SLICE_X52Y46.SR      net (fanout=2)        0.114   lut11206_410
    SLICE_X52Y46.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.619ns logic, 1.205ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X52Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.216ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Data Path Delay:      1.216ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.234   canincfifoline
                                                       canincfifoline
    SLICE_X53Y47.B4      net (fanout=80)       0.516   canincfifoline
    SLICE_X53Y47.BMUX    Tilo                  0.203   s_has_grain_B_3_C_3
                                                       lut11208_411
    SLICE_X52Y46.CLK     net (fanout=2)        0.263   lut11208_411
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.437ns logic, 0.779ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X52Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.644ns (data path)
  Source:               s_has_grain_A_25_LDC (LATCH)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Data Path Delay:      1.644ns (Levels of Logic = 2)
  Source Clock:         lut11208_411 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_LDC to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.AQ      Tcklo                 0.237   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    SLICE_X53Y47.A6      net (fanout=1)        0.113   s_has_grain_A_25_LDC
    SLICE_X53Y47.A       Tilo                  0.156   s_has_grain_B_3_C_3
                                                       lut11205_409
    SLICE_X53Y47.B2      net (fanout=3)        0.672   lut11205_409
    SLICE_X53Y47.BMUX    Tilo                  0.203   s_has_grain_B_3_C_3
                                                       lut11208_411
    SLICE_X52Y46.CLK     net (fanout=2)        0.263   lut11208_411
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.596ns logic, 1.048ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X52Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.753ns (data path)
  Source:               s_has_grain_A_25_P_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Data Path Delay:      1.753ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_P_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.AQ      Tcko                  0.198   s_has_grain_A_25_P_25
                                                       s_has_grain_A_25_P_25
    SLICE_X53Y47.A3      net (fanout=1)        0.261   s_has_grain_A_25_P_25
    SLICE_X53Y47.A       Tilo                  0.156   s_has_grain_B_3_C_3
                                                       lut11205_409
    SLICE_X53Y47.B2      net (fanout=3)        0.672   lut11205_409
    SLICE_X53Y47.BMUX    Tilo                  0.203   s_has_grain_B_3_C_3
                                                       lut11208_411
    SLICE_X52Y46.CLK     net (fanout=2)        0.263   lut11208_411
    -------------------------------------------------  ---------------------------
    Total                                      1.753ns (0.557ns logic, 1.196ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_21_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_21_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.660ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X52Y32.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.660ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11257_420 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y32.B3      net (fanout=215)      5.457   lut8949_0
    SLICE_X51Y32.B       Tilo                  0.259   ggain_bckA_2
                                                       lut11255_419
    SLICE_X52Y32.SR      net (fanout=2)        0.314   lut11255_419
    SLICE_X52Y32.CLK     Trck                  0.230   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.660ns (1.139ns logic, 9.521ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.816ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11257_420 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y32.B3      net (fanout=215)      5.457   lut8949_0
    SLICE_X51Y32.B       Tilo                  0.259   ggain_bckA_2
                                                       lut11255_419
    SLICE_X52Y32.SR      net (fanout=2)        0.314   lut11255_419
    SLICE_X52Y32.CLK     Trck                  0.230   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.816ns (1.139ns logic, 8.677ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11257_420 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y32.B2      net (fanout=1250)     3.768   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y32.B       Tilo                  0.259   ggain_bckA_2
                                                       lut11255_419
    SLICE_X52Y32.SR      net (fanout=2)        0.314   lut11255_419
    SLICE_X52Y32.CLK     Trck                  0.230   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (0.936ns logic, 4.082ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X52Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.748ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.028ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y32.B2      net (fanout=1250)     3.768   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y32.BMUX    Tilo                  0.313   ggain_bckA_2
                                                       lut11257_420
    SLICE_X52Y32.CLK     net (fanout=2)        0.500   lut11257_420
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (0.760ns logic, 4.268ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.974ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.802ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X51Y32.B5      net (fanout=80)       2.542   canincfifoline
    SLICE_X51Y32.BMUX    Tilo                  0.313   ggain_bckA_2
                                                       lut11257_420
    SLICE_X52Y32.CLK     net (fanout=2)        0.500   lut11257_420
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (0.760ns logic, 3.042ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.679ns (requirement - data path)
  Source:               s_has_grain_A_21_P_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.097ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_21_P_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.AQ      Tcko                  0.447   s_has_grain_A_21_P_21
                                                       s_has_grain_A_21_P_21
    SLICE_X51Y32.A6      net (fanout=1)        0.759   s_has_grain_A_21_P_21
    SLICE_X51Y32.A       Tilo                  0.259   ggain_bckA_2
                                                       lut11254_418
    SLICE_X51Y32.B1      net (fanout=3)        0.819   lut11254_418
    SLICE_X51Y32.BMUX    Tilo                  0.313   ggain_bckA_2
                                                       lut11257_420
    SLICE_X52Y32.CLK     net (fanout=2)        0.500   lut11257_420
    -------------------------------------------------  ---------------------------
    Total                                      3.097ns (1.019ns logic, 2.078ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_21_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_21_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X52Y32.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_21_LDC (LATCH)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.417ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11257_420 falling
  Destination Clock:    lut11257_420 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_LDC to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.AQ      Tcklo                 0.237   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    SLICE_X51Y32.A5      net (fanout=1)        0.178   s_has_grain_A_21_LDC
    SLICE_X51Y32.A       Tilo                  0.156   ggain_bckA_2
                                                       lut11254_418
    SLICE_X51Y32.B1      net (fanout=3)        0.456   lut11254_418
    SLICE_X51Y32.B       Tilo                  0.156   ggain_bckA_2
                                                       lut11255_419
    SLICE_X52Y32.SR      net (fanout=2)        0.127   lut11255_419
    SLICE_X52Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.417ns (0.656ns logic, 0.761ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_21_C_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.419ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11257_420 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_C_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y34.CQ      Tcko                  0.198   s_has_grain_A_21_C_21
                                                       s_has_grain_A_21_C_21
    SLICE_X51Y32.A4      net (fanout=1)        0.219   s_has_grain_A_21_C_21
    SLICE_X51Y32.A       Tilo                  0.156   ggain_bckA_2
                                                       lut11254_418
    SLICE_X51Y32.B1      net (fanout=3)        0.456   lut11254_418
    SLICE_X51Y32.B       Tilo                  0.156   ggain_bckA_2
                                                       lut11255_419
    SLICE_X52Y32.SR      net (fanout=2)        0.127   lut11255_419
    SLICE_X52Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.617ns logic, 0.802ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_21_P_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.639ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11257_420 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_P_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.AQ      Tcko                  0.234   s_has_grain_A_21_P_21
                                                       s_has_grain_A_21_P_21
    SLICE_X51Y32.A6      net (fanout=1)        0.403   s_has_grain_A_21_P_21
    SLICE_X51Y32.A       Tilo                  0.156   ggain_bckA_2
                                                       lut11254_418
    SLICE_X51Y32.B1      net (fanout=3)        0.456   lut11254_418
    SLICE_X51Y32.B       Tilo                  0.156   ggain_bckA_2
                                                       lut11255_419
    SLICE_X52Y32.SR      net (fanout=2)        0.127   lut11255_419
    SLICE_X52Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.653ns logic, 0.986ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X52Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.508ns (data path)
  Source:               s_has_grain_A_21_LDC (LATCH)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.508ns (Levels of Logic = 2)
  Source Clock:         lut11257_420 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_LDC to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.AQ      Tcklo                 0.237   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    SLICE_X51Y32.A5      net (fanout=1)        0.178   s_has_grain_A_21_LDC
    SLICE_X51Y32.A       Tilo                  0.156   ggain_bckA_2
                                                       lut11254_418
    SLICE_X51Y32.B1      net (fanout=3)        0.456   lut11254_418
    SLICE_X51Y32.BMUX    Tilo                  0.203   ggain_bckA_2
                                                       lut11257_420
    SLICE_X52Y32.CLK     net (fanout=2)        0.278   lut11257_420
    -------------------------------------------------  ---------------------------
    Total                                      1.508ns (0.596ns logic, 0.912ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X52Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.510ns (data path)
  Source:               s_has_grain_A_21_C_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.510ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_C_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y34.CQ      Tcko                  0.198   s_has_grain_A_21_C_21
                                                       s_has_grain_A_21_C_21
    SLICE_X51Y32.A4      net (fanout=1)        0.219   s_has_grain_A_21_C_21
    SLICE_X51Y32.A       Tilo                  0.156   ggain_bckA_2
                                                       lut11254_418
    SLICE_X51Y32.B1      net (fanout=3)        0.456   lut11254_418
    SLICE_X51Y32.BMUX    Tilo                  0.203   ggain_bckA_2
                                                       lut11257_420
    SLICE_X52Y32.CLK     net (fanout=2)        0.278   lut11257_420
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.557ns logic, 0.953ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X52Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.730ns (data path)
  Source:               s_has_grain_A_21_P_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.730ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_P_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y36.AQ      Tcko                  0.234   s_has_grain_A_21_P_21
                                                       s_has_grain_A_21_P_21
    SLICE_X51Y32.A6      net (fanout=1)        0.403   s_has_grain_A_21_P_21
    SLICE_X51Y32.A       Tilo                  0.156   ggain_bckA_2
                                                       lut11254_418
    SLICE_X51Y32.B1      net (fanout=3)        0.456   lut11254_418
    SLICE_X51Y32.BMUX    Tilo                  0.203   ggain_bckA_2
                                                       lut11257_420
    SLICE_X52Y32.CLK     net (fanout=2)        0.278   lut11257_420
    -------------------------------------------------  ---------------------------
    Total                                      1.730ns (0.593ns logic, 1.137ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_17_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_17_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  12.326ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X53Y26.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      12.326ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11306_429 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y26.B2      net (fanout=215)      6.666   lut8949_0
    SLICE_X51Y26.B       Tilo                  0.259   s_has_grain_A_17_C_17
                                                       lut11304_428
    SLICE_X53Y26.SR      net (fanout=2)        0.721   lut11304_428
    SLICE_X53Y26.CLK     Trck                  0.280   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                     12.326ns (1.189ns logic, 11.137ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.482ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11306_429 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y26.B2      net (fanout=215)      6.666   lut8949_0
    SLICE_X51Y26.B       Tilo                  0.259   s_has_grain_A_17_C_17
                                                       lut11304_428
    SLICE_X53Y26.SR      net (fanout=2)        0.721   lut11304_428
    SLICE_X53Y26.CLK     Trck                  0.280   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.482ns (1.189ns logic, 10.293ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11306_429 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y26.B5      net (fanout=1250)     4.253   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y26.B       Tilo                  0.259   s_has_grain_A_17_C_17
                                                       lut11304_428
    SLICE_X53Y26.SR      net (fanout=2)        0.721   lut11304_428
    SLICE_X53Y26.CLK     Trck                  0.280   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (0.986ns logic, 4.974ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X53Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.268ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.508ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y26.B5      net (fanout=1250)     4.253   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y26.BMUX    Tilo                  0.313   s_has_grain_A_17_C_17
                                                       lut11306_429
    SLICE_X53Y26.CLK     net (fanout=2)        0.495   lut11306_429
    -------------------------------------------------  ---------------------------
    Total                                      5.508ns (0.760ns logic, 4.748ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.334ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.442ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X51Y26.B4      net (fanout=80)       3.187   canincfifoline
    SLICE_X51Y26.BMUX    Tilo                  0.313   s_has_grain_A_17_C_17
                                                       lut11306_429
    SLICE_X53Y26.CLK     net (fanout=2)        0.495   lut11306_429
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (0.760ns logic, 3.682ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.799ns (requirement - data path)
  Source:               s_has_grain_A_17_LDC (LATCH)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.977ns (Levels of Logic = 2)
  Source Clock:         lut11306_429 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_17_LDC to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y26.AQ      Tcklo                 0.442   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    SLICE_X53Y28.B3      net (fanout=1)        0.620   s_has_grain_A_17_LDC
    SLICE_X53Y28.B       Tilo                  0.259   s_has_grain_A_3_LDC
                                                       lut11303_427
    SLICE_X51Y26.B3      net (fanout=3)        0.848   lut11303_427
    SLICE_X51Y26.BMUX    Tilo                  0.313   s_has_grain_A_17_C_17
                                                       lut11306_429
    SLICE_X53Y26.CLK     net (fanout=2)        0.495   lut11306_429
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (1.014ns logic, 1.963ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_17_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_17_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X53Y26.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_17_C_17 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.863ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11306_429 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_C_17 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.AQ      Tcko                  0.198   s_has_grain_A_17_C_17
                                                       s_has_grain_A_17_C_17
    SLICE_X53Y28.B6      net (fanout=1)        0.276   s_has_grain_A_17_C_17
    SLICE_X53Y28.B       Tilo                  0.156   s_has_grain_A_3_LDC
                                                       lut11303_427
    SLICE_X51Y26.B3      net (fanout=3)        0.519   lut11303_427
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut11304_428
    SLICE_X53Y26.SR      net (fanout=2)        0.403   lut11304_428
    SLICE_X53Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (0.665ns logic, 1.198ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_17_LDC (LATCH)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.971ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11306_429 falling
  Destination Clock:    lut11306_429 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_LDC to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y26.AQ      Tcklo                 0.235   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    SLICE_X53Y28.B3      net (fanout=1)        0.347   s_has_grain_A_17_LDC
    SLICE_X53Y28.B       Tilo                  0.156   s_has_grain_A_3_LDC
                                                       lut11303_427
    SLICE_X51Y26.B3      net (fanout=3)        0.519   lut11303_427
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut11304_428
    SLICE_X53Y26.SR      net (fanout=2)        0.403   lut11304_428
    SLICE_X53Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.702ns logic, 1.269ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.978ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_17_P_17 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.978ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11306_429 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_P_17 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y27.AQ      Tcko                  0.198   s_has_grain_A_17_P_17
                                                       s_has_grain_A_17_P_17
    SLICE_X53Y28.B1      net (fanout=1)        0.391   s_has_grain_A_17_P_17
    SLICE_X53Y28.B       Tilo                  0.156   s_has_grain_A_3_LDC
                                                       lut11303_427
    SLICE_X51Y26.B3      net (fanout=3)        0.519   lut11303_427
    SLICE_X51Y26.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut11304_428
    SLICE_X53Y26.SR      net (fanout=2)        0.403   lut11304_428
    SLICE_X53Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.665ns logic, 1.313ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X53Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.625ns (data path)
  Source:               s_has_grain_A_17_C_17 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Data Path Delay:      1.625ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_C_17 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.AQ      Tcko                  0.198   s_has_grain_A_17_C_17
                                                       s_has_grain_A_17_C_17
    SLICE_X53Y28.B6      net (fanout=1)        0.276   s_has_grain_A_17_C_17
    SLICE_X53Y28.B       Tilo                  0.156   s_has_grain_A_3_LDC
                                                       lut11303_427
    SLICE_X51Y26.B3      net (fanout=3)        0.519   lut11303_427
    SLICE_X51Y26.BMUX    Tilo                  0.203   s_has_grain_A_17_C_17
                                                       lut11306_429
    SLICE_X53Y26.CLK     net (fanout=2)        0.273   lut11306_429
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.557ns logic, 1.068ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X53Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.733ns (data path)
  Source:               s_has_grain_A_17_LDC (LATCH)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Data Path Delay:      1.733ns (Levels of Logic = 2)
  Source Clock:         lut11306_429 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_LDC to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y26.AQ      Tcklo                 0.235   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    SLICE_X53Y28.B3      net (fanout=1)        0.347   s_has_grain_A_17_LDC
    SLICE_X53Y28.B       Tilo                  0.156   s_has_grain_A_3_LDC
                                                       lut11303_427
    SLICE_X51Y26.B3      net (fanout=3)        0.519   lut11303_427
    SLICE_X51Y26.BMUX    Tilo                  0.203   s_has_grain_A_17_C_17
                                                       lut11306_429
    SLICE_X53Y26.CLK     net (fanout=2)        0.273   lut11306_429
    -------------------------------------------------  ---------------------------
    Total                                      1.733ns (0.594ns logic, 1.139ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X53Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.740ns (data path)
  Source:               s_has_grain_A_17_P_17 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Data Path Delay:      1.740ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_P_17 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y27.AQ      Tcko                  0.198   s_has_grain_A_17_P_17
                                                       s_has_grain_A_17_P_17
    SLICE_X53Y28.B1      net (fanout=1)        0.391   s_has_grain_A_17_P_17
    SLICE_X53Y28.B       Tilo                  0.156   s_has_grain_A_3_LDC
                                                       lut11303_427
    SLICE_X51Y26.B3      net (fanout=3)        0.519   lut11303_427
    SLICE_X51Y26.BMUX    Tilo                  0.203   s_has_grain_A_17_C_17
                                                       lut11306_429
    SLICE_X53Y26.CLK     net (fanout=2)        0.273   lut11306_429
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (0.557ns logic, 1.183ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_13_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_13_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.163ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X52Y38.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.163ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11355_438 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X53Y38.B1      net (fanout=215)      4.972   lut8949_0
    SLICE_X53Y38.B       Tilo                  0.259   s_has_grain_A_13_C_13
                                                       lut11353_437
    SLICE_X52Y38.SR      net (fanout=2)        0.302   lut11353_437
    SLICE_X52Y38.CLK     Trck                  0.230   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.163ns (1.139ns logic, 9.024ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11355_438 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X53Y38.B1      net (fanout=215)      4.972   lut8949_0
    SLICE_X53Y38.B       Tilo                  0.259   s_has_grain_A_13_C_13
                                                       lut11353_437
    SLICE_X52Y38.SR      net (fanout=2)        0.302   lut11353_437
    SLICE_X52Y38.CLK     Trck                  0.230   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.319ns (1.139ns logic, 8.180ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11355_438 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y38.B3      net (fanout=1250)     3.154   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y38.B       Tilo                  0.259   s_has_grain_A_13_C_13
                                                       lut11353_437
    SLICE_X52Y38.SR      net (fanout=2)        0.302   lut11353_437
    SLICE_X52Y38.CLK     Trck                  0.230   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.392ns (0.936ns logic, 3.456ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X52Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.043ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.733ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y38.B3      net (fanout=1250)     3.154   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y38.BMUX    Tilo                  0.313   s_has_grain_A_13_C_13
                                                       lut11355_438
    SLICE_X52Y38.CLK     net (fanout=2)        0.819   lut11355_438
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.760ns logic, 3.973ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.684ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.092ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X53Y38.B4      net (fanout=80)       1.513   canincfifoline
    SLICE_X53Y38.BMUX    Tilo                  0.313   s_has_grain_A_13_C_13
                                                       lut11355_438
    SLICE_X52Y38.CLK     net (fanout=2)        0.819   lut11355_438
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.760ns logic, 2.332ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.359ns (requirement - data path)
  Source:               s_has_grain_A_13_P_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.417ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_13_P_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y37.AQ      Tcko                  0.391   s_has_grain_A_13_P_13
                                                       s_has_grain_A_13_P_13
    SLICE_X52Y38.B3      net (fanout=1)        0.486   s_has_grain_A_13_P_13
    SLICE_X52Y38.B       Tilo                  0.205   s_has_grain_A_13_LDC
                                                       lut11352_436
    SLICE_X53Y38.B5      net (fanout=3)        0.203   lut11352_436
    SLICE_X53Y38.BMUX    Tilo                  0.313   s_has_grain_A_13_C_13
                                                       lut11355_438
    SLICE_X52Y38.CLK     net (fanout=2)        0.819   lut11355_438
    -------------------------------------------------  ---------------------------
    Total                                      2.417ns (0.909ns logic, 1.508ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_13_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_13_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X52Y38.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_13_C_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11355_438 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_C_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y38.AQ      Tcko                  0.198   s_has_grain_A_13_C_13
                                                       s_has_grain_A_13_C_13
    SLICE_X52Y38.B6      net (fanout=1)        0.017   s_has_grain_A_13_C_13
    SLICE_X52Y38.B       Tilo                  0.142   s_has_grain_A_13_LDC
                                                       lut11352_436
    SLICE_X53Y38.B5      net (fanout=3)        0.072   lut11352_436
    SLICE_X53Y38.B       Tilo                  0.156   s_has_grain_A_13_C_13
                                                       lut11353_437
    SLICE_X52Y38.SR      net (fanout=2)        0.157   lut11353_437
    SLICE_X52Y38.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.603ns logic, 0.246ns route)
                                                       (71.0% logic, 29.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_13_P_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11355_438 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_P_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y37.AQ      Tcko                  0.198   s_has_grain_A_13_P_13
                                                       s_has_grain_A_13_P_13
    SLICE_X52Y38.B3      net (fanout=1)        0.256   s_has_grain_A_13_P_13
    SLICE_X52Y38.B       Tilo                  0.142   s_has_grain_A_13_LDC
                                                       lut11352_436
    SLICE_X53Y38.B5      net (fanout=3)        0.072   lut11352_436
    SLICE_X53Y38.B       Tilo                  0.156   s_has_grain_A_13_C_13
                                                       lut11353_437
    SLICE_X52Y38.SR      net (fanout=2)        0.157   lut11353_437
    SLICE_X52Y38.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.603ns logic, 0.485ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_13_LDC (LATCH)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.107ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11355_438 falling
  Destination Clock:    lut11355_438 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_LDC to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y38.AQ      Tcklo                 0.237   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    SLICE_X52Y38.B2      net (fanout=1)        0.236   s_has_grain_A_13_LDC
    SLICE_X52Y38.B       Tilo                  0.142   s_has_grain_A_13_LDC
                                                       lut11352_436
    SLICE_X53Y38.B5      net (fanout=3)        0.072   lut11352_436
    SLICE_X53Y38.B       Tilo                  0.156   s_has_grain_A_13_C_13
                                                       lut11353_437
    SLICE_X52Y38.SR      net (fanout=2)        0.157   lut11353_437
    SLICE_X52Y38.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.642ns logic, 0.465ns route)
                                                       (58.0% logic, 42.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X52Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.059ns (data path)
  Source:               s_has_grain_A_13_C_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Data Path Delay:      1.059ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_C_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y38.AQ      Tcko                  0.198   s_has_grain_A_13_C_13
                                                       s_has_grain_A_13_C_13
    SLICE_X52Y38.B6      net (fanout=1)        0.017   s_has_grain_A_13_C_13
    SLICE_X52Y38.B       Tilo                  0.142   s_has_grain_A_13_LDC
                                                       lut11352_436
    SLICE_X53Y38.B5      net (fanout=3)        0.072   lut11352_436
    SLICE_X53Y38.BMUX    Tilo                  0.203   s_has_grain_A_13_C_13
                                                       lut11355_438
    SLICE_X52Y38.CLK     net (fanout=2)        0.427   lut11355_438
    -------------------------------------------------  ---------------------------
    Total                                      1.059ns (0.543ns logic, 0.516ns route)
                                                       (51.3% logic, 48.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X52Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.298ns (data path)
  Source:               s_has_grain_A_13_P_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Data Path Delay:      1.298ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_P_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y37.AQ      Tcko                  0.198   s_has_grain_A_13_P_13
                                                       s_has_grain_A_13_P_13
    SLICE_X52Y38.B3      net (fanout=1)        0.256   s_has_grain_A_13_P_13
    SLICE_X52Y38.B       Tilo                  0.142   s_has_grain_A_13_LDC
                                                       lut11352_436
    SLICE_X53Y38.B5      net (fanout=3)        0.072   lut11352_436
    SLICE_X53Y38.BMUX    Tilo                  0.203   s_has_grain_A_13_C_13
                                                       lut11355_438
    SLICE_X52Y38.CLK     net (fanout=2)        0.427   lut11355_438
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (0.543ns logic, 0.755ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X52Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.317ns (data path)
  Source:               s_has_grain_A_13_LDC (LATCH)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Data Path Delay:      1.317ns (Levels of Logic = 2)
  Source Clock:         lut11355_438 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_LDC to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y38.AQ      Tcklo                 0.237   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    SLICE_X52Y38.B2      net (fanout=1)        0.236   s_has_grain_A_13_LDC
    SLICE_X52Y38.B       Tilo                  0.142   s_has_grain_A_13_LDC
                                                       lut11352_436
    SLICE_X53Y38.B5      net (fanout=3)        0.072   lut11352_436
    SLICE_X53Y38.BMUX    Tilo                  0.203   s_has_grain_A_13_C_13
                                                       lut11355_438
    SLICE_X52Y38.CLK     net (fanout=2)        0.427   lut11355_438
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.582ns logic, 0.735ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_11_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_11_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.491ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X53Y27.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.491ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11380_443 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X52Y27.B4      net (fanout=215)      6.299   lut8949_0
    SLICE_X52Y27.B       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut11378_442
    SLICE_X53Y27.SR      net (fanout=2)        0.307   lut11378_442
    SLICE_X53Y27.CLK     Trck                  0.280   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.491ns (1.135ns logic, 10.356ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.647ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11380_443 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X52Y27.B4      net (fanout=215)      6.299   lut8949_0
    SLICE_X52Y27.B       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut11378_442
    SLICE_X53Y27.SR      net (fanout=2)        0.307   lut11378_442
    SLICE_X53Y27.CLK     Trck                  0.280   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.647ns (1.135ns logic, 9.512ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11380_443 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y27.B5      net (fanout=1250)     4.040   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y27.B       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut11378_442
    SLICE_X53Y27.SR      net (fanout=2)        0.307   lut11378_442
    SLICE_X53Y27.CLK     Trck                  0.280   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (0.932ns logic, 4.347ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X53Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.541ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.235ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y27.B5      net (fanout=1250)     4.040   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y27.BMUX    Tilo                  0.251   s_has_grain_A_11_P_11
                                                       lut11380_443
    SLICE_X53Y27.CLK     net (fanout=2)        0.497   lut11380_443
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (0.698ns logic, 4.537ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.142ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.634ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X52Y27.B2      net (fanout=80)       3.439   canincfifoline
    SLICE_X52Y27.BMUX    Tilo                  0.251   s_has_grain_A_11_P_11
                                                       lut11380_443
    SLICE_X53Y27.CLK     net (fanout=2)        0.497   lut11380_443
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (0.698ns logic, 3.936ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.562ns (requirement - data path)
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.214ns (Levels of Logic = 2)
  Source Clock:         lut11380_443 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y27.AQ      Tcklo                 0.442   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X52Y27.A2      net (fanout=1)        1.000   s_has_grain_A_11_LDC
    SLICE_X52Y27.A       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut11377_441
    SLICE_X52Y27.B1      net (fanout=4)        0.819   lut11377_441
    SLICE_X52Y27.BMUX    Tilo                  0.251   s_has_grain_A_11_P_11
                                                       lut11380_443
    SLICE_X53Y27.CLK     net (fanout=2)        0.497   lut11380_443
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.898ns logic, 2.316ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_11_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_11_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X53Y27.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_C_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.505ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11380_443 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_C_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   s_has_grain_A_11_C_11
                                                       s_has_grain_A_11_C_11
    SLICE_X52Y27.A4      net (fanout=1)        0.300   s_has_grain_A_11_C_11
    SLICE_X52Y27.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11377_441
    SLICE_X52Y27.B1      net (fanout=4)        0.370   lut11377_441
    SLICE_X52Y27.B       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11378_442
    SLICE_X53Y27.SR      net (fanout=2)        0.162   lut11378_442
    SLICE_X53Y27.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (0.673ns logic, 0.832ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_P_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.686ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11380_443 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_P_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcko                  0.200   s_has_grain_A_11_P_11
                                                       s_has_grain_A_11_P_11
    SLICE_X52Y27.A1      net (fanout=1)        0.515   s_has_grain_A_11_P_11
    SLICE_X52Y27.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11377_441
    SLICE_X52Y27.B1      net (fanout=4)        0.370   lut11377_441
    SLICE_X52Y27.B       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11378_442
    SLICE_X53Y27.SR      net (fanout=2)        0.162   lut11378_442
    SLICE_X53Y27.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (0.639ns logic, 1.047ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.792ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11380_443 falling
  Destination Clock:    lut11380_443 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y27.AQ      Tcklo                 0.235   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X52Y27.A2      net (fanout=1)        0.586   s_has_grain_A_11_LDC
    SLICE_X52Y27.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11377_441
    SLICE_X52Y27.B1      net (fanout=4)        0.370   lut11377_441
    SLICE_X52Y27.B       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11378_442
    SLICE_X53Y27.SR      net (fanout=2)        0.162   lut11378_442
    SLICE_X53Y27.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.674ns logic, 1.118ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X53Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.525ns (data path)
  Source:               s_has_grain_A_11_C_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.525ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_C_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y28.AQ      Tcko                  0.234   s_has_grain_A_11_C_11
                                                       s_has_grain_A_11_C_11
    SLICE_X52Y27.A4      net (fanout=1)        0.300   s_has_grain_A_11_C_11
    SLICE_X52Y27.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11377_441
    SLICE_X52Y27.B1      net (fanout=4)        0.370   lut11377_441
    SLICE_X52Y27.BMUX    Tilo                  0.183   s_has_grain_A_11_P_11
                                                       lut11380_443
    SLICE_X53Y27.CLK     net (fanout=2)        0.296   lut11380_443
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.559ns logic, 0.966ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X53Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.706ns (data path)
  Source:               s_has_grain_A_11_P_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.706ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_P_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcko                  0.200   s_has_grain_A_11_P_11
                                                       s_has_grain_A_11_P_11
    SLICE_X52Y27.A1      net (fanout=1)        0.515   s_has_grain_A_11_P_11
    SLICE_X52Y27.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11377_441
    SLICE_X52Y27.B1      net (fanout=4)        0.370   lut11377_441
    SLICE_X52Y27.BMUX    Tilo                  0.183   s_has_grain_A_11_P_11
                                                       lut11380_443
    SLICE_X53Y27.CLK     net (fanout=2)        0.296   lut11380_443
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.525ns logic, 1.181ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X53Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.812ns (data path)
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.812ns (Levels of Logic = 2)
  Source Clock:         lut11380_443 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y27.AQ      Tcklo                 0.235   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X52Y27.A2      net (fanout=1)        0.586   s_has_grain_A_11_LDC
    SLICE_X52Y27.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut11377_441
    SLICE_X52Y27.B1      net (fanout=4)        0.370   lut11377_441
    SLICE_X52Y27.BMUX    Tilo                  0.183   s_has_grain_A_11_P_11
                                                       lut11380_443
    SLICE_X53Y27.CLK     net (fanout=2)        0.296   lut11380_443
    -------------------------------------------------  ---------------------------
    Total                                      1.812ns (0.560ns logic, 1.252ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_10_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_10_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.595ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X47Y29.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.595ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11393_446 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y30.C1      net (fanout=215)      5.772   lut8949_0
    SLICE_X51Y30.C       Tilo                  0.259   s_has_grain_A_10_C_10
                                                       lut11391_445
    SLICE_X47Y29.SR      net (fanout=2)        0.884   lut11391_445
    SLICE_X47Y29.CLK     Trck                  0.280   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.595ns (1.189ns logic, 10.406ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.751ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11393_446 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y30.C1      net (fanout=215)      5.772   lut8949_0
    SLICE_X51Y30.C       Tilo                  0.259   s_has_grain_A_10_C_10
                                                       lut11391_445
    SLICE_X47Y29.SR      net (fanout=2)        0.884   lut11391_445
    SLICE_X47Y29.CLK     Trck                  0.280   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.751ns (1.189ns logic, 9.562ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11393_446 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y30.C5      net (fanout=1250)     3.557   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y30.C       Tilo                  0.259   s_has_grain_A_10_C_10
                                                       lut11391_445
    SLICE_X47Y29.SR      net (fanout=2)        0.884   lut11391_445
    SLICE_X47Y29.CLK     Trck                  0.280   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (0.986ns logic, 4.441ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X47Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.581ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.195ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y30.C5      net (fanout=1250)     3.557   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y30.CMUX    Tilo                  0.313   s_has_grain_A_10_C_10
                                                       lut11393_446
    SLICE_X47Y29.CLK     net (fanout=2)        0.878   lut11393_446
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (0.760ns logic, 4.435ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.324ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.452ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X51Y30.C3      net (fanout=80)       2.814   canincfifoline
    SLICE_X51Y30.CMUX    Tilo                  0.313   s_has_grain_A_10_C_10
                                                       lut11393_446
    SLICE_X47Y29.CLK     net (fanout=2)        0.878   lut11393_446
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (0.760ns logic, 3.692ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.561ns (requirement - data path)
  Source:               s_has_grain_A_10_LDC (LATCH)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.215ns (Levels of Logic = 2)
  Source Clock:         lut11393_446 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_10_LDC to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.AQ      Tcklo                 0.442   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    SLICE_X51Y30.B3      net (fanout=1)        1.011   s_has_grain_A_10_LDC
    SLICE_X51Y30.B       Tilo                  0.259   s_has_grain_A_10_C_10
                                                       lut11390_444
    SLICE_X51Y30.C4      net (fanout=4)        0.312   lut11390_444
    SLICE_X51Y30.CMUX    Tilo                  0.313   s_has_grain_A_10_C_10
                                                       lut11393_446
    SLICE_X47Y29.CLK     net (fanout=2)        0.878   lut11393_446
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (1.014ns logic, 2.201ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_10_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_10_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X47Y29.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11393_446 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y30.AQ      Tcko                  0.234   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X51Y30.B6      net (fanout=1)        0.017   s_has_grain_A_10_P_10
    SLICE_X51Y30.B       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11390_444
    SLICE_X51Y30.C4      net (fanout=4)        0.101   lut11390_444
    SLICE_X51Y30.C       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11391_445
    SLICE_X47Y29.SR      net (fanout=2)        0.578   lut11391_445
    SLICE_X47Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.701ns logic, 0.696ns route)
                                                       (50.2% logic, 49.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_10_C_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11393_446 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_C_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.198   s_has_grain_A_10_C_10
                                                       s_has_grain_A_10_C_10
    SLICE_X51Y30.B1      net (fanout=1)        0.257   s_has_grain_A_10_C_10
    SLICE_X51Y30.B       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11390_444
    SLICE_X51Y30.C4      net (fanout=4)        0.101   lut11390_444
    SLICE_X51Y30.C       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11391_445
    SLICE_X47Y29.SR      net (fanout=2)        0.578   lut11391_445
    SLICE_X47Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.665ns logic, 0.936ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_10_LDC (LATCH)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.995ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11393_446 falling
  Destination Clock:    lut11393_446 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_LDC to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.AQ      Tcklo                 0.235   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    SLICE_X51Y30.B3      net (fanout=1)        0.614   s_has_grain_A_10_LDC
    SLICE_X51Y30.B       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11390_444
    SLICE_X51Y30.C4      net (fanout=4)        0.101   lut11390_444
    SLICE_X51Y30.C       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11391_445
    SLICE_X47Y29.SR      net (fanout=2)        0.578   lut11391_445
    SLICE_X47Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (0.702ns logic, 1.293ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X47Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.222ns (data path)
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      1.222ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y30.AQ      Tcko                  0.234   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X51Y30.B6      net (fanout=1)        0.017   s_has_grain_A_10_P_10
    SLICE_X51Y30.B       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11390_444
    SLICE_X51Y30.C4      net (fanout=4)        0.101   lut11390_444
    SLICE_X51Y30.CMUX    Tilo                  0.203   s_has_grain_A_10_C_10
                                                       lut11393_446
    SLICE_X47Y29.CLK     net (fanout=2)        0.511   lut11393_446
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.593ns logic, 0.629ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X47Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.426ns (data path)
  Source:               s_has_grain_A_10_C_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      1.426ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_C_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y30.AQ      Tcko                  0.198   s_has_grain_A_10_C_10
                                                       s_has_grain_A_10_C_10
    SLICE_X51Y30.B1      net (fanout=1)        0.257   s_has_grain_A_10_C_10
    SLICE_X51Y30.B       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11390_444
    SLICE_X51Y30.C4      net (fanout=4)        0.101   lut11390_444
    SLICE_X51Y30.CMUX    Tilo                  0.203   s_has_grain_A_10_C_10
                                                       lut11393_446
    SLICE_X47Y29.CLK     net (fanout=2)        0.511   lut11393_446
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.557ns logic, 0.869ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X47Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.820ns (data path)
  Source:               s_has_grain_A_10_LDC (LATCH)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      1.820ns (Levels of Logic = 2)
  Source Clock:         lut11393_446 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_LDC to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y29.AQ      Tcklo                 0.235   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    SLICE_X51Y30.B3      net (fanout=1)        0.614   s_has_grain_A_10_LDC
    SLICE_X51Y30.B       Tilo                  0.156   s_has_grain_A_10_C_10
                                                       lut11390_444
    SLICE_X51Y30.C4      net (fanout=4)        0.101   lut11390_444
    SLICE_X51Y30.CMUX    Tilo                  0.203   s_has_grain_A_10_C_10
                                                       lut11393_446
    SLICE_X47Y29.CLK     net (fanout=2)        0.511   lut11393_446
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (0.594ns logic, 1.226ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_9_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_9_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.697ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X51Y24.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.697ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11406_449 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y24.D4      net (fanout=215)      6.456   lut8949_0
    SLICE_X51Y24.D       Tilo                  0.259   s_has_grain_A_9_LDC
                                                       lut11404_448
    SLICE_X51Y24.SR      net (fanout=2)        0.302   lut11404_448
    SLICE_X51Y24.CLK     Trck                  0.280   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.697ns (1.189ns logic, 10.508ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.853ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11406_449 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y24.D4      net (fanout=215)      6.456   lut8949_0
    SLICE_X51Y24.D       Tilo                  0.259   s_has_grain_A_9_LDC
                                                       lut11404_448
    SLICE_X51Y24.SR      net (fanout=2)        0.302   lut11404_448
    SLICE_X51Y24.CLK     Trck                  0.280   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.853ns (1.189ns logic, 9.664ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11406_449 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y24.D1      net (fanout=1250)     4.412   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y24.D       Tilo                  0.259   s_has_grain_A_9_LDC
                                                       lut11404_448
    SLICE_X51Y24.SR      net (fanout=2)        0.302   lut11404_448
    SLICE_X51Y24.CLK     Trck                  0.280   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (0.986ns logic, 4.714ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X51Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.294ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.482ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y24.D1      net (fanout=1250)     4.412   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y24.DMUX    Tilo                  0.313   s_has_grain_A_9_LDC
                                                       lut11406_449
    SLICE_X51Y24.CLK     net (fanout=2)        0.310   lut11406_449
    -------------------------------------------------  ---------------------------
    Total                                      5.482ns (0.760ns logic, 4.722ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.419ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.357ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X51Y24.D5      net (fanout=80)       3.287   canincfifoline
    SLICE_X51Y24.DMUX    Tilo                  0.313   s_has_grain_A_9_LDC
                                                       lut11406_449
    SLICE_X51Y24.CLK     net (fanout=2)        0.310   lut11406_449
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (0.760ns logic, 3.597ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.160ns (requirement - data path)
  Source:               s_has_grain_A_9_P_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.616ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_9_P_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.447   s_has_grain_A_9_P_9
                                                       s_has_grain_A_9_P_9
    SLICE_X51Y24.C1      net (fanout=1)        0.790   s_has_grain_A_9_P_9
    SLICE_X51Y24.C       Tilo                  0.259   s_has_grain_A_9_LDC
                                                       lut11403_447
    SLICE_X51Y24.D3      net (fanout=4)        0.497   lut11403_447
    SLICE_X51Y24.DMUX    Tilo                  0.313   s_has_grain_A_9_LDC
                                                       lut11406_449
    SLICE_X51Y24.CLK     net (fanout=2)        0.310   lut11406_449
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (1.019ns logic, 1.597ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_9_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_9_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X51Y24.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_LDC (LATCH)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11406_449 falling
  Destination Clock:    lut11406_449 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y24.AQ      Tcklo                 0.235   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    SLICE_X51Y24.C3      net (fanout=1)        0.144   s_has_grain_A_9_LDC
    SLICE_X51Y24.C       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11403_447
    SLICE_X51Y24.D3      net (fanout=4)        0.308   lut11403_447
    SLICE_X51Y24.D       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11404_448
    SLICE_X51Y24.SR      net (fanout=2)        0.157   lut11404_448
    SLICE_X51Y24.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.702ns logic, 0.609ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_C_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.421ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11406_449 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_C_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y24.AQ      Tcko                  0.234   s_has_grain_A_9_C_9
                                                       s_has_grain_A_9_C_9
    SLICE_X51Y24.C2      net (fanout=1)        0.255   s_has_grain_A_9_C_9
    SLICE_X51Y24.C       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11403_447
    SLICE_X51Y24.D3      net (fanout=4)        0.308   lut11403_447
    SLICE_X51Y24.D       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11404_448
    SLICE_X51Y24.SR      net (fanout=2)        0.157   lut11404_448
    SLICE_X51Y24.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (0.701ns logic, 0.720ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.639ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_P_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.639ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11406_449 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_P_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.234   s_has_grain_A_9_P_9
                                                       s_has_grain_A_9_P_9
    SLICE_X51Y24.C1      net (fanout=1)        0.473   s_has_grain_A_9_P_9
    SLICE_X51Y24.C       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11403_447
    SLICE_X51Y24.D3      net (fanout=4)        0.308   lut11403_447
    SLICE_X51Y24.D       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11404_448
    SLICE_X51Y24.SR      net (fanout=2)        0.157   lut11404_448
    SLICE_X51Y24.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.701ns logic, 0.938ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X51Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.213ns (data path)
  Source:               s_has_grain_A_9_LDC (LATCH)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.213ns (Levels of Logic = 2)
  Source Clock:         lut11406_449 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y24.AQ      Tcklo                 0.235   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    SLICE_X51Y24.C3      net (fanout=1)        0.144   s_has_grain_A_9_LDC
    SLICE_X51Y24.C       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11403_447
    SLICE_X51Y24.D3      net (fanout=4)        0.308   lut11403_447
    SLICE_X51Y24.DMUX    Tilo                  0.203   s_has_grain_A_9_LDC
                                                       lut11406_449
    SLICE_X51Y24.CLK     net (fanout=2)        0.167   lut11406_449
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.594ns logic, 0.619ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X51Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.323ns (data path)
  Source:               s_has_grain_A_9_C_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.323ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_C_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y24.AQ      Tcko                  0.234   s_has_grain_A_9_C_9
                                                       s_has_grain_A_9_C_9
    SLICE_X51Y24.C2      net (fanout=1)        0.255   s_has_grain_A_9_C_9
    SLICE_X51Y24.C       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11403_447
    SLICE_X51Y24.D3      net (fanout=4)        0.308   lut11403_447
    SLICE_X51Y24.DMUX    Tilo                  0.203   s_has_grain_A_9_LDC
                                                       lut11406_449
    SLICE_X51Y24.CLK     net (fanout=2)        0.167   lut11406_449
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.593ns logic, 0.730ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X51Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.541ns (data path)
  Source:               s_has_grain_A_9_P_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.541ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_P_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.234   s_has_grain_A_9_P_9
                                                       s_has_grain_A_9_P_9
    SLICE_X51Y24.C1      net (fanout=1)        0.473   s_has_grain_A_9_P_9
    SLICE_X51Y24.C       Tilo                  0.156   s_has_grain_A_9_LDC
                                                       lut11403_447
    SLICE_X51Y24.D3      net (fanout=4)        0.308   lut11403_447
    SLICE_X51Y24.DMUX    Tilo                  0.203   s_has_grain_A_9_LDC
                                                       lut11406_449
    SLICE_X51Y24.CLK     net (fanout=2)        0.167   lut11406_449
    -------------------------------------------------  ---------------------------
    Total                                      1.541ns (0.593ns logic, 0.948ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_8_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_8_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.949ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X48Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.949ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11419_452 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X48Y28.B4      net (fanout=215)      5.433   lut8949_0
    SLICE_X48Y28.B       Tilo                  0.205   s_has_grain_A_16_P_16
                                                       lut11417_451
    SLICE_X48Y30.SR      net (fanout=2)        0.681   lut11417_451
    SLICE_X48Y30.CLK     Trck                  0.230   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.949ns (1.085ns logic, 9.864ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.105ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11419_452 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X48Y28.B4      net (fanout=215)      5.433   lut8949_0
    SLICE_X48Y28.B       Tilo                  0.205   s_has_grain_A_16_P_16
                                                       lut11417_451
    SLICE_X48Y30.SR      net (fanout=2)        0.681   lut11417_451
    SLICE_X48Y30.CLK     Trck                  0.230   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.105ns (1.085ns logic, 9.020ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11419_452 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y28.B3      net (fanout=1250)     3.603   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y28.B       Tilo                  0.205   s_has_grain_A_16_P_16
                                                       lut11417_451
    SLICE_X48Y30.SR      net (fanout=2)        0.681   lut11417_451
    SLICE_X48Y30.CLK     Trck                  0.230   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.166ns (0.882ns logic, 4.284ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X48Y30.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.001ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.775ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y28.B3      net (fanout=1250)     3.603   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y28.BMUX    Tilo                  0.251   s_has_grain_A_16_P_16
                                                       lut11419_452
    SLICE_X48Y30.CLK     net (fanout=2)        0.474   lut11419_452
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (0.698ns logic, 4.077ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.555ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.221ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X48Y28.B1      net (fanout=80)       3.049   canincfifoline
    SLICE_X48Y28.BMUX    Tilo                  0.251   s_has_grain_A_16_P_16
                                                       lut11419_452
    SLICE_X48Y30.CLK     net (fanout=2)        0.474   lut11419_452
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (0.698ns logic, 3.523ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.273ns (requirement - data path)
  Source:               s_has_grain_A_8_P_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.503ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_8_P_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.AQ      Tcko                  0.391   s_has_grain_A_8_P_8
                                                       s_has_grain_A_8_P_8
    SLICE_X48Y28.A6      net (fanout=1)        0.718   s_has_grain_A_8_P_8
    SLICE_X48Y28.A       Tilo                  0.205   s_has_grain_A_16_P_16
                                                       lut11416_450
    SLICE_X48Y28.B5      net (fanout=4)        0.464   lut11416_450
    SLICE_X48Y28.BMUX    Tilo                  0.251   s_has_grain_A_16_P_16
                                                       lut11419_452
    SLICE_X48Y30.CLK     net (fanout=2)        0.474   lut11419_452
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (0.847ns logic, 1.656ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_8_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_8_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X48Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_C_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.554ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11419_452 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_C_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.AQ      Tcko                  0.198   s_has_grain_A_8_C_8
                                                       s_has_grain_A_8_C_8
    SLICE_X48Y28.A1      net (fanout=1)        0.346   s_has_grain_A_8_C_8
    SLICE_X48Y28.A       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11416_450
    SLICE_X48Y28.B5      net (fanout=4)        0.265   lut11416_450
    SLICE_X48Y28.B       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11417_451
    SLICE_X48Y30.SR      net (fanout=2)        0.354   lut11417_451
    SLICE_X48Y30.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.554ns (0.589ns logic, 0.965ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_P_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.572ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11419_452 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_P_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.AQ      Tcko                  0.198   s_has_grain_A_8_P_8
                                                       s_has_grain_A_8_P_8
    SLICE_X48Y28.A6      net (fanout=1)        0.364   s_has_grain_A_8_P_8
    SLICE_X48Y28.A       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11416_450
    SLICE_X48Y28.B5      net (fanout=4)        0.265   lut11416_450
    SLICE_X48Y28.B       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11417_451
    SLICE_X48Y30.SR      net (fanout=2)        0.354   lut11417_451
    SLICE_X48Y30.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (0.589ns logic, 0.983ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_LDC (LATCH)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11419_452 falling
  Destination Clock:    lut11419_452 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y30.AQ      Tcklo                 0.237   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    SLICE_X48Y28.A2      net (fanout=1)        0.352   s_has_grain_A_8_LDC
    SLICE_X48Y28.A       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11416_450
    SLICE_X48Y28.B5      net (fanout=4)        0.265   lut11416_450
    SLICE_X48Y28.B       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11417_451
    SLICE_X48Y30.SR      net (fanout=2)        0.354   lut11417_451
    SLICE_X48Y30.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.628ns logic, 0.971ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X48Y30.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.354ns (data path)
  Source:               s_has_grain_A_8_C_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.354ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_C_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y29.AQ      Tcko                  0.198   s_has_grain_A_8_C_8
                                                       s_has_grain_A_8_C_8
    SLICE_X48Y28.A1      net (fanout=1)        0.346   s_has_grain_A_8_C_8
    SLICE_X48Y28.A       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11416_450
    SLICE_X48Y28.B5      net (fanout=4)        0.265   lut11416_450
    SLICE_X48Y28.BMUX    Tilo                  0.183   s_has_grain_A_16_P_16
                                                       lut11419_452
    SLICE_X48Y30.CLK     net (fanout=2)        0.220   lut11419_452
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.523ns logic, 0.831ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X48Y30.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.372ns (data path)
  Source:               s_has_grain_A_8_P_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.372ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_P_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y28.AQ      Tcko                  0.198   s_has_grain_A_8_P_8
                                                       s_has_grain_A_8_P_8
    SLICE_X48Y28.A6      net (fanout=1)        0.364   s_has_grain_A_8_P_8
    SLICE_X48Y28.A       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11416_450
    SLICE_X48Y28.B5      net (fanout=4)        0.265   lut11416_450
    SLICE_X48Y28.BMUX    Tilo                  0.183   s_has_grain_A_16_P_16
                                                       lut11419_452
    SLICE_X48Y30.CLK     net (fanout=2)        0.220   lut11419_452
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.523ns logic, 0.849ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X48Y30.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.399ns (data path)
  Source:               s_has_grain_A_8_LDC (LATCH)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.399ns (Levels of Logic = 2)
  Source Clock:         lut11419_452 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y30.AQ      Tcklo                 0.237   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    SLICE_X48Y28.A2      net (fanout=1)        0.352   s_has_grain_A_8_LDC
    SLICE_X48Y28.A       Tilo                  0.142   s_has_grain_A_16_P_16
                                                       lut11416_450
    SLICE_X48Y28.B5      net (fanout=4)        0.265   lut11416_450
    SLICE_X48Y28.BMUX    Tilo                  0.183   s_has_grain_A_16_P_16
                                                       lut11419_452
    SLICE_X48Y30.CLK     net (fanout=2)        0.220   lut11419_452
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.562ns logic, 0.837ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_7_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_7_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.018ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X52Y31.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.018ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11432_455 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X52Y31.B4      net (fanout=215)      5.881   lut8949_0
    SLICE_X52Y31.B       Tilo                  0.205   s_has_grain_A_7_LDC
                                                       lut11430_454
    SLICE_X52Y31.SR      net (fanout=2)        0.302   lut11430_454
    SLICE_X52Y31.CLK     Trck                  0.230   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.018ns (1.085ns logic, 9.933ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11432_455 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X52Y31.B4      net (fanout=215)      5.881   lut8949_0
    SLICE_X52Y31.B       Tilo                  0.205   s_has_grain_A_7_LDC
                                                       lut11430_454
    SLICE_X52Y31.SR      net (fanout=2)        0.302   lut11430_454
    SLICE_X52Y31.CLK     Trck                  0.230   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.174ns (1.085ns logic, 9.089ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11432_455 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y31.B5      net (fanout=1250)     3.597   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y31.B       Tilo                  0.205   s_has_grain_A_7_LDC
                                                       lut11430_454
    SLICE_X52Y31.SR      net (fanout=2)        0.302   lut11430_454
    SLICE_X52Y31.CLK     Trck                  0.230   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (0.882ns logic, 3.899ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X52Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.979ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.797ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y31.B5      net (fanout=1250)     3.597   i_MAIN_RESET/s_main_reset_1
    SLICE_X52Y31.BMUX    Tilo                  0.251   s_has_grain_A_7_LDC
                                                       lut11432_455
    SLICE_X52Y31.CLK     net (fanout=2)        0.502   lut11432_455
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.698ns logic, 4.099ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.353ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.423ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X52Y31.B1      net (fanout=80)       2.223   canincfifoline
    SLICE_X52Y31.BMUX    Tilo                  0.251   s_has_grain_A_7_LDC
                                                       lut11432_455
    SLICE_X52Y31.CLK     net (fanout=2)        0.502   lut11432_455
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (0.698ns logic, 2.725ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.562ns (requirement - data path)
  Source:               s_has_grain_A_7_C_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.214ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_7_C_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y31.AQ      Tcko                  0.391   s_has_grain_A_7_C_7
                                                       s_has_grain_A_7_C_7
    SLICE_X52Y31.A2      net (fanout=1)        1.000   s_has_grain_A_7_C_7
    SLICE_X52Y31.A       Tilo                  0.205   s_has_grain_A_7_LDC
                                                       lut11429_453
    SLICE_X52Y31.B2      net (fanout=4)        0.865   lut11429_453
    SLICE_X52Y31.BMUX    Tilo                  0.251   s_has_grain_A_7_LDC
                                                       lut11432_455
    SLICE_X52Y31.CLK     net (fanout=2)        0.502   lut11432_455
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.847ns logic, 2.367ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_7_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_7_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X52Y31.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11432_455 falling
  Destination Clock:    lut11432_455 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y31.AQ      Tcklo                 0.237   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X52Y31.A6      net (fanout=1)        0.017   s_has_grain_A_7_LDC
    SLICE_X52Y31.A       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11429_453
    SLICE_X52Y31.B2      net (fanout=4)        0.471   lut11429_453
    SLICE_X52Y31.B       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11430_454
    SLICE_X52Y31.SR      net (fanout=2)        0.157   lut11430_454
    SLICE_X52Y31.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.628ns logic, 0.645ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_P_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.563ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11432_455 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_P_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y32.AQ      Tcko                  0.198   s_has_grain_A_7_P_7
                                                       s_has_grain_A_7_P_7
    SLICE_X52Y31.A1      net (fanout=1)        0.346   s_has_grain_A_7_P_7
    SLICE_X52Y31.A       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11429_453
    SLICE_X52Y31.B2      net (fanout=4)        0.471   lut11429_453
    SLICE_X52Y31.B       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11430_454
    SLICE_X52Y31.SR      net (fanout=2)        0.157   lut11430_454
    SLICE_X52Y31.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.589ns logic, 0.974ns route)
                                                       (37.7% logic, 62.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_C_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.803ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11432_455 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_C_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y31.AQ      Tcko                  0.198   s_has_grain_A_7_C_7
                                                       s_has_grain_A_7_C_7
    SLICE_X52Y31.A2      net (fanout=1)        0.586   s_has_grain_A_7_C_7
    SLICE_X52Y31.A       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11429_453
    SLICE_X52Y31.B2      net (fanout=4)        0.471   lut11429_453
    SLICE_X52Y31.B       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11430_454
    SLICE_X52Y31.SR      net (fanout=2)        0.157   lut11430_454
    SLICE_X52Y31.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (0.589ns logic, 1.214ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X52Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.351ns (data path)
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.351ns (Levels of Logic = 2)
  Source Clock:         lut11432_455 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y31.AQ      Tcklo                 0.237   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X52Y31.A6      net (fanout=1)        0.017   s_has_grain_A_7_LDC
    SLICE_X52Y31.A       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11429_453
    SLICE_X52Y31.B2      net (fanout=4)        0.471   lut11429_453
    SLICE_X52Y31.BMUX    Tilo                  0.183   s_has_grain_A_7_LDC
                                                       lut11432_455
    SLICE_X52Y31.CLK     net (fanout=2)        0.301   lut11432_455
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.562ns logic, 0.789ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X52Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.641ns (data path)
  Source:               s_has_grain_A_7_P_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.641ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_P_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y32.AQ      Tcko                  0.198   s_has_grain_A_7_P_7
                                                       s_has_grain_A_7_P_7
    SLICE_X52Y31.A1      net (fanout=1)        0.346   s_has_grain_A_7_P_7
    SLICE_X52Y31.A       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11429_453
    SLICE_X52Y31.B2      net (fanout=4)        0.471   lut11429_453
    SLICE_X52Y31.BMUX    Tilo                  0.183   s_has_grain_A_7_LDC
                                                       lut11432_455
    SLICE_X52Y31.CLK     net (fanout=2)        0.301   lut11432_455
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.523ns logic, 1.118ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X52Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.881ns (data path)
  Source:               s_has_grain_A_7_C_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.881ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_C_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y31.AQ      Tcko                  0.198   s_has_grain_A_7_C_7
                                                       s_has_grain_A_7_C_7
    SLICE_X52Y31.A2      net (fanout=1)        0.586   s_has_grain_A_7_C_7
    SLICE_X52Y31.A       Tilo                  0.142   s_has_grain_A_7_LDC
                                                       lut11429_453
    SLICE_X52Y31.B2      net (fanout=4)        0.471   lut11429_453
    SLICE_X52Y31.BMUX    Tilo                  0.183   s_has_grain_A_7_LDC
                                                       lut11432_455
    SLICE_X52Y31.CLK     net (fanout=2)        0.301   lut11432_455
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (0.523ns logic, 1.358ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_6_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.170ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X53Y35.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.170ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11445_458 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X49Y34.A1      net (fanout=215)      5.164   lut8949_0
    SLICE_X49Y34.A       Tilo                  0.259   ggain_bckA_7
                                                       lut11443_457
    SLICE_X53Y35.SR      net (fanout=2)        1.067   lut11443_457
    SLICE_X53Y35.CLK     Trck                  0.280   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.170ns (1.189ns logic, 9.981ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.326ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11445_458 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X49Y34.A1      net (fanout=215)      5.164   lut8949_0
    SLICE_X49Y34.A       Tilo                  0.259   ggain_bckA_7
                                                       lut11443_457
    SLICE_X53Y35.SR      net (fanout=2)        1.067   lut11443_457
    SLICE_X53Y35.CLK     Trck                  0.280   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.326ns (1.189ns logic, 9.137ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11445_458 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y34.A4      net (fanout=1250)     3.233   i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y34.A       Tilo                  0.259   ggain_bckA_7
                                                       lut11443_457
    SLICE_X53Y35.SR      net (fanout=2)        1.067   lut11443_457
    SLICE_X53Y35.CLK     Trck                  0.280   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (0.986ns logic, 4.300ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X53Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.903ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.873ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y34.A4      net (fanout=1250)     3.233   i_MAIN_RESET/s_main_reset_1
    SLICE_X49Y34.AMUX    Tilo                  0.313   ggain_bckA_7
                                                       lut11445_458
    SLICE_X53Y35.CLK     net (fanout=2)        0.880   lut11445_458
    -------------------------------------------------  ---------------------------
    Total                                      4.873ns (0.760ns logic, 4.113ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.781ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.995ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X49Y34.A3      net (fanout=80)       2.355   canincfifoline
    SLICE_X49Y34.AMUX    Tilo                  0.313   ggain_bckA_7
                                                       lut11445_458
    SLICE_X53Y35.CLK     net (fanout=2)        0.880   lut11445_458
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.760ns logic, 3.235ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.661ns (requirement - data path)
  Source:               s_has_grain_A_6_LDC (LATCH)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.115ns (Levels of Logic = 2)
  Source Clock:         lut11445_458 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_6_LDC to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.AQ      Tcklo                 0.442   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    SLICE_X51Y35.B3      net (fanout=1)        0.485   s_has_grain_A_6_LDC
    SLICE_X51Y35.B       Tilo                  0.259   s_bkgnd_ma2_gain<14>
                                                       lut11442_456
    SLICE_X49Y34.A5      net (fanout=4)        0.736   lut11442_456
    SLICE_X49Y34.AMUX    Tilo                  0.313   ggain_bckA_7
                                                       lut11445_458
    SLICE_X53Y35.CLK     net (fanout=2)        0.880   lut11445_458
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (1.014ns logic, 2.101ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_6_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_6_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X53Y35.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_P_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11445_458 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_P_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y35.AQ      Tcko                  0.200   s_has_grain_A_6_P_6
                                                       s_has_grain_A_6_P_6
    SLICE_X51Y35.B6      net (fanout=1)        0.123   s_has_grain_A_6_P_6
    SLICE_X51Y35.B       Tilo                  0.156   s_bkgnd_ma2_gain<14>
                                                       lut11442_456
    SLICE_X49Y34.A5      net (fanout=4)        0.459   lut11442_456
    SLICE_X49Y34.A       Tilo                  0.156   ggain_bckA_7
                                                       lut11443_457
    SLICE_X53Y35.SR      net (fanout=2)        0.661   lut11443_457
    SLICE_X53Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.667ns logic, 1.243ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.017ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11445_458 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.AQ      Tcko                  0.234   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X51Y35.B5      net (fanout=1)        0.196   s_has_grain_A_6_C_6
    SLICE_X51Y35.B       Tilo                  0.156   s_bkgnd_ma2_gain<14>
                                                       lut11442_456
    SLICE_X49Y34.A5      net (fanout=4)        0.459   lut11442_456
    SLICE_X49Y34.A       Tilo                  0.156   ggain_bckA_7
                                                       lut11443_457
    SLICE_X53Y35.SR      net (fanout=2)        0.661   lut11443_457
    SLICE_X53Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.017ns (0.701ns logic, 1.316ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_LDC (LATCH)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.083ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11445_458 falling
  Destination Clock:    lut11445_458 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_LDC to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.AQ      Tcklo                 0.235   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    SLICE_X51Y35.B3      net (fanout=1)        0.261   s_has_grain_A_6_LDC
    SLICE_X51Y35.B       Tilo                  0.156   s_bkgnd_ma2_gain<14>
                                                       lut11442_456
    SLICE_X49Y34.A5      net (fanout=4)        0.459   lut11442_456
    SLICE_X49Y34.A       Tilo                  0.156   ggain_bckA_7
                                                       lut11443_457
    SLICE_X53Y35.SR      net (fanout=2)        0.661   lut11443_457
    SLICE_X53Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.702ns logic, 1.381ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X53Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.717ns (data path)
  Source:               s_has_grain_A_6_P_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      1.717ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_P_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y35.AQ      Tcko                  0.200   s_has_grain_A_6_P_6
                                                       s_has_grain_A_6_P_6
    SLICE_X51Y35.B6      net (fanout=1)        0.123   s_has_grain_A_6_P_6
    SLICE_X51Y35.B       Tilo                  0.156   s_bkgnd_ma2_gain<14>
                                                       lut11442_456
    SLICE_X49Y34.A5      net (fanout=4)        0.459   lut11442_456
    SLICE_X49Y34.AMUX    Tilo                  0.203   ggain_bckA_7
                                                       lut11445_458
    SLICE_X53Y35.CLK     net (fanout=2)        0.576   lut11445_458
    -------------------------------------------------  ---------------------------
    Total                                      1.717ns (0.559ns logic, 1.158ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X53Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.824ns (data path)
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      1.824ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y35.AQ      Tcko                  0.234   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X51Y35.B5      net (fanout=1)        0.196   s_has_grain_A_6_C_6
    SLICE_X51Y35.B       Tilo                  0.156   s_bkgnd_ma2_gain<14>
                                                       lut11442_456
    SLICE_X49Y34.A5      net (fanout=4)        0.459   lut11442_456
    SLICE_X49Y34.AMUX    Tilo                  0.203   ggain_bckA_7
                                                       lut11445_458
    SLICE_X53Y35.CLK     net (fanout=2)        0.576   lut11445_458
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.593ns logic, 1.231ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X53Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.890ns (data path)
  Source:               s_has_grain_A_6_LDC (LATCH)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      1.890ns (Levels of Logic = 2)
  Source Clock:         lut11445_458 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_LDC to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y35.AQ      Tcklo                 0.235   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    SLICE_X51Y35.B3      net (fanout=1)        0.261   s_has_grain_A_6_LDC
    SLICE_X51Y35.B       Tilo                  0.156   s_bkgnd_ma2_gain<14>
                                                       lut11442_456
    SLICE_X49Y34.A5      net (fanout=4)        0.459   lut11442_456
    SLICE_X49Y34.AMUX    Tilo                  0.203   ggain_bckA_7
                                                       lut11445_458
    SLICE_X53Y35.CLK     net (fanout=2)        0.576   lut11445_458
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.594ns logic, 1.296ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_5_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.991ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X48Y25.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.991ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11458_461 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X50Y26.B5      net (fanout=215)      6.402   lut8949_0
    SLICE_X50Y26.B       Tilo                  0.203   s_has_grain_A_5_P_5
                                                       lut11456_460
    SLICE_X48Y25.SR      net (fanout=2)        0.793   lut11456_460
    SLICE_X48Y25.CLK     Trck                  0.193   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.991ns (1.046ns logic, 10.945ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.147ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11458_461 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X50Y26.B5      net (fanout=215)      6.402   lut8949_0
    SLICE_X50Y26.B       Tilo                  0.203   s_has_grain_A_5_P_5
                                                       lut11456_460
    SLICE_X48Y25.SR      net (fanout=2)        0.793   lut11456_460
    SLICE_X48Y25.CLK     Trck                  0.193   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.147ns (1.046ns logic, 10.101ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.744ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11458_461 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y26.B3      net (fanout=1250)     4.108   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y26.B       Tilo                  0.203   s_has_grain_A_5_P_5
                                                       lut11456_460
    SLICE_X48Y25.SR      net (fanout=2)        0.793   lut11456_460
    SLICE_X48Y25.CLK     Trck                  0.193   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.744ns (0.843ns logic, 4.901ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X48Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.142ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.634ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y26.B3      net (fanout=1250)     4.108   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y26.BMUX    Tilo                  0.261   s_has_grain_A_5_P_5
                                                       lut11458_461
    SLICE_X48Y25.CLK     net (fanout=2)        0.818   lut11458_461
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (0.708ns logic, 4.926ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.771ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.005ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X50Y26.B2      net (fanout=80)       3.479   canincfifoline
    SLICE_X50Y26.BMUX    Tilo                  0.261   s_has_grain_A_5_P_5
                                                       lut11458_461
    SLICE_X48Y25.CLK     net (fanout=2)        0.818   lut11458_461
    -------------------------------------------------  ---------------------------
    Total                                      5.005ns (0.708ns logic, 4.297ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.800ns (requirement - data path)
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.976ns (Levels of Logic = 2)
  Source Clock:         lut11458_461 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.DQ      Tcklo                 0.426   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X50Y26.A3      net (fanout=1)        0.877   s_has_grain_A_5_LDC
    SLICE_X50Y26.A       Tilo                  0.203   s_has_grain_A_5_P_5
                                                       lut11455_459
    SLICE_X50Y26.B4      net (fanout=4)        0.391   lut11455_459
    SLICE_X50Y26.BMUX    Tilo                  0.261   s_has_grain_A_5_P_5
                                                       lut11458_461
    SLICE_X48Y25.CLK     net (fanout=2)        0.818   lut11458_461
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (0.890ns logic, 2.086ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_5_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_5_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X48Y25.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_C_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.536ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11458_461 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_C_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y26.AQ      Tcko                  0.198   s_has_grain_A_5_C_5
                                                       s_has_grain_A_5_C_5
    SLICE_X50Y26.A6      net (fanout=1)        0.299   s_has_grain_A_5_C_5
    SLICE_X50Y26.A       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11455_459
    SLICE_X50Y26.B4      net (fanout=4)        0.181   lut11455_459
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11456_460
    SLICE_X48Y25.SR      net (fanout=2)        0.463   lut11456_460
    SLICE_X48Y25.CLK     Tremck      (-Th)    -0.083   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.536ns (0.593ns logic, 0.943ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_P_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.643ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11458_461 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_P_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.DQ      Tcko                  0.234   s_has_grain_A_5_P_5
                                                       s_has_grain_A_5_P_5
    SLICE_X50Y26.A2      net (fanout=1)        0.370   s_has_grain_A_5_P_5
    SLICE_X50Y26.A       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11455_459
    SLICE_X50Y26.B4      net (fanout=4)        0.181   lut11455_459
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11456_460
    SLICE_X48Y25.SR      net (fanout=2)        0.463   lut11456_460
    SLICE_X48Y25.CLK     Tremck      (-Th)    -0.083   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.629ns logic, 1.014ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.814ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.814ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11458_461 falling
  Destination Clock:    lut11458_461 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.DQ      Tcklo                 0.237   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X50Y26.A3      net (fanout=1)        0.538   s_has_grain_A_5_LDC
    SLICE_X50Y26.A       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11455_459
    SLICE_X50Y26.B4      net (fanout=4)        0.181   lut11455_459
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11456_460
    SLICE_X48Y25.SR      net (fanout=2)        0.463   lut11456_460
    SLICE_X48Y25.CLK     Tremck      (-Th)    -0.083   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.632ns logic, 1.182ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X48Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.495ns (data path)
  Source:               s_has_grain_A_5_C_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.495ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_C_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y26.AQ      Tcko                  0.198   s_has_grain_A_5_C_5
                                                       s_has_grain_A_5_C_5
    SLICE_X50Y26.A6      net (fanout=1)        0.299   s_has_grain_A_5_C_5
    SLICE_X50Y26.A       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11455_459
    SLICE_X50Y26.B4      net (fanout=4)        0.181   lut11455_459
    SLICE_X50Y26.BMUX    Tilo                  0.191   s_has_grain_A_5_P_5
                                                       lut11458_461
    SLICE_X48Y25.CLK     net (fanout=2)        0.470   lut11458_461
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.545ns logic, 0.950ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X48Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.602ns (data path)
  Source:               s_has_grain_A_5_P_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.602ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_P_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.DQ      Tcko                  0.234   s_has_grain_A_5_P_5
                                                       s_has_grain_A_5_P_5
    SLICE_X50Y26.A2      net (fanout=1)        0.370   s_has_grain_A_5_P_5
    SLICE_X50Y26.A       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11455_459
    SLICE_X50Y26.B4      net (fanout=4)        0.181   lut11455_459
    SLICE_X50Y26.BMUX    Tilo                  0.191   s_has_grain_A_5_P_5
                                                       lut11458_461
    SLICE_X48Y25.CLK     net (fanout=2)        0.470   lut11458_461
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (0.581ns logic, 1.021ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X48Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.773ns (data path)
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.773ns (Levels of Logic = 2)
  Source Clock:         lut11458_461 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.DQ      Tcklo                 0.237   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X50Y26.A3      net (fanout=1)        0.538   s_has_grain_A_5_LDC
    SLICE_X50Y26.A       Tilo                  0.156   s_has_grain_A_5_P_5
                                                       lut11455_459
    SLICE_X50Y26.B4      net (fanout=4)        0.181   lut11455_459
    SLICE_X50Y26.BMUX    Tilo                  0.191   s_has_grain_A_5_P_5
                                                       lut11458_461
    SLICE_X48Y25.CLK     net (fanout=2)        0.470   lut11458_461
    -------------------------------------------------  ---------------------------
    Total                                      1.773ns (0.584ns logic, 1.189ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_4_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.806ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X49Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.806ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11471_464 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X48Y30.B1      net (fanout=215)      5.611   lut8949_0
    SLICE_X48Y30.B       Tilo                  0.205   s_has_grain_A_8_LDC
                                                       lut11469_463
    SLICE_X49Y30.SR      net (fanout=2)        0.310   lut11469_463
    SLICE_X49Y30.CLK     Trck                  0.280   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.806ns (1.135ns logic, 9.671ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.962ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11471_464 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X48Y30.B1      net (fanout=215)      5.611   lut8949_0
    SLICE_X48Y30.B       Tilo                  0.205   s_has_grain_A_8_LDC
                                                       lut11469_463
    SLICE_X49Y30.SR      net (fanout=2)        0.310   lut11469_463
    SLICE_X49Y30.CLK     Trck                  0.280   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.962ns (1.135ns logic, 8.827ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11471_464 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y30.B4      net (fanout=1250)     4.040   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y30.B       Tilo                  0.205   s_has_grain_A_8_LDC
                                                       lut11469_463
    SLICE_X49Y30.SR      net (fanout=2)        0.310   lut11469_463
    SLICE_X49Y30.CLK     Trck                  0.280   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.282ns (0.932ns logic, 4.350ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X49Y30.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.536ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.240ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y30.B4      net (fanout=1250)     4.040   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y30.BMUX    Tilo                  0.251   s_has_grain_A_8_LDC
                                                       lut11471_464
    SLICE_X49Y30.CLK     net (fanout=2)        0.502   lut11471_464
    -------------------------------------------------  ---------------------------
    Total                                      5.240ns (0.698ns logic, 4.542ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.654ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.122ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X48Y30.B3      net (fanout=80)       2.922   canincfifoline
    SLICE_X48Y30.BMUX    Tilo                  0.251   s_has_grain_A_8_LDC
                                                       lut11471_464
    SLICE_X49Y30.CLK     net (fanout=2)        0.502   lut11471_464
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (0.698ns logic, 3.424ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.189ns (requirement - data path)
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.587ns (Levels of Logic = 2)
  Source Clock:         lut11471_464 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.AQ      Tcklo                 0.442   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X48Y30.A6      net (fanout=1)        0.718   s_has_grain_A_4_LDC
    SLICE_X48Y30.A       Tilo                  0.205   s_has_grain_A_8_LDC
                                                       lut11468_462
    SLICE_X48Y30.B5      net (fanout=4)        0.469   lut11468_462
    SLICE_X48Y30.BMUX    Tilo                  0.251   s_has_grain_A_8_LDC
                                                       lut11471_464
    SLICE_X49Y30.CLK     net (fanout=2)        0.502   lut11471_464
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.898ns logic, 1.689ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_4_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_4_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X49Y30.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_P_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11471_464 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_P_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.DQ      Tcko                  0.200   s_has_grain_A_4_P_4
                                                       s_has_grain_A_4_P_4
    SLICE_X48Y30.A2      net (fanout=1)        0.335   s_has_grain_A_4_P_4
    SLICE_X48Y30.A       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11468_462
    SLICE_X48Y30.B5      net (fanout=4)        0.270   lut11468_462
    SLICE_X48Y30.B       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11469_463
    SLICE_X49Y30.SR      net (fanout=2)        0.165   lut11469_463
    SLICE_X49Y30.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.639ns logic, 0.770ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_C_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.418ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11471_464 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_C_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y31.AQ      Tcko                  0.198   s_has_grain_A_4_C_4
                                                       s_has_grain_A_4_C_4
    SLICE_X48Y30.A1      net (fanout=1)        0.346   s_has_grain_A_4_C_4
    SLICE_X48Y30.A       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11468_462
    SLICE_X48Y30.B5      net (fanout=4)        0.270   lut11468_462
    SLICE_X48Y30.B       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11469_463
    SLICE_X49Y30.SR      net (fanout=2)        0.165   lut11469_463
    SLICE_X49Y30.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.418ns (0.637ns logic, 0.781ns route)
                                                       (44.9% logic, 55.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.473ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11471_464 falling
  Destination Clock:    lut11471_464 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.AQ      Tcklo                 0.235   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X48Y30.A6      net (fanout=1)        0.364   s_has_grain_A_4_LDC
    SLICE_X48Y30.A       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11468_462
    SLICE_X48Y30.B5      net (fanout=4)        0.270   lut11468_462
    SLICE_X48Y30.B       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11469_463
    SLICE_X49Y30.SR      net (fanout=2)        0.165   lut11469_463
    SLICE_X49Y30.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.674ns logic, 0.799ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X49Y30.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.431ns (data path)
  Source:               s_has_grain_A_4_P_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.431ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_P_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y31.DQ      Tcko                  0.200   s_has_grain_A_4_P_4
                                                       s_has_grain_A_4_P_4
    SLICE_X48Y30.A2      net (fanout=1)        0.335   s_has_grain_A_4_P_4
    SLICE_X48Y30.A       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11468_462
    SLICE_X48Y30.B5      net (fanout=4)        0.270   lut11468_462
    SLICE_X48Y30.BMUX    Tilo                  0.183   s_has_grain_A_8_LDC
                                                       lut11471_464
    SLICE_X49Y30.CLK     net (fanout=2)        0.301   lut11471_464
    -------------------------------------------------  ---------------------------
    Total                                      1.431ns (0.525ns logic, 0.906ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X49Y30.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.440ns (data path)
  Source:               s_has_grain_A_4_C_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.440ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_C_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y31.AQ      Tcko                  0.198   s_has_grain_A_4_C_4
                                                       s_has_grain_A_4_C_4
    SLICE_X48Y30.A1      net (fanout=1)        0.346   s_has_grain_A_4_C_4
    SLICE_X48Y30.A       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11468_462
    SLICE_X48Y30.B5      net (fanout=4)        0.270   lut11468_462
    SLICE_X48Y30.BMUX    Tilo                  0.183   s_has_grain_A_8_LDC
                                                       lut11471_464
    SLICE_X49Y30.CLK     net (fanout=2)        0.301   lut11471_464
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.523ns logic, 0.917ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X49Y30.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.495ns (data path)
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.495ns (Levels of Logic = 2)
  Source Clock:         lut11471_464 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.AQ      Tcklo                 0.235   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X48Y30.A6      net (fanout=1)        0.364   s_has_grain_A_4_LDC
    SLICE_X48Y30.A       Tilo                  0.142   s_has_grain_A_8_LDC
                                                       lut11468_462
    SLICE_X48Y30.B5      net (fanout=4)        0.270   lut11468_462
    SLICE_X48Y30.BMUX    Tilo                  0.183   s_has_grain_A_8_LDC
                                                       lut11471_464
    SLICE_X49Y30.CLK     net (fanout=2)        0.301   lut11471_464
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.560ns logic, 0.935ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_3_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.154ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y28.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.154ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11484_467 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X53Y29.B4      net (fanout=215)      5.930   lut8949_0
    SLICE_X53Y29.B       Tilo                  0.259   s_has_grain_A_20_LDC
                                                       lut11482_466
    SLICE_X53Y28.SR      net (fanout=2)        0.285   lut11482_466
    SLICE_X53Y28.CLK     Trck                  0.280   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.154ns (1.189ns logic, 9.965ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.310ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11484_467 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X53Y29.B4      net (fanout=215)      5.930   lut8949_0
    SLICE_X53Y29.B       Tilo                  0.259   s_has_grain_A_20_LDC
                                                       lut11482_466
    SLICE_X53Y28.SR      net (fanout=2)        0.285   lut11482_466
    SLICE_X53Y28.CLK     Trck                  0.280   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.310ns (1.189ns logic, 9.121ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.076ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11484_467 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y29.B5      net (fanout=1250)     3.805   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y29.B       Tilo                  0.259   s_has_grain_A_20_LDC
                                                       lut11482_466
    SLICE_X53Y28.SR      net (fanout=2)        0.285   lut11482_466
    SLICE_X53Y28.CLK     Trck                  0.280   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.076ns (0.986ns logic, 4.090ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.749ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.027ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y29.B5      net (fanout=1250)     3.805   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y29.BMUX    Tilo                  0.313   s_has_grain_A_20_LDC
                                                       lut11484_467
    SLICE_X53Y28.CLK     net (fanout=2)        0.462   lut11484_467
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (0.760ns logic, 4.267ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.357ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.419ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X53Y29.B1      net (fanout=80)       3.197   canincfifoline
    SLICE_X53Y29.BMUX    Tilo                  0.313   s_has_grain_A_20_LDC
                                                       lut11484_467
    SLICE_X53Y28.CLK     net (fanout=2)        0.462   lut11484_467
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (0.760ns logic, 3.659ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.892ns (requirement - data path)
  Source:               s_has_grain_A_3_P_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_3_P_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.AQ      Tcko                  0.408   s_has_grain_A_3_P_3
                                                       s_has_grain_A_3_P_3
    SLICE_X53Y29.A2      net (fanout=1)        0.598   s_has_grain_A_3_P_3
    SLICE_X53Y29.A       Tilo                  0.259   s_has_grain_A_20_LDC
                                                       lut11481_465
    SLICE_X53Y29.B3      net (fanout=4)        0.844   lut11481_465
    SLICE_X53Y29.BMUX    Tilo                  0.313   s_has_grain_A_20_LDC
                                                       lut11484_467
    SLICE_X53Y28.CLK     net (fanout=2)        0.462   lut11484_467
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (0.980ns logic, 1.904ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_3_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_3_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y28.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_LDC (LATCH)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.399ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11484_467 falling
  Destination Clock:    lut11484_467 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_LDC to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.AQ      Tcklo                 0.235   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    SLICE_X53Y29.A6      net (fanout=1)        0.113   s_has_grain_A_3_LDC
    SLICE_X53Y29.A       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11481_465
    SLICE_X53Y29.B3      net (fanout=4)        0.471   lut11481_465
    SLICE_X53Y29.B       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11482_466
    SLICE_X53Y28.SR      net (fanout=2)        0.113   lut11482_466
    SLICE_X53Y28.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.399ns (0.702ns logic, 0.697ns route)
                                                       (50.2% logic, 49.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_C_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.546ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11484_467 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_C_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y29.CQ      Tcko                  0.234   s_has_grain_A_3_C_3
                                                       s_has_grain_A_3_C_3
    SLICE_X53Y29.A3      net (fanout=1)        0.261   s_has_grain_A_3_C_3
    SLICE_X53Y29.A       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11481_465
    SLICE_X53Y29.B3      net (fanout=4)        0.471   lut11481_465
    SLICE_X53Y29.B       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11482_466
    SLICE_X53Y28.SR      net (fanout=2)        0.113   lut11482_466
    SLICE_X53Y28.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.546ns (0.701ns logic, 0.845ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_P_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.609ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11484_467 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_P_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.AQ      Tcko                  0.200   s_has_grain_A_3_P_3
                                                       s_has_grain_A_3_P_3
    SLICE_X53Y29.A2      net (fanout=1)        0.358   s_has_grain_A_3_P_3
    SLICE_X53Y29.A       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11481_465
    SLICE_X53Y29.B3      net (fanout=4)        0.471   lut11481_465
    SLICE_X53Y29.B       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11482_466
    SLICE_X53Y28.SR      net (fanout=2)        0.113   lut11482_466
    SLICE_X53Y28.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.609ns (0.667ns logic, 0.942ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.433ns (data path)
  Source:               s_has_grain_A_3_LDC (LATCH)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.433ns (Levels of Logic = 2)
  Source Clock:         lut11484_467 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_LDC to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y28.AQ      Tcklo                 0.235   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    SLICE_X53Y29.A6      net (fanout=1)        0.113   s_has_grain_A_3_LDC
    SLICE_X53Y29.A       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11481_465
    SLICE_X53Y29.B3      net (fanout=4)        0.471   lut11481_465
    SLICE_X53Y29.BMUX    Tilo                  0.203   s_has_grain_A_20_LDC
                                                       lut11484_467
    SLICE_X53Y28.CLK     net (fanout=2)        0.255   lut11484_467
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.594ns logic, 0.839ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.580ns (data path)
  Source:               s_has_grain_A_3_C_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.580ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_C_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y29.CQ      Tcko                  0.234   s_has_grain_A_3_C_3
                                                       s_has_grain_A_3_C_3
    SLICE_X53Y29.A3      net (fanout=1)        0.261   s_has_grain_A_3_C_3
    SLICE_X53Y29.A       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11481_465
    SLICE_X53Y29.B3      net (fanout=4)        0.471   lut11481_465
    SLICE_X53Y29.BMUX    Tilo                  0.203   s_has_grain_A_20_LDC
                                                       lut11484_467
    SLICE_X53Y28.CLK     net (fanout=2)        0.255   lut11484_467
    -------------------------------------------------  ---------------------------
    Total                                      1.580ns (0.593ns logic, 0.987ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X53Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.643ns (data path)
  Source:               s_has_grain_A_3_P_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.643ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_P_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.AQ      Tcko                  0.200   s_has_grain_A_3_P_3
                                                       s_has_grain_A_3_P_3
    SLICE_X53Y29.A2      net (fanout=1)        0.358   s_has_grain_A_3_P_3
    SLICE_X53Y29.A       Tilo                  0.156   s_has_grain_A_20_LDC
                                                       lut11481_465
    SLICE_X53Y29.B3      net (fanout=4)        0.471   lut11481_465
    SLICE_X53Y29.BMUX    Tilo                  0.203   s_has_grain_A_20_LDC
                                                       lut11484_467
    SLICE_X53Y28.CLK     net (fanout=2)        0.255   lut11484_467
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.559ns logic, 1.084ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_2_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.553ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X52Y29.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      11.553ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11497_470 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y29.C2      net (fanout=215)      6.172   lut8949_0
    SLICE_X51Y29.C       Tilo                  0.259   s_has_grain_A_2_P_2
                                                       lut11495_469
    SLICE_X52Y29.SR      net (fanout=2)        0.492   lut11495_469
    SLICE_X52Y29.CLK     Trck                  0.230   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                     11.553ns (1.139ns logic, 10.414ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.709ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11497_470 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y29.C2      net (fanout=215)      6.172   lut8949_0
    SLICE_X51Y29.C       Tilo                  0.259   s_has_grain_A_2_P_2
                                                       lut11495_469
    SLICE_X52Y29.SR      net (fanout=2)        0.492   lut11495_469
    SLICE_X52Y29.CLK     Trck                  0.230   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.709ns (1.139ns logic, 9.570ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11497_470 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y29.C5      net (fanout=1250)     3.997   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y29.C       Tilo                  0.259   s_has_grain_A_2_P_2
                                                       lut11495_469
    SLICE_X52Y29.SR      net (fanout=2)        0.492   lut11495_469
    SLICE_X52Y29.CLK     Trck                  0.230   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (0.936ns logic, 4.489ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X52Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.705ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.071ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y29.C5      net (fanout=1250)     3.997   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y29.CMUX    Tilo                  0.313   s_has_grain_A_2_P_2
                                                       lut11497_470
    SLICE_X52Y29.CLK     net (fanout=2)        0.314   lut11497_470
    -------------------------------------------------  ---------------------------
    Total                                      5.071ns (0.760ns logic, 4.311ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.244ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.532ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X51Y29.C3      net (fanout=80)       2.458   canincfifoline
    SLICE_X51Y29.CMUX    Tilo                  0.313   s_has_grain_A_2_P_2
                                                       lut11497_470
    SLICE_X52Y29.CLK     net (fanout=2)        0.314   lut11497_470
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (0.760ns logic, 2.772ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.395ns (requirement - data path)
  Source:               s_has_grain_A_2_C_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.381ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_2_C_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y28.AQ      Tcko                  0.391   s_has_grain_A_2_C_2
                                                       s_has_grain_A_2_C_2
    SLICE_X50Y29.B2      net (fanout=1)        0.613   s_has_grain_A_2_C_2
    SLICE_X50Y29.B       Tilo                  0.203   s_has_grain_A_3_C_3
                                                       lut11494_468
    SLICE_X51Y29.C1      net (fanout=4)        0.547   lut11494_468
    SLICE_X51Y29.CMUX    Tilo                  0.313   s_has_grain_A_2_P_2
                                                       lut11497_470
    SLICE_X52Y29.CLK     net (fanout=2)        0.314   lut11497_470
    -------------------------------------------------  ---------------------------
    Total                                      2.381ns (0.907ns logic, 1.474ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_2_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_2_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X52Y29.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.220ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11497_470 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.AQ      Tcko                  0.198   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X50Y29.B6      net (fanout=1)        0.017   s_has_grain_A_2_P_2
    SLICE_X50Y29.B       Tilo                  0.156   s_has_grain_A_3_C_3
                                                       lut11494_468
    SLICE_X51Y29.C1      net (fanout=4)        0.318   lut11494_468
    SLICE_X51Y29.C       Tilo                  0.156   s_has_grain_A_2_P_2
                                                       lut11495_469
    SLICE_X52Y29.SR      net (fanout=2)        0.268   lut11495_469
    SLICE_X52Y29.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (0.617ns logic, 0.603ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_LDC (LATCH)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.406ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11497_470 falling
  Destination Clock:    lut11497_470 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y29.AQ      Tcklo                 0.237   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    SLICE_X50Y29.B5      net (fanout=1)        0.164   s_has_grain_A_2_LDC
    SLICE_X50Y29.B       Tilo                  0.156   s_has_grain_A_3_C_3
                                                       lut11494_468
    SLICE_X51Y29.C1      net (fanout=4)        0.318   lut11494_468
    SLICE_X51Y29.C       Tilo                  0.156   s_has_grain_A_2_P_2
                                                       lut11495_469
    SLICE_X52Y29.SR      net (fanout=2)        0.268   lut11495_469
    SLICE_X52Y29.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.656ns logic, 0.750ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_C_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11497_470 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_C_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y28.AQ      Tcko                  0.198   s_has_grain_A_2_C_2
                                                       s_has_grain_A_2_C_2
    SLICE_X50Y29.B2      net (fanout=1)        0.321   s_has_grain_A_2_C_2
    SLICE_X50Y29.B       Tilo                  0.156   s_has_grain_A_3_C_3
                                                       lut11494_468
    SLICE_X51Y29.C1      net (fanout=4)        0.318   lut11494_468
    SLICE_X51Y29.C       Tilo                  0.156   s_has_grain_A_2_P_2
                                                       lut11495_469
    SLICE_X52Y29.SR      net (fanout=2)        0.268   lut11495_469
    SLICE_X52Y29.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.617ns logic, 0.907ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X52Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.021ns (data path)
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.021ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.AQ      Tcko                  0.198   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X50Y29.B6      net (fanout=1)        0.017   s_has_grain_A_2_P_2
    SLICE_X50Y29.B       Tilo                  0.156   s_has_grain_A_3_C_3
                                                       lut11494_468
    SLICE_X51Y29.C1      net (fanout=4)        0.318   lut11494_468
    SLICE_X51Y29.CMUX    Tilo                  0.203   s_has_grain_A_2_P_2
                                                       lut11497_470
    SLICE_X52Y29.CLK     net (fanout=2)        0.129   lut11497_470
    -------------------------------------------------  ---------------------------
    Total                                      1.021ns (0.557ns logic, 0.464ns route)
                                                       (54.6% logic, 45.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X52Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.207ns (data path)
  Source:               s_has_grain_A_2_LDC (LATCH)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.207ns (Levels of Logic = 2)
  Source Clock:         lut11497_470 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y29.AQ      Tcklo                 0.237   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    SLICE_X50Y29.B5      net (fanout=1)        0.164   s_has_grain_A_2_LDC
    SLICE_X50Y29.B       Tilo                  0.156   s_has_grain_A_3_C_3
                                                       lut11494_468
    SLICE_X51Y29.C1      net (fanout=4)        0.318   lut11494_468
    SLICE_X51Y29.CMUX    Tilo                  0.203   s_has_grain_A_2_P_2
                                                       lut11497_470
    SLICE_X52Y29.CLK     net (fanout=2)        0.129   lut11497_470
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.596ns logic, 0.611ns route)
                                                       (49.4% logic, 50.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X52Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.325ns (data path)
  Source:               s_has_grain_A_2_C_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.325ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_C_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y28.AQ      Tcko                  0.198   s_has_grain_A_2_C_2
                                                       s_has_grain_A_2_C_2
    SLICE_X50Y29.B2      net (fanout=1)        0.321   s_has_grain_A_2_C_2
    SLICE_X50Y29.B       Tilo                  0.156   s_has_grain_A_3_C_3
                                                       lut11494_468
    SLICE_X51Y29.C1      net (fanout=4)        0.318   lut11494_468
    SLICE_X51Y29.CMUX    Tilo                  0.203   s_has_grain_A_2_P_2
                                                       lut11497_470
    SLICE_X52Y29.CLK     net (fanout=2)        0.129   lut11497_470
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.557ns logic, 0.768ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_1_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.132ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X44Y36.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      10.132ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11522_475 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X45Y35.B4      net (fanout=215)      4.724   lut8949_0
    SLICE_X45Y35.B       Tilo                  0.259   s_has_grain_A_0_P_0
                                                       lut11520_474
    SLICE_X44Y36.SR      net (fanout=2)        0.519   lut11520_474
    SLICE_X44Y36.CLK     Trck                  0.230   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                     10.132ns (1.139ns logic, 8.993ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.288ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11522_475 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X45Y35.B4      net (fanout=215)      4.724   lut8949_0
    SLICE_X45Y35.B       Tilo                  0.259   s_has_grain_A_0_P_0
                                                       lut11520_474
    SLICE_X44Y36.SR      net (fanout=2)        0.519   lut11520_474
    SLICE_X44Y36.CLK     Trck                  0.230   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.288ns (1.139ns logic, 8.149ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.965ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11522_475 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y35.B5      net (fanout=1250)     2.510   i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y35.B       Tilo                  0.259   s_has_grain_A_0_P_0
                                                       lut11520_474
    SLICE_X44Y36.SR      net (fanout=2)        0.519   lut11520_474
    SLICE_X44Y36.CLK     Trck                  0.230   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.965ns (0.936ns logic, 3.029ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X44Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.820ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.956ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X45Y35.B3      net (fanout=80)       3.555   canincfifoline
    SLICE_X45Y35.BMUX    Tilo                  0.313   s_has_grain_A_0_P_0
                                                       lut11522_475
    SLICE_X44Y36.CLK     net (fanout=2)        0.641   lut11522_475
    -------------------------------------------------  ---------------------------
    Total                                      4.956ns (0.760ns logic, 4.196ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.865ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.911ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y35.B5      net (fanout=1250)     2.510   i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y35.BMUX    Tilo                  0.313   s_has_grain_A_0_P_0
                                                       lut11522_475
    SLICE_X44Y36.CLK     net (fanout=2)        0.641   lut11522_475
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (0.760ns logic, 3.151ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.914ns (requirement - data path)
  Source:               s_has_grain_A_1_P_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.862ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_1_P_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.AQ      Tcko                  0.391   s_has_grain_A_1_P_1
                                                       s_has_grain_A_1_P_1
    SLICE_X50Y34.B2      net (fanout=1)        1.335   s_has_grain_A_1_P_1
    SLICE_X50Y34.B       Tilo                  0.203   s_has_grain_A_28_P_28
                                                       lut11519_473
    SLICE_X45Y35.B1      net (fanout=4)        0.979   lut11519_473
    SLICE_X45Y35.BMUX    Tilo                  0.313   s_has_grain_A_0_P_0
                                                       lut11522_475
    SLICE_X44Y36.CLK     net (fanout=2)        0.641   lut11522_475
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (0.907ns logic, 2.955ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_1_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_1_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X44Y36.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_1_C_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11522_475 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_C_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcko                  0.198   s_has_grain_A_1_C_1
                                                       s_has_grain_A_1_C_1
    SLICE_X50Y34.B5      net (fanout=1)        0.451   s_has_grain_A_1_C_1
    SLICE_X50Y34.B       Tilo                  0.156   s_has_grain_A_28_P_28
                                                       lut11519_473
    SLICE_X45Y35.B1      net (fanout=4)        0.636   lut11519_473
    SLICE_X45Y35.B       Tilo                  0.156   s_has_grain_A_0_P_0
                                                       lut11520_474
    SLICE_X44Y36.SR      net (fanout=2)        0.256   lut11520_474
    SLICE_X44Y36.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.617ns logic, 1.343ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_1_LDC (LATCH)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.124ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11522_475 falling
  Destination Clock:    lut11522_475 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_LDC to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcklo                 0.237   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    SLICE_X50Y34.B6      net (fanout=1)        0.576   s_has_grain_A_1_LDC
    SLICE_X50Y34.B       Tilo                  0.156   s_has_grain_A_28_P_28
                                                       lut11519_473
    SLICE_X45Y35.B1      net (fanout=4)        0.636   lut11519_473
    SLICE_X45Y35.B       Tilo                  0.156   s_has_grain_A_0_P_0
                                                       lut11520_474
    SLICE_X44Y36.SR      net (fanout=2)        0.256   lut11520_474
    SLICE_X44Y36.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.124ns (0.656ns logic, 1.468ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.273ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11522_475 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y35.B5      net (fanout=1250)     1.520   i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y35.B       Tilo                  0.156   s_has_grain_A_0_P_0
                                                       lut11520_474
    SLICE_X44Y36.SR      net (fanout=2)        0.256   lut11520_474
    SLICE_X44Y36.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.273ns (0.497ns logic, 1.776ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X44Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.040ns (data path)
  Source:               s_has_grain_A_1_C_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      2.040ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_C_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcko                  0.198   s_has_grain_A_1_C_1
                                                       s_has_grain_A_1_C_1
    SLICE_X50Y34.B5      net (fanout=1)        0.451   s_has_grain_A_1_C_1
    SLICE_X50Y34.B       Tilo                  0.156   s_has_grain_A_28_P_28
                                                       lut11519_473
    SLICE_X45Y35.B1      net (fanout=4)        0.636   lut11519_473
    SLICE_X45Y35.BMUX    Tilo                  0.203   s_has_grain_A_0_P_0
                                                       lut11522_475
    SLICE_X44Y36.CLK     net (fanout=2)        0.396   lut11522_475
    -------------------------------------------------  ---------------------------
    Total                                      2.040ns (0.557ns logic, 1.483ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X44Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.204ns (data path)
  Source:               s_has_grain_A_1_LDC (LATCH)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      2.204ns (Levels of Logic = 2)
  Source Clock:         lut11522_475 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_LDC to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcklo                 0.237   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    SLICE_X50Y34.B6      net (fanout=1)        0.576   s_has_grain_A_1_LDC
    SLICE_X50Y34.B       Tilo                  0.156   s_has_grain_A_28_P_28
                                                       lut11519_473
    SLICE_X45Y35.B1      net (fanout=4)        0.636   lut11519_473
    SLICE_X45Y35.BMUX    Tilo                  0.203   s_has_grain_A_0_P_0
                                                       lut11522_475
    SLICE_X44Y36.CLK     net (fanout=2)        0.396   lut11522_475
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.596ns logic, 1.608ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X44Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.353ns (data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      2.353ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y35.B5      net (fanout=1250)     1.520   i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y35.BMUX    Tilo                  0.203   s_has_grain_A_0_P_0
                                                       lut11522_475
    SLICE_X44Y36.CLK     net (fanout=2)        0.396   lut11522_475
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.437ns logic, 1.916ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_0_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.948ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X43Y34.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.948ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11535_478 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X43Y34.B4      net (fanout=215)      4.699   lut8949_0
    SLICE_X43Y34.B       Tilo                  0.259   s_has_grain_A_0_LDC
                                                       lut11533_477
    SLICE_X43Y34.SR      net (fanout=2)        0.310   lut11533_477
    SLICE_X43Y34.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.948ns (1.189ns logic, 8.759ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.104ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11535_478 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X43Y34.B4      net (fanout=215)      4.699   lut8949_0
    SLICE_X43Y34.B       Tilo                  0.259   s_has_grain_A_0_LDC
                                                       lut11533_477
    SLICE_X43Y34.SR      net (fanout=2)        0.310   lut11533_477
    SLICE_X43Y34.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.104ns (1.189ns logic, 7.915ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11535_478 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X43Y34.B5      net (fanout=1250)     2.412   i_MAIN_RESET/s_main_reset_1
    SLICE_X43Y34.B       Tilo                  0.259   s_has_grain_A_0_LDC
                                                       lut11533_477
    SLICE_X43Y34.SR      net (fanout=2)        0.310   lut11533_477
    SLICE_X43Y34.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.708ns (0.986ns logic, 2.722ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X43Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.026ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.750ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X43Y34.B3      net (fanout=80)       3.135   canincfifoline
    SLICE_X43Y34.BMUX    Tilo                  0.313   s_has_grain_A_0_LDC
                                                       lut11535_478
    SLICE_X43Y34.CLK     net (fanout=2)        0.855   lut11535_478
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (0.760ns logic, 3.990ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.749ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.027ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X43Y34.B5      net (fanout=1250)     2.412   i_MAIN_RESET/s_main_reset_1
    SLICE_X43Y34.BMUX    Tilo                  0.313   s_has_grain_A_0_LDC
                                                       lut11535_478
    SLICE_X43Y34.CLK     net (fanout=2)        0.855   lut11535_478
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (0.760ns logic, 3.267ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.558ns (requirement - data path)
  Source:               s_has_grain_A_0_P_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.218ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_0_P_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcko                  0.391   s_has_grain_A_0_P_0
                                                       s_has_grain_A_0_P_0
    SLICE_X43Y34.A3      net (fanout=1)        0.637   s_has_grain_A_0_P_0
    SLICE_X43Y34.A       Tilo                  0.259   s_has_grain_A_0_LDC
                                                       lut11532_476
    SLICE_X43Y34.B2      net (fanout=4)        0.763   lut11532_476
    SLICE_X43Y34.BMUX    Tilo                  0.313   s_has_grain_A_0_LDC
                                                       lut11535_478
    SLICE_X43Y34.CLK     net (fanout=2)        0.855   lut11535_478
    -------------------------------------------------  ---------------------------
    Total                                      3.218ns (0.963ns logic, 2.255ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_0_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_0_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X43Y34.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_LDC (LATCH)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.320ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11535_478 falling
  Destination Clock:    lut11535_478 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y34.AQ      Tcklo                 0.235   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    SLICE_X43Y34.A6      net (fanout=1)        0.017   s_has_grain_A_0_LDC
    SLICE_X43Y34.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11532_476
    SLICE_X43Y34.B2      net (fanout=4)        0.436   lut11532_476
    SLICE_X43Y34.B       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11533_477
    SLICE_X43Y34.SR      net (fanout=2)        0.165   lut11533_477
    SLICE_X43Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (0.702ns logic, 0.618ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_C_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11535_478 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_C_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y36.CQ      Tcko                  0.234   s_has_grain_A_0_C_0
                                                       s_has_grain_A_0_C_0
    SLICE_X43Y34.A4      net (fanout=1)        0.219   s_has_grain_A_0_C_0
    SLICE_X43Y34.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11532_476
    SLICE_X43Y34.B2      net (fanout=4)        0.436   lut11532_476
    SLICE_X43Y34.B       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11533_477
    SLICE_X43Y34.SR      net (fanout=2)        0.165   lut11533_477
    SLICE_X43Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.701ns logic, 0.820ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_P_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.623ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11535_478 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_P_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcko                  0.198   s_has_grain_A_0_P_0
                                                       s_has_grain_A_0_P_0
    SLICE_X43Y34.A3      net (fanout=1)        0.357   s_has_grain_A_0_P_0
    SLICE_X43Y34.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11532_476
    SLICE_X43Y34.B2      net (fanout=4)        0.436   lut11532_476
    SLICE_X43Y34.B       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11533_477
    SLICE_X43Y34.SR      net (fanout=2)        0.165   lut11533_477
    SLICE_X43Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (0.665ns logic, 0.958ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X43Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.498ns (data path)
  Source:               s_has_grain_A_0_LDC (LATCH)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.498ns (Levels of Logic = 2)
  Source Clock:         lut11535_478 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y34.AQ      Tcklo                 0.235   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    SLICE_X43Y34.A6      net (fanout=1)        0.017   s_has_grain_A_0_LDC
    SLICE_X43Y34.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11532_476
    SLICE_X43Y34.B2      net (fanout=4)        0.436   lut11532_476
    SLICE_X43Y34.BMUX    Tilo                  0.203   s_has_grain_A_0_LDC
                                                       lut11535_478
    SLICE_X43Y34.CLK     net (fanout=2)        0.451   lut11535_478
    -------------------------------------------------  ---------------------------
    Total                                      1.498ns (0.594ns logic, 0.904ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X43Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.699ns (data path)
  Source:               s_has_grain_A_0_C_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.699ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_C_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y36.CQ      Tcko                  0.234   s_has_grain_A_0_C_0
                                                       s_has_grain_A_0_C_0
    SLICE_X43Y34.A4      net (fanout=1)        0.219   s_has_grain_A_0_C_0
    SLICE_X43Y34.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11532_476
    SLICE_X43Y34.B2      net (fanout=4)        0.436   lut11532_476
    SLICE_X43Y34.BMUX    Tilo                  0.203   s_has_grain_A_0_LDC
                                                       lut11535_478
    SLICE_X43Y34.CLK     net (fanout=2)        0.451   lut11535_478
    -------------------------------------------------  ---------------------------
    Total                                      1.699ns (0.593ns logic, 1.106ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X43Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.801ns (data path)
  Source:               s_has_grain_A_0_P_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.801ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_P_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcko                  0.198   s_has_grain_A_0_P_0
                                                       s_has_grain_A_0_P_0
    SLICE_X43Y34.A3      net (fanout=1)        0.357   s_has_grain_A_0_P_0
    SLICE_X43Y34.A       Tilo                  0.156   s_has_grain_A_0_LDC
                                                       lut11532_476
    SLICE_X43Y34.B2      net (fanout=4)        0.436   lut11532_476
    SLICE_X43Y34.BMUX    Tilo                  0.203   s_has_grain_A_0_LDC
                                                       lut11535_478
    SLICE_X43Y34.CLK     net (fanout=2)        0.451   lut11535_478
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.557ns logic, 1.244ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_29_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_29_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.437ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X36Y77.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.437ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11560_483 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X40Y76.D2      net (fanout=215)      0.899   lut8949_0
    SLICE_X40Y76.D       Tilo                  0.205   lut11558_482
                                                       lut11558_482
    SLICE_X36Y77.SR      net (fanout=2)        0.703   lut11558_482
    SLICE_X36Y77.CLK     Trck                  0.230   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.437ns (1.085ns logic, 5.352ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.593ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11560_483 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X40Y76.D2      net (fanout=215)      0.899   lut8949_0
    SLICE_X40Y76.D       Tilo                  0.205   lut11558_482
                                                       lut11558_482
    SLICE_X36Y77.SR      net (fanout=2)        0.703   lut11558_482
    SLICE_X36Y77.CLK     Trck                  0.230   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (1.085ns logic, 4.508ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11560_483 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X40Y76.D1      net (fanout=1250)     3.337   i_MAIN_RESET/s_main_reset_1
    SLICE_X40Y76.D       Tilo                  0.205   lut11558_482
                                                       lut11558_482
    SLICE_X36Y77.SR      net (fanout=2)        0.703   lut11558_482
    SLICE_X36Y77.CLK     Trck                  0.230   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (0.882ns logic, 4.040ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X36Y77.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.179ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.597ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X40Y76.D1      net (fanout=1250)     3.337   i_MAIN_RESET/s_main_reset_1
    SLICE_X40Y76.DMUX    Tilo                  0.251   lut11558_482
                                                       lut11560_483
    SLICE_X36Y77.CLK     net (fanout=2)        0.562   lut11560_483
    -------------------------------------------------  ---------------------------
    Total                                      4.597ns (0.698ns logic, 3.899ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.239ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.537ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X40Y76.D4      net (fanout=80)       3.277   canincfifoline
    SLICE_X40Y76.DMUX    Tilo                  0.251   lut11558_482
                                                       lut11560_483
    SLICE_X36Y77.CLK     net (fanout=2)        0.562   lut11560_483
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (0.698ns logic, 3.839ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.348ns (requirement - data path)
  Source:               s_has_grain_B_29_LDC (LATCH)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.428ns (Levels of Logic = 2)
  Source Clock:         lut11560_483 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_29_LDC to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcklo                 0.426   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    SLICE_X40Y76.C4      net (fanout=1)        0.775   s_has_grain_B_29_LDC
    SLICE_X40Y76.C       Tilo                  0.205   lut11558_482
                                                       lut11557_481
    SLICE_X40Y76.D5      net (fanout=3)        0.209   lut11557_481
    SLICE_X40Y76.DMUX    Tilo                  0.251   lut11558_482
                                                       lut11560_483
    SLICE_X36Y77.CLK     net (fanout=2)        0.562   lut11560_483
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (0.882ns logic, 1.546ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_29_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_29_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X36Y77.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_29_C_29 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.332ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11560_483 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_C_29 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.DQ      Tcko                  0.198   s_has_grain_B_29_C_29
                                                       s_has_grain_B_29_C_29
    SLICE_X40Y76.C3      net (fanout=1)        0.280   s_has_grain_B_29_C_29
    SLICE_X40Y76.C       Tilo                  0.142   lut11558_482
                                                       lut11557_481
    SLICE_X40Y76.D5      net (fanout=3)        0.060   lut11557_481
    SLICE_X40Y76.D       Tilo                  0.142   lut11558_482
                                                       lut11558_482
    SLICE_X36Y77.SR      net (fanout=2)        0.403   lut11558_482
    SLICE_X36Y77.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.589ns logic, 0.743ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_29_P_29 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11560_483 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_P_29 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.198   s_has_grain_B_29_P_29
                                                       s_has_grain_B_29_P_29
    SLICE_X40Y76.C1      net (fanout=1)        0.335   s_has_grain_B_29_P_29
    SLICE_X40Y76.C       Tilo                  0.142   lut11558_482
                                                       lut11557_481
    SLICE_X40Y76.D5      net (fanout=3)        0.060   lut11557_481
    SLICE_X40Y76.D       Tilo                  0.142   lut11558_482
                                                       lut11558_482
    SLICE_X36Y77.SR      net (fanout=2)        0.403   lut11558_482
    SLICE_X36Y77.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.589ns logic, 0.798ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_29_LDC (LATCH)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11560_483 falling
  Destination Clock:    lut11560_483 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_LDC to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcklo                 0.237   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    SLICE_X40Y76.C4      net (fanout=1)        0.370   s_has_grain_B_29_LDC
    SLICE_X40Y76.C       Tilo                  0.142   lut11558_482
                                                       lut11557_481
    SLICE_X40Y76.D5      net (fanout=3)        0.060   lut11557_481
    SLICE_X40Y76.D       Tilo                  0.142   lut11558_482
                                                       lut11558_482
    SLICE_X36Y77.SR      net (fanout=2)        0.403   lut11558_482
    SLICE_X36Y77.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.628ns logic, 0.833ns route)
                                                       (43.0% logic, 57.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X36Y77.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.133ns (data path)
  Source:               s_has_grain_B_29_C_29 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Data Path Delay:      1.133ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_C_29 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y76.DQ      Tcko                  0.198   s_has_grain_B_29_C_29
                                                       s_has_grain_B_29_C_29
    SLICE_X40Y76.C3      net (fanout=1)        0.280   s_has_grain_B_29_C_29
    SLICE_X40Y76.C       Tilo                  0.142   lut11558_482
                                                       lut11557_481
    SLICE_X40Y76.D5      net (fanout=3)        0.060   lut11557_481
    SLICE_X40Y76.DMUX    Tilo                  0.183   lut11558_482
                                                       lut11560_483
    SLICE_X36Y77.CLK     net (fanout=2)        0.270   lut11560_483
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.523ns logic, 0.610ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X36Y77.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.188ns (data path)
  Source:               s_has_grain_B_29_P_29 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Data Path Delay:      1.188ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_P_29 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y76.CQ      Tcko                  0.198   s_has_grain_B_29_P_29
                                                       s_has_grain_B_29_P_29
    SLICE_X40Y76.C1      net (fanout=1)        0.335   s_has_grain_B_29_P_29
    SLICE_X40Y76.C       Tilo                  0.142   lut11558_482
                                                       lut11557_481
    SLICE_X40Y76.D5      net (fanout=3)        0.060   lut11557_481
    SLICE_X40Y76.DMUX    Tilo                  0.183   lut11558_482
                                                       lut11560_483
    SLICE_X36Y77.CLK     net (fanout=2)        0.270   lut11560_483
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.523ns logic, 0.665ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X36Y77.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.262ns (data path)
  Source:               s_has_grain_B_29_LDC (LATCH)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Data Path Delay:      1.262ns (Levels of Logic = 2)
  Source Clock:         lut11560_483 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_LDC to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y77.AQ      Tcklo                 0.237   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    SLICE_X40Y76.C4      net (fanout=1)        0.370   s_has_grain_B_29_LDC
    SLICE_X40Y76.C       Tilo                  0.142   lut11558_482
                                                       lut11557_481
    SLICE_X40Y76.D5      net (fanout=3)        0.060   lut11557_481
    SLICE_X40Y76.DMUX    Tilo                  0.183   lut11558_482
                                                       lut11560_483
    SLICE_X36Y77.CLK     net (fanout=2)        0.270   lut11560_483
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.562ns logic, 0.700ns route)
                                                       (44.5% logic, 55.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_24_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_24_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.748ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y77.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.748ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11621_494 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X46Y76.B1      net (fanout=215)      1.409   lut8949_0
    SLICE_X46Y76.B       Tilo                  0.203   s_has_grain_B_24_C_24
                                                       lut11619_493
    SLICE_X46Y77.SR      net (fanout=2)        0.521   lut11619_493
    SLICE_X46Y77.CLK     Trck                  0.215   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.748ns (1.068ns logic, 5.680ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.904ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11621_494 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X46Y76.B1      net (fanout=215)      1.409   lut8949_0
    SLICE_X46Y76.B       Tilo                  0.203   s_has_grain_B_24_C_24
                                                       lut11619_493
    SLICE_X46Y77.SR      net (fanout=2)        0.521   lut11619_493
    SLICE_X46Y77.CLK     Trck                  0.215   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (1.068ns logic, 4.836ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11621_494 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y76.B3      net (fanout=1250)     2.733   i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y76.B       Tilo                  0.203   s_has_grain_B_24_C_24
                                                       lut11619_493
    SLICE_X46Y77.SR      net (fanout=2)        0.521   lut11619_493
    SLICE_X46Y77.CLK     Trck                  0.215   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (0.865ns logic, 3.254ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y77.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.673ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.103ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y76.B3      net (fanout=1250)     2.733   i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y76.BMUX    Tilo                  0.261   s_has_grain_B_24_C_24
                                                       lut11621_494
    SLICE_X46Y77.CLK     net (fanout=2)        0.662   lut11621_494
    -------------------------------------------------  ---------------------------
    Total                                      4.103ns (0.708ns logic, 3.395ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.705ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.071ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X46Y76.B5      net (fanout=80)       2.701   canincfifoline
    SLICE_X46Y76.BMUX    Tilo                  0.261   s_has_grain_B_24_C_24
                                                       lut11621_494
    SLICE_X46Y77.CLK     net (fanout=2)        0.662   lut11621_494
    -------------------------------------------------  ---------------------------
    Total                                      4.071ns (0.708ns logic, 3.363ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.130ns (requirement - data path)
  Source:               s_has_grain_B_24_LDC (LATCH)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.646ns (Levels of Logic = 2)
  Source Clock:         lut11621_494 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_24_LDC to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.AQ      Tcklo                 0.498   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    SLICE_X46Y76.A1      net (fanout=1)        0.635   s_has_grain_B_24_LDC
    SLICE_X46Y76.A       Tilo                  0.203   s_has_grain_B_24_C_24
                                                       lut11618_492
    SLICE_X46Y76.B4      net (fanout=3)        0.387   lut11618_492
    SLICE_X46Y76.BMUX    Tilo                  0.261   s_has_grain_B_24_C_24
                                                       lut11621_494
    SLICE_X46Y77.CLK     net (fanout=2)        0.662   lut11621_494
    -------------------------------------------------  ---------------------------
    Total                                      2.646ns (0.962ns logic, 1.684ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_24_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_24_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y77.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_24_C_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.083ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11621_494 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_C_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.AQ      Tcko                  0.234   s_has_grain_B_24_C_24
                                                       s_has_grain_B_24_C_24
    SLICE_X46Y76.A6      net (fanout=1)        0.017   s_has_grain_B_24_C_24
    SLICE_X46Y76.A       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11618_492
    SLICE_X46Y76.B4      net (fanout=3)        0.177   lut11618_492
    SLICE_X46Y76.B       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11619_493
    SLICE_X46Y77.SR      net (fanout=2)        0.258   lut11619_493
    SLICE_X46Y77.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.631ns logic, 0.452ns route)
                                                       (58.3% logic, 41.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_24_P_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.232ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11621_494 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_P_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.AQ      Tcko                  0.198   s_has_grain_B_24_P_24
                                                       s_has_grain_B_24_P_24
    SLICE_X46Y76.A4      net (fanout=1)        0.202   s_has_grain_B_24_P_24
    SLICE_X46Y76.A       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11618_492
    SLICE_X46Y76.B4      net (fanout=3)        0.177   lut11618_492
    SLICE_X46Y76.B       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11619_493
    SLICE_X46Y77.SR      net (fanout=2)        0.258   lut11619_493
    SLICE_X46Y77.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.232ns (0.595ns logic, 0.637ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_24_LDC (LATCH)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11621_494 falling
  Destination Clock:    lut11621_494 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_LDC to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.AQ      Tcklo                 0.277   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    SLICE_X46Y76.A1      net (fanout=1)        0.361   s_has_grain_B_24_LDC
    SLICE_X46Y76.A       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11618_492
    SLICE_X46Y76.B4      net (fanout=3)        0.177   lut11618_492
    SLICE_X46Y76.B       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11619_493
    SLICE_X46Y77.SR      net (fanout=2)        0.258   lut11619_493
    SLICE_X46Y77.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.674ns logic, 0.796ns route)
                                                       (45.9% logic, 54.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y77.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.172ns (data path)
  Source:               s_has_grain_B_24_C_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Data Path Delay:      1.172ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_C_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.AQ      Tcko                  0.234   s_has_grain_B_24_C_24
                                                       s_has_grain_B_24_C_24
    SLICE_X46Y76.A6      net (fanout=1)        0.017   s_has_grain_B_24_C_24
    SLICE_X46Y76.A       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11618_492
    SLICE_X46Y76.B4      net (fanout=3)        0.177   lut11618_492
    SLICE_X46Y76.BMUX    Tilo                  0.191   s_has_grain_B_24_C_24
                                                       lut11621_494
    SLICE_X46Y77.CLK     net (fanout=2)        0.397   lut11621_494
    -------------------------------------------------  ---------------------------
    Total                                      1.172ns (0.581ns logic, 0.591ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y77.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.321ns (data path)
  Source:               s_has_grain_B_24_P_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Data Path Delay:      1.321ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_P_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.AQ      Tcko                  0.198   s_has_grain_B_24_P_24
                                                       s_has_grain_B_24_P_24
    SLICE_X46Y76.A4      net (fanout=1)        0.202   s_has_grain_B_24_P_24
    SLICE_X46Y76.A       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11618_492
    SLICE_X46Y76.B4      net (fanout=3)        0.177   lut11618_492
    SLICE_X46Y76.BMUX    Tilo                  0.191   s_has_grain_B_24_C_24
                                                       lut11621_494
    SLICE_X46Y77.CLK     net (fanout=2)        0.397   lut11621_494
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.545ns logic, 0.776ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y77.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.559ns (data path)
  Source:               s_has_grain_B_24_LDC (LATCH)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Data Path Delay:      1.559ns (Levels of Logic = 2)
  Source Clock:         lut11621_494 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_LDC to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y77.AQ      Tcklo                 0.277   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    SLICE_X46Y76.A1      net (fanout=1)        0.361   s_has_grain_B_24_LDC
    SLICE_X46Y76.A       Tilo                  0.156   s_has_grain_B_24_C_24
                                                       lut11618_492
    SLICE_X46Y76.B4      net (fanout=3)        0.177   lut11618_492
    SLICE_X46Y76.BMUX    Tilo                  0.191   s_has_grain_B_24_C_24
                                                       lut11621_494
    SLICE_X46Y77.CLK     net (fanout=2)        0.397   lut11621_494
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.624ns logic, 0.935ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_20_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_20_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.055ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X39Y78.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.055ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11670_503 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X38Y78.B4      net (fanout=215)      0.866   lut8949_0
    SLICE_X38Y78.B       Tilo                  0.203   s_has_grain_B_22_C_22
                                                       lut11668_502
    SLICE_X39Y78.SR      net (fanout=2)        0.306   lut11668_502
    SLICE_X39Y78.CLK     Trck                  0.280   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (1.133ns logic, 4.922ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.211ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11670_503 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X38Y78.B4      net (fanout=215)      0.866   lut8949_0
    SLICE_X38Y78.B       Tilo                  0.203   s_has_grain_B_22_C_22
                                                       lut11668_502
    SLICE_X39Y78.SR      net (fanout=2)        0.306   lut11668_502
    SLICE_X39Y78.CLK     Trck                  0.280   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.211ns (1.133ns logic, 4.078ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11670_503 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y78.B5      net (fanout=1250)     3.548   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y78.B       Tilo                  0.203   s_has_grain_B_22_C_22
                                                       lut11668_502
    SLICE_X39Y78.SR      net (fanout=2)        0.306   lut11668_502
    SLICE_X39Y78.CLK     Trck                  0.280   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.784ns (0.930ns logic, 3.854ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X39Y78.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.664ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.112ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y78.B2      net (fanout=80)       3.899   canincfifoline
    SLICE_X38Y78.BMUX    Tilo                  0.261   s_has_grain_B_22_C_22
                                                       lut11670_503
    SLICE_X39Y78.CLK     net (fanout=2)        0.505   lut11670_503
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (0.708ns logic, 4.404ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.015ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.761ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y78.B5      net (fanout=1250)     3.548   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y78.BMUX    Tilo                  0.261   s_has_grain_B_22_C_22
                                                       lut11670_503
    SLICE_X39Y78.CLK     net (fanout=2)        0.505   lut11670_503
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (0.708ns logic, 4.053ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.505ns (requirement - data path)
  Source:               s_has_grain_B_20_LDC (LATCH)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.271ns (Levels of Logic = 2)
  Source Clock:         lut11670_503 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_20_LDC to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.AQ      Tcklo                 0.442   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    SLICE_X38Y78.A2      net (fanout=1)        1.029   s_has_grain_B_20_LDC
    SLICE_X38Y78.A       Tilo                  0.203   s_has_grain_B_22_C_22
                                                       lut11667_501
    SLICE_X38Y78.B1      net (fanout=3)        0.831   lut11667_501
    SLICE_X38Y78.BMUX    Tilo                  0.261   s_has_grain_B_22_C_22
                                                       lut11670_503
    SLICE_X39Y78.CLK     net (fanout=2)        0.505   lut11670_503
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (0.906ns logic, 2.365ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_20_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_20_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X39Y78.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_20_C_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11670_503 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_C_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y78.AQ      Tcko                  0.234   s_has_grain_B_20_C_20
                                                       s_has_grain_B_20_C_20
    SLICE_X38Y78.A6      net (fanout=1)        0.158   s_has_grain_B_20_C_20
    SLICE_X38Y78.A       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11667_501
    SLICE_X38Y78.B1      net (fanout=3)        0.352   lut11667_501
    SLICE_X38Y78.B       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11668_502
    SLICE_X39Y78.SR      net (fanout=2)        0.161   lut11668_502
    SLICE_X39Y78.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.701ns logic, 0.671ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.555ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_20_P_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.555ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11670_503 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_P_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y76.AQ      Tcko                  0.234   s_has_grain_B_20_P_20
                                                       s_has_grain_B_20_P_20
    SLICE_X38Y78.A3      net (fanout=1)        0.341   s_has_grain_B_20_P_20
    SLICE_X38Y78.A       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11667_501
    SLICE_X38Y78.B1      net (fanout=3)        0.352   lut11667_501
    SLICE_X38Y78.B       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11668_502
    SLICE_X39Y78.SR      net (fanout=2)        0.161   lut11668_502
    SLICE_X39Y78.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.701ns logic, 0.854ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_20_LDC (LATCH)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.803ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11670_503 falling
  Destination Clock:    lut11670_503 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_LDC to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.AQ      Tcklo                 0.235   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    SLICE_X38Y78.A2      net (fanout=1)        0.588   s_has_grain_B_20_LDC
    SLICE_X38Y78.A       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11667_501
    SLICE_X38Y78.B1      net (fanout=3)        0.352   lut11667_501
    SLICE_X38Y78.B       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11668_502
    SLICE_X39Y78.SR      net (fanout=2)        0.161   lut11668_502
    SLICE_X39Y78.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.803ns (0.702ns logic, 1.101ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X39Y78.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.395ns (data path)
  Source:               s_has_grain_B_20_C_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Data Path Delay:      1.395ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_C_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y78.AQ      Tcko                  0.234   s_has_grain_B_20_C_20
                                                       s_has_grain_B_20_C_20
    SLICE_X38Y78.A6      net (fanout=1)        0.158   s_has_grain_B_20_C_20
    SLICE_X38Y78.A       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11667_501
    SLICE_X38Y78.B1      net (fanout=3)        0.352   lut11667_501
    SLICE_X38Y78.BMUX    Tilo                  0.191   s_has_grain_B_22_C_22
                                                       lut11670_503
    SLICE_X39Y78.CLK     net (fanout=2)        0.304   lut11670_503
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.581ns logic, 0.814ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X39Y78.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.578ns (data path)
  Source:               s_has_grain_B_20_P_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Data Path Delay:      1.578ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_P_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y76.AQ      Tcko                  0.234   s_has_grain_B_20_P_20
                                                       s_has_grain_B_20_P_20
    SLICE_X38Y78.A3      net (fanout=1)        0.341   s_has_grain_B_20_P_20
    SLICE_X38Y78.A       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11667_501
    SLICE_X38Y78.B1      net (fanout=3)        0.352   lut11667_501
    SLICE_X38Y78.BMUX    Tilo                  0.191   s_has_grain_B_22_C_22
                                                       lut11670_503
    SLICE_X39Y78.CLK     net (fanout=2)        0.304   lut11670_503
    -------------------------------------------------  ---------------------------
    Total                                      1.578ns (0.581ns logic, 0.997ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X39Y78.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.826ns (data path)
  Source:               s_has_grain_B_20_LDC (LATCH)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Data Path Delay:      1.826ns (Levels of Logic = 2)
  Source Clock:         lut11670_503 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_LDC to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y78.AQ      Tcklo                 0.235   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    SLICE_X38Y78.A2      net (fanout=1)        0.588   s_has_grain_B_20_LDC
    SLICE_X38Y78.A       Tilo                  0.156   s_has_grain_B_22_C_22
                                                       lut11667_501
    SLICE_X38Y78.B1      net (fanout=3)        0.352   lut11667_501
    SLICE_X38Y78.BMUX    Tilo                  0.191   s_has_grain_B_22_C_22
                                                       lut11670_503
    SLICE_X39Y78.CLK     net (fanout=2)        0.304   lut11670_503
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.582ns logic, 1.244ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_16_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_16_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.161ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X52Y73.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.161ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11719_512 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X50Y73.C5      net (fanout=215)      1.834   lut8949_0
    SLICE_X50Y73.C       Tilo                  0.204   s_has_grain_B_17_P_17
                                                       lut11717_511
    SLICE_X52Y73.SR      net (fanout=2)        0.493   lut11717_511
    SLICE_X52Y73.CLK     Trck                  0.230   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (1.084ns logic, 6.077ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.317ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11719_512 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X50Y73.C5      net (fanout=215)      1.834   lut8949_0
    SLICE_X50Y73.C       Tilo                  0.204   s_has_grain_B_17_P_17
                                                       lut11717_511
    SLICE_X52Y73.SR      net (fanout=2)        0.493   lut11717_511
    SLICE_X52Y73.CLK     Trck                  0.230   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.317ns (1.084ns logic, 5.233ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11719_512 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y73.C2      net (fanout=1250)     3.133   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y73.C       Tilo                  0.204   s_has_grain_B_17_P_17
                                                       lut11717_511
    SLICE_X52Y73.SR      net (fanout=2)        0.493   lut11717_511
    SLICE_X52Y73.CLK     Trck                  0.230   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.507ns (0.881ns logic, 3.626ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X52Y73.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.596ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.180ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y73.C2      net (fanout=1250)     3.133   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y73.CMUX    Tilo                  0.261   s_has_grain_B_17_P_17
                                                       lut11719_512
    SLICE_X52Y73.CLK     net (fanout=2)        0.339   lut11719_512
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (0.708ns logic, 3.472ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.274ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.502ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X50Y73.C3      net (fanout=80)       2.455   canincfifoline
    SLICE_X50Y73.CMUX    Tilo                  0.261   s_has_grain_B_17_P_17
                                                       lut11719_512
    SLICE_X52Y73.CLK     net (fanout=2)        0.339   lut11719_512
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (0.708ns logic, 2.794ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.870ns (requirement - data path)
  Source:               s_has_grain_B_16_P_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.906ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_16_P_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.AQ      Tcko                  0.447   s_has_grain_B_16_P_16
                                                       s_has_grain_B_16_P_16
    SLICE_X51Y73.D3      net (fanout=1)        0.477   s_has_grain_B_16_P_16
    SLICE_X51Y73.D       Tilo                  0.259   s_has_grain_B_16_C_16
                                                       lut11716_510
    SLICE_X50Y73.C1      net (fanout=3)        1.123   lut11716_510
    SLICE_X50Y73.CMUX    Tilo                  0.261   s_has_grain_B_17_P_17
                                                       lut11719_512
    SLICE_X52Y73.CLK     net (fanout=2)        0.339   lut11719_512
    -------------------------------------------------  ---------------------------
    Total                                      2.906ns (0.967ns logic, 1.939ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_16_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_16_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X52Y73.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_16_LDC (LATCH)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.777ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11719_512 falling
  Destination Clock:    lut11719_512 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_LDC to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y73.AQ      Tcklo                 0.237   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    SLICE_X51Y73.D4      net (fanout=1)        0.211   s_has_grain_B_16_LDC
    SLICE_X51Y73.D       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut11716_510
    SLICE_X50Y73.C1      net (fanout=3)        0.641   lut11716_510
    SLICE_X50Y73.C       Tilo                  0.156   s_has_grain_B_17_P_17
                                                       lut11717_511
    SLICE_X52Y73.SR      net (fanout=2)        0.269   lut11717_511
    SLICE_X52Y73.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.777ns (0.656ns logic, 1.121ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_16_C_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11719_512 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_C_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.CQ      Tcko                  0.198   s_has_grain_B_16_C_16
                                                       s_has_grain_B_16_C_16
    SLICE_X51Y73.D1      net (fanout=1)        0.256   s_has_grain_B_16_C_16
    SLICE_X51Y73.D       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut11716_510
    SLICE_X50Y73.C1      net (fanout=3)        0.641   lut11716_510
    SLICE_X50Y73.C       Tilo                  0.156   s_has_grain_B_17_P_17
                                                       lut11717_511
    SLICE_X52Y73.SR      net (fanout=2)        0.269   lut11717_511
    SLICE_X52Y73.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.617ns logic, 1.166ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_16_P_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11719_512 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_P_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.AQ      Tcko                  0.234   s_has_grain_B_16_P_16
                                                       s_has_grain_B_16_P_16
    SLICE_X51Y73.D3      net (fanout=1)        0.268   s_has_grain_B_16_P_16
    SLICE_X51Y73.D       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut11716_510
    SLICE_X50Y73.C1      net (fanout=3)        0.641   lut11716_510
    SLICE_X50Y73.C       Tilo                  0.156   s_has_grain_B_17_P_17
                                                       lut11717_511
    SLICE_X52Y73.SR      net (fanout=2)        0.269   lut11717_511
    SLICE_X52Y73.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.653ns logic, 1.178ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X52Y73.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.570ns (data path)
  Source:               s_has_grain_B_16_LDC (LATCH)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.570ns (Levels of Logic = 2)
  Source Clock:         lut11719_512 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_LDC to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y73.AQ      Tcklo                 0.237   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    SLICE_X51Y73.D4      net (fanout=1)        0.211   s_has_grain_B_16_LDC
    SLICE_X51Y73.D       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut11716_510
    SLICE_X50Y73.C1      net (fanout=3)        0.641   lut11716_510
    SLICE_X50Y73.CMUX    Tilo                  0.191   s_has_grain_B_17_P_17
                                                       lut11719_512
    SLICE_X52Y73.CLK     net (fanout=2)        0.134   lut11719_512
    -------------------------------------------------  ---------------------------
    Total                                      1.570ns (0.584ns logic, 0.986ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X52Y73.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.576ns (data path)
  Source:               s_has_grain_B_16_C_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.576ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_C_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.CQ      Tcko                  0.198   s_has_grain_B_16_C_16
                                                       s_has_grain_B_16_C_16
    SLICE_X51Y73.D1      net (fanout=1)        0.256   s_has_grain_B_16_C_16
    SLICE_X51Y73.D       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut11716_510
    SLICE_X50Y73.C1      net (fanout=3)        0.641   lut11716_510
    SLICE_X50Y73.CMUX    Tilo                  0.191   s_has_grain_B_17_P_17
                                                       lut11719_512
    SLICE_X52Y73.CLK     net (fanout=2)        0.134   lut11719_512
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.545ns logic, 1.031ns route)
                                                       (34.6% logic, 65.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X52Y73.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.624ns (data path)
  Source:               s_has_grain_B_16_P_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.624ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_P_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y72.AQ      Tcko                  0.234   s_has_grain_B_16_P_16
                                                       s_has_grain_B_16_P_16
    SLICE_X51Y73.D3      net (fanout=1)        0.268   s_has_grain_B_16_P_16
    SLICE_X51Y73.D       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut11716_510
    SLICE_X50Y73.C1      net (fanout=3)        0.641   lut11716_510
    SLICE_X50Y73.CMUX    Tilo                  0.191   s_has_grain_B_17_P_17
                                                       lut11719_512
    SLICE_X52Y73.CLK     net (fanout=2)        0.134   lut11719_512
    -------------------------------------------------  ---------------------------
    Total                                      1.624ns (0.581ns logic, 1.043ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_13_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_13_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.285ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X47Y76.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.285ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11756_519 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X47Y75.C5      net (fanout=215)      1.061   lut8949_0
    SLICE_X47Y75.C       Tilo                  0.259   s_has_grain_B_24_P_24
                                                       lut11754_518
    SLICE_X47Y76.SR      net (fanout=2)        0.285   lut11754_518
    SLICE_X47Y76.CLK     Trck                  0.280   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.285ns (1.189ns logic, 5.096ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.441ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11756_519 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X47Y75.C5      net (fanout=215)      1.061   lut8949_0
    SLICE_X47Y75.C       Tilo                  0.259   s_has_grain_B_24_P_24
                                                       lut11754_518
    SLICE_X47Y76.SR      net (fanout=2)        0.285   lut11754_518
    SLICE_X47Y76.CLK     Trck                  0.280   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.441ns (1.189ns logic, 4.252ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11756_519 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X47Y75.C3      net (fanout=1250)     2.633   i_MAIN_RESET/s_main_reset_1
    SLICE_X47Y75.C       Tilo                  0.259   s_has_grain_B_24_P_24
                                                       lut11754_518
    SLICE_X47Y76.SR      net (fanout=2)        0.285   lut11754_518
    SLICE_X47Y76.CLK     Trck                  0.280   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (0.986ns logic, 2.918ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X47Y76.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.462ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.314ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X47Y75.C1      net (fanout=80)       2.890   canincfifoline
    SLICE_X47Y75.CMUX    Tilo                  0.313   s_has_grain_B_24_P_24
                                                       lut11756_519
    SLICE_X47Y76.CLK     net (fanout=2)        0.664   lut11756_519
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (0.760ns logic, 3.554ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.719ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.057ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X47Y75.C3      net (fanout=1250)     2.633   i_MAIN_RESET/s_main_reset_1
    SLICE_X47Y75.CMUX    Tilo                  0.313   s_has_grain_B_24_P_24
                                                       lut11756_519
    SLICE_X47Y76.CLK     net (fanout=2)        0.664   lut11756_519
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (0.760ns logic, 3.297ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.955ns (requirement - data path)
  Source:               s_has_grain_B_13_LDC (LATCH)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Source Clock:         lut11756_519 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_13_LDC to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.AQ      Tcklo                 0.442   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    SLICE_X46Y74.D4      net (fanout=1)        0.457   s_has_grain_B_13_LDC
    SLICE_X46Y74.D       Tilo                  0.203   s_has_grain_B_19_P_19
                                                       lut11753_517
    SLICE_X47Y75.C4      net (fanout=3)        0.742   lut11753_517
    SLICE_X47Y75.CMUX    Tilo                  0.313   s_has_grain_B_24_P_24
                                                       lut11756_519
    SLICE_X47Y76.CLK     net (fanout=2)        0.664   lut11756_519
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.958ns logic, 1.863ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_13_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_13_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X47Y76.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_13_C_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.318ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11756_519 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_C_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.AQ      Tcko                  0.198   s_has_grain_B_13_C_13
                                                       s_has_grain_B_13_C_13
    SLICE_X46Y74.D3      net (fanout=1)        0.157   s_has_grain_B_13_C_13
    SLICE_X46Y74.D       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut11753_517
    SLICE_X47Y75.C4      net (fanout=3)        0.383   lut11753_517
    SLICE_X47Y75.C       Tilo                  0.156   s_has_grain_B_24_P_24
                                                       lut11754_518
    SLICE_X47Y76.SR      net (fanout=2)        0.113   lut11754_518
    SLICE_X47Y76.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (0.665ns logic, 0.653ns route)
                                                       (50.5% logic, 49.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_13_P_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11756_519 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_P_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.AQ      Tcko                  0.234   s_has_grain_B_13_P_13
                                                       s_has_grain_B_13_P_13
    SLICE_X46Y74.D5      net (fanout=1)        0.170   s_has_grain_B_13_P_13
    SLICE_X46Y74.D       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut11753_517
    SLICE_X47Y75.C4      net (fanout=3)        0.383   lut11753_517
    SLICE_X47Y75.C       Tilo                  0.156   s_has_grain_B_24_P_24
                                                       lut11754_518
    SLICE_X47Y76.SR      net (fanout=2)        0.113   lut11754_518
    SLICE_X47Y76.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.701ns logic, 0.666ns route)
                                                       (51.3% logic, 48.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_13_LDC (LATCH)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.416ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11756_519 falling
  Destination Clock:    lut11756_519 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_LDC to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.AQ      Tcklo                 0.235   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    SLICE_X46Y74.D4      net (fanout=1)        0.218   s_has_grain_B_13_LDC
    SLICE_X46Y74.D       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut11753_517
    SLICE_X47Y75.C4      net (fanout=3)        0.383   lut11753_517
    SLICE_X47Y75.C       Tilo                  0.156   s_has_grain_B_24_P_24
                                                       lut11754_518
    SLICE_X47Y76.SR      net (fanout=2)        0.113   lut11754_518
    SLICE_X47Y76.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.702ns logic, 0.714ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X47Y76.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.433ns (data path)
  Source:               s_has_grain_B_13_C_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Data Path Delay:      1.433ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_C_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y74.AQ      Tcko                  0.198   s_has_grain_B_13_C_13
                                                       s_has_grain_B_13_C_13
    SLICE_X46Y74.D3      net (fanout=1)        0.157   s_has_grain_B_13_C_13
    SLICE_X46Y74.D       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut11753_517
    SLICE_X47Y75.C4      net (fanout=3)        0.383   lut11753_517
    SLICE_X47Y75.CMUX    Tilo                  0.203   s_has_grain_B_24_P_24
                                                       lut11756_519
    SLICE_X47Y76.CLK     net (fanout=2)        0.336   lut11756_519
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.557ns logic, 0.876ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X47Y76.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.482ns (data path)
  Source:               s_has_grain_B_13_P_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Data Path Delay:      1.482ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_P_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y75.AQ      Tcko                  0.234   s_has_grain_B_13_P_13
                                                       s_has_grain_B_13_P_13
    SLICE_X46Y74.D5      net (fanout=1)        0.170   s_has_grain_B_13_P_13
    SLICE_X46Y74.D       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut11753_517
    SLICE_X47Y75.C4      net (fanout=3)        0.383   lut11753_517
    SLICE_X47Y75.CMUX    Tilo                  0.203   s_has_grain_B_24_P_24
                                                       lut11756_519
    SLICE_X47Y76.CLK     net (fanout=2)        0.336   lut11756_519
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.593ns logic, 0.889ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X47Y76.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.531ns (data path)
  Source:               s_has_grain_B_13_LDC (LATCH)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Data Path Delay:      1.531ns (Levels of Logic = 2)
  Source Clock:         lut11756_519 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_LDC to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y76.AQ      Tcklo                 0.235   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    SLICE_X46Y74.D4      net (fanout=1)        0.218   s_has_grain_B_13_LDC
    SLICE_X46Y74.D       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut11753_517
    SLICE_X47Y75.C4      net (fanout=3)        0.383   lut11753_517
    SLICE_X47Y75.CMUX    Tilo                  0.203   s_has_grain_B_24_P_24
                                                       lut11756_519
    SLICE_X47Y76.CLK     net (fanout=2)        0.336   lut11756_519
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.594ns logic, 0.937ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_11_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_11_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.383ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X47Y52.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.383ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11781_524 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X46Y53.B2      net (fanout=215)      3.214   lut8949_0
    SLICE_X46Y53.B       Tilo                  0.203   led_duration_C<7>
                                                       lut11779_523
    SLICE_X47Y52.SR      net (fanout=2)        0.286   lut11779_523
    SLICE_X47Y52.CLK     Trck                  0.280   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.383ns (1.133ns logic, 7.250ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.539ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11781_524 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X46Y53.B2      net (fanout=215)      3.214   lut8949_0
    SLICE_X46Y53.B       Tilo                  0.203   led_duration_C<7>
                                                       lut11779_523
    SLICE_X47Y52.SR      net (fanout=2)        0.286   lut11779_523
    SLICE_X47Y52.CLK     Trck                  0.280   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.539ns (1.133ns logic, 6.406ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_11_C_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11781_524 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_11_C_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.391   s_has_grain_B_11_C_11
                                                       s_has_grain_B_11_C_11
    SLICE_X46Y53.A2      net (fanout=1)        1.029   s_has_grain_B_11_C_11
    SLICE_X46Y53.A       Tilo                  0.203   led_duration_C<7>
                                                       lut11778_522
    SLICE_X46Y53.B4      net (fanout=4)        0.400   lut11778_522
    SLICE_X46Y53.B       Tilo                  0.203   led_duration_C<7>
                                                       lut11779_523
    SLICE_X47Y52.SR      net (fanout=2)        0.286   lut11779_523
    SLICE_X47Y52.CLK     Trck                  0.280   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (1.077ns logic, 1.715ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X47Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.997ns (requirement - data path)
  Source:               s_has_grain_B_11_C_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.779ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_11_C_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y53.AQ      Tcko                  0.391   s_has_grain_B_11_C_11
                                                       s_has_grain_B_11_C_11
    SLICE_X46Y53.A2      net (fanout=1)        1.029   s_has_grain_B_11_C_11
    SLICE_X46Y53.A       Tilo                  0.203   led_duration_C<7>
                                                       lut11778_522
    SLICE_X46Y53.B4      net (fanout=4)        0.400   lut11778_522
    SLICE_X46Y53.BMUX    Tilo                  0.261   led_duration_C<7>
                                                       lut11781_524
    SLICE_X47Y52.CLK     net (fanout=2)        0.495   lut11781_524
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.855ns logic, 1.924ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.335ns (requirement - data path)
  Source:               s_has_grain_B_11_P_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.441ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_11_P_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.447   s_has_grain_B_11_P_11
                                                       s_has_grain_B_11_P_11
    SLICE_X46Y53.A1      net (fanout=1)        0.635   s_has_grain_B_11_P_11
    SLICE_X46Y53.A       Tilo                  0.203   led_duration_C<7>
                                                       lut11778_522
    SLICE_X46Y53.B4      net (fanout=4)        0.400   lut11778_522
    SLICE_X46Y53.BMUX    Tilo                  0.261   led_duration_C<7>
                                                       lut11781_524
    SLICE_X47Y52.CLK     net (fanout=2)        0.495   lut11781_524
    -------------------------------------------------  ---------------------------
    Total                                      2.441ns (0.911ns logic, 1.530ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.382ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.394ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y53.B3      net (fanout=1250)     1.191   i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y53.BMUX    Tilo                  0.261   led_duration_C<7>
                                                       lut11781_524
    SLICE_X47Y52.CLK     net (fanout=2)        0.495   lut11781_524
    -------------------------------------------------  ---------------------------
    Total                                      2.394ns (0.708ns logic, 1.686ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_11_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_11_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X47Y52.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.119ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11781_524 falling
  Destination Clock:    lut11781_524 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.AQ      Tcklo                 0.235   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X46Y53.A6      net (fanout=1)        0.113   s_has_grain_B_11_LDC
    SLICE_X46Y53.A       Tilo                  0.156   led_duration_C<7>
                                                       lut11778_522
    SLICE_X46Y53.B4      net (fanout=4)        0.190   lut11778_522
    SLICE_X46Y53.B       Tilo                  0.156   led_duration_C<7>
                                                       lut11779_523
    SLICE_X47Y52.SR      net (fanout=2)        0.114   lut11779_523
    SLICE_X47Y52.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.702ns logic, 0.417ns route)
                                                       (62.7% logic, 37.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11781_524 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y53.B3      net (fanout=1250)     0.704   i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y53.B       Tilo                  0.156   led_duration_C<7>
                                                       lut11779_523
    SLICE_X47Y52.SR      net (fanout=2)        0.114   lut11779_523
    SLICE_X47Y52.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.545ns logic, 0.818ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_11_P_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.366ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11781_524 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_P_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.234   s_has_grain_B_11_P_11
                                                       s_has_grain_B_11_P_11
    SLICE_X46Y53.A1      net (fanout=1)        0.361   s_has_grain_B_11_P_11
    SLICE_X46Y53.A       Tilo                  0.156   led_duration_C<7>
                                                       lut11778_522
    SLICE_X46Y53.B4      net (fanout=4)        0.190   lut11778_522
    SLICE_X46Y53.B       Tilo                  0.156   led_duration_C<7>
                                                       lut11779_523
    SLICE_X47Y52.SR      net (fanout=2)        0.114   lut11779_523
    SLICE_X47Y52.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.366ns (0.701ns logic, 0.665ns route)
                                                       (51.3% logic, 48.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X47Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.153ns (data path)
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.153ns (Levels of Logic = 2)
  Source Clock:         lut11781_524 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y52.AQ      Tcklo                 0.235   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X46Y53.A6      net (fanout=1)        0.113   s_has_grain_B_11_LDC
    SLICE_X46Y53.A       Tilo                  0.156   led_duration_C<7>
                                                       lut11778_522
    SLICE_X46Y53.B4      net (fanout=4)        0.190   lut11778_522
    SLICE_X46Y53.BMUX    Tilo                  0.191   led_duration_C<7>
                                                       lut11781_524
    SLICE_X47Y52.CLK     net (fanout=2)        0.268   lut11781_524
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.582ns logic, 0.571ns route)
                                                       (50.5% logic, 49.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X47Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.397ns (data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y53.B3      net (fanout=1250)     0.704   i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y53.BMUX    Tilo                  0.191   led_duration_C<7>
                                                       lut11781_524
    SLICE_X47Y52.CLK     net (fanout=2)        0.268   lut11781_524
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.425ns logic, 0.972ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X47Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.400ns (data path)
  Source:               s_has_grain_B_11_P_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.400ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_P_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y54.AQ      Tcko                  0.234   s_has_grain_B_11_P_11
                                                       s_has_grain_B_11_P_11
    SLICE_X46Y53.A1      net (fanout=1)        0.361   s_has_grain_B_11_P_11
    SLICE_X46Y53.A       Tilo                  0.156   led_duration_C<7>
                                                       lut11778_522
    SLICE_X46Y53.B4      net (fanout=4)        0.190   lut11778_522
    SLICE_X46Y53.BMUX    Tilo                  0.191   led_duration_C<7>
                                                       lut11781_524
    SLICE_X47Y52.CLK     net (fanout=2)        0.268   lut11781_524
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.581ns logic, 0.819ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_10_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_10_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.820ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X53Y61.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.820ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11794_527 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y60.A4      net (fanout=215)      2.172   lut8949_0
    SLICE_X51Y60.A       Tilo                  0.259   LED_duration_bckgnd<1>
                                                       lut11792_526
    SLICE_X53Y61.SR      net (fanout=2)        0.709   lut11792_526
    SLICE_X53Y61.CLK     Trck                  0.280   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.820ns (1.189ns logic, 6.631ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.976ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11794_527 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y60.A4      net (fanout=215)      2.172   lut8949_0
    SLICE_X51Y60.A       Tilo                  0.259   LED_duration_bckgnd<1>
                                                       lut11792_526
    SLICE_X53Y61.SR      net (fanout=2)        0.709   lut11792_526
    SLICE_X53Y61.CLK     Trck                  0.280   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (1.189ns logic, 5.787ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.355ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11794_527 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y60.A5      net (fanout=1250)     1.660   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y60.A       Tilo                  0.259   LED_duration_bckgnd<1>
                                                       lut11792_526
    SLICE_X53Y61.SR      net (fanout=2)        0.709   lut11792_526
    SLICE_X53Y61.CLK     Trck                  0.280   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (0.986ns logic, 2.369ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X53Y61.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.835ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.941ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y60.A5      net (fanout=1250)     1.660   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y60.AMUX    Tilo                  0.313   LED_duration_bckgnd<1>
                                                       lut11794_527
    SLICE_X53Y61.CLK     net (fanout=2)        0.521   lut11794_527
    -------------------------------------------------  ---------------------------
    Total                                      2.941ns (0.760ns logic, 2.181ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.895ns (requirement - data path)
  Source:               s_has_grain_B_10_LDC (LATCH)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.881ns (Levels of Logic = 2)
  Source Clock:         lut11794_527 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_10_LDC to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y61.AQ      Tcklo                 0.442   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    SLICE_X50Y60.D2      net (fanout=1)        0.840   s_has_grain_B_10_LDC
    SLICE_X50Y60.D       Tilo                  0.203   led_duration_D<1>
                                                       lut11791_525
    SLICE_X51Y60.A1      net (fanout=4)        0.562   lut11791_525
    SLICE_X51Y60.AMUX    Tilo                  0.313   LED_duration_bckgnd<1>
                                                       lut11794_527
    SLICE_X53Y61.CLK     net (fanout=2)        0.521   lut11794_527
    -------------------------------------------------  ---------------------------
    Total                                      2.881ns (0.958ns logic, 1.923ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.934ns (requirement - data path)
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.842ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.408   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X50Y60.D1      net (fanout=1)        0.835   s_has_grain_B_10_P_10
    SLICE_X50Y60.D       Tilo                  0.203   led_duration_D<1>
                                                       lut11791_525
    SLICE_X51Y60.A1      net (fanout=4)        0.562   lut11791_525
    SLICE_X51Y60.AMUX    Tilo                  0.313   LED_duration_bckgnd<1>
                                                       lut11794_527
    SLICE_X53Y61.CLK     net (fanout=2)        0.521   lut11794_527
    -------------------------------------------------  ---------------------------
    Total                                      2.842ns (0.924ns logic, 1.918ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_10_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_10_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X53Y61.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_C_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11794_527 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_C_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y63.AQ      Tcko                  0.200   s_has_grain_B_10_C_10
                                                       s_has_grain_B_10_C_10
    SLICE_X50Y60.D3      net (fanout=1)        0.402   s_has_grain_B_10_C_10
    SLICE_X50Y60.D       Tilo                  0.156   led_duration_D<1>
                                                       lut11791_525
    SLICE_X51Y60.A1      net (fanout=4)        0.325   lut11791_525
    SLICE_X51Y60.A       Tilo                  0.156   LED_duration_bckgnd<1>
                                                       lut11792_526
    SLICE_X53Y61.SR      net (fanout=2)        0.367   lut11792_526
    SLICE_X53Y61.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (0.667ns logic, 1.094ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.868ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11794_527 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.200   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X50Y60.D1      net (fanout=1)        0.509   s_has_grain_B_10_P_10
    SLICE_X50Y60.D       Tilo                  0.156   led_duration_D<1>
                                                       lut11791_525
    SLICE_X51Y60.A1      net (fanout=4)        0.325   lut11791_525
    SLICE_X51Y60.A       Tilo                  0.156   LED_duration_bckgnd<1>
                                                       lut11792_526
    SLICE_X53Y61.SR      net (fanout=2)        0.367   lut11792_526
    SLICE_X53Y61.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.868ns (0.667ns logic, 1.201ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_LDC (LATCH)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.924ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11794_527 falling
  Destination Clock:    lut11794_527 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_LDC to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y61.AQ      Tcklo                 0.235   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    SLICE_X50Y60.D2      net (fanout=1)        0.530   s_has_grain_B_10_LDC
    SLICE_X50Y60.D       Tilo                  0.156   led_duration_D<1>
                                                       lut11791_525
    SLICE_X51Y60.A1      net (fanout=4)        0.325   lut11791_525
    SLICE_X51Y60.A       Tilo                  0.156   LED_duration_bckgnd<1>
                                                       lut11792_526
    SLICE_X53Y61.SR      net (fanout=2)        0.367   lut11792_526
    SLICE_X53Y61.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.702ns logic, 1.222ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X53Y61.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.389ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.389ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.234   canincfifoline
                                                       canincfifoline
    SLICE_X51Y60.A2      net (fanout=80)       0.650   canincfifoline
    SLICE_X51Y60.AMUX    Tilo                  0.203   LED_duration_bckgnd<1>
                                                       lut11794_527
    SLICE_X53Y61.CLK     net (fanout=2)        0.302   lut11794_527
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.437ns logic, 0.952ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X53Y61.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.588ns (data path)
  Source:               s_has_grain_B_10_C_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.588ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_C_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y63.AQ      Tcko                  0.200   s_has_grain_B_10_C_10
                                                       s_has_grain_B_10_C_10
    SLICE_X50Y60.D3      net (fanout=1)        0.402   s_has_grain_B_10_C_10
    SLICE_X50Y60.D       Tilo                  0.156   led_duration_D<1>
                                                       lut11791_525
    SLICE_X51Y60.A1      net (fanout=4)        0.325   lut11791_525
    SLICE_X51Y60.AMUX    Tilo                  0.203   LED_duration_bckgnd<1>
                                                       lut11794_527
    SLICE_X53Y61.CLK     net (fanout=2)        0.302   lut11794_527
    -------------------------------------------------  ---------------------------
    Total                                      1.588ns (0.559ns logic, 1.029ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X53Y61.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.695ns (data path)
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.695ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y60.AQ      Tcko                  0.200   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X50Y60.D1      net (fanout=1)        0.509   s_has_grain_B_10_P_10
    SLICE_X50Y60.D       Tilo                  0.156   led_duration_D<1>
                                                       lut11791_525
    SLICE_X51Y60.A1      net (fanout=4)        0.325   lut11791_525
    SLICE_X51Y60.AMUX    Tilo                  0.203   LED_duration_bckgnd<1>
                                                       lut11794_527
    SLICE_X53Y61.CLK     net (fanout=2)        0.302   lut11794_527
    -------------------------------------------------  ---------------------------
    Total                                      1.695ns (0.559ns logic, 1.136ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_9_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_9_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.059ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X51Y57.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.059ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11807_530 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X50Y55.B1      net (fanout=215)      2.660   lut8949_0
    SLICE_X50Y55.B       Tilo                  0.203   s_has_grain_B_2_C_2
                                                       lut11805_529
    SLICE_X51Y57.SR      net (fanout=2)        0.516   lut11805_529
    SLICE_X51Y57.CLK     Trck                  0.280   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.059ns (1.133ns logic, 6.926ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.215ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11807_530 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X50Y55.B1      net (fanout=215)      2.660   lut8949_0
    SLICE_X50Y55.B       Tilo                  0.203   s_has_grain_B_2_C_2
                                                       lut11805_529
    SLICE_X51Y57.SR      net (fanout=2)        0.516   lut11805_529
    SLICE_X51Y57.CLK     Trck                  0.280   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (1.133ns logic, 6.082ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.152ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11807_530 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y55.B3      net (fanout=1250)     1.706   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y55.B       Tilo                  0.203   s_has_grain_B_2_C_2
                                                       lut11805_529
    SLICE_X51Y57.SR      net (fanout=2)        0.516   lut11805_529
    SLICE_X51Y57.CLK     Trck                  0.280   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (0.930ns logic, 2.222ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X51Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.858ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y55.B3      net (fanout=1250)     1.706   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y55.BMUX    Tilo                  0.261   s_has_grain_B_2_C_2
                                                       lut11807_530
    SLICE_X51Y57.CLK     net (fanout=2)        0.504   lut11807_530
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.708ns logic, 2.210ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.239ns (requirement - data path)
  Source:               s_has_grain_B_9_LDC (LATCH)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.537ns (Levels of Logic = 2)
  Source Clock:         lut11807_530 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.AQ      Tcklo                 0.442   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    SLICE_X50Y55.A2      net (fanout=1)        0.640   s_has_grain_B_9_LDC
    SLICE_X50Y55.A       Tilo                  0.203   s_has_grain_B_2_C_2
                                                       lut11804_528
    SLICE_X50Y55.B5      net (fanout=4)        0.487   lut11804_528
    SLICE_X50Y55.BMUX    Tilo                  0.261   s_has_grain_B_2_C_2
                                                       lut11807_530
    SLICE_X51Y57.CLK     net (fanout=2)        0.504   lut11807_530
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (0.906ns logic, 1.631ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.255ns (requirement - data path)
  Source:               s_has_grain_B_9_P_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.521ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_9_P_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.AQ      Tcko                  0.391   s_has_grain_B_9_P_9
                                                       s_has_grain_B_9_P_9
    SLICE_X50Y55.A6      net (fanout=1)        0.675   s_has_grain_B_9_P_9
    SLICE_X50Y55.A       Tilo                  0.203   s_has_grain_B_2_C_2
                                                       lut11804_528
    SLICE_X50Y55.B5      net (fanout=4)        0.487   lut11804_528
    SLICE_X50Y55.BMUX    Tilo                  0.261   s_has_grain_B_2_C_2
                                                       lut11807_530
    SLICE_X51Y57.CLK     net (fanout=2)        0.504   lut11807_530
    -------------------------------------------------  ---------------------------
    Total                                      2.521ns (0.855ns logic, 1.666ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_9_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_9_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X51Y57.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_C_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.430ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11807_530 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_C_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.AQ      Tcko                  0.198   s_has_grain_B_9_C_9
                                                       s_has_grain_B_9_C_9
    SLICE_X50Y55.A4      net (fanout=1)        0.202   s_has_grain_B_9_C_9
    SLICE_X50Y55.A       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut11804_528
    SLICE_X50Y55.B5      net (fanout=4)        0.268   lut11804_528
    SLICE_X50Y55.B       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut11805_529
    SLICE_X51Y57.SR      net (fanout=2)        0.295   lut11805_529
    SLICE_X51Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (0.665ns logic, 0.765ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_P_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.640ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11807_530 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_P_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y53.AQ      Tcko                  0.198   s_has_grain_B_9_P_9
                                                       s_has_grain_B_9_P_9
    SLICE_X50Y55.A6      net (fanout=1)        0.412   s_has_grain_B_9_P_9
    SLICE_X50Y55.A       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut11804_528
    SLICE_X50Y55.B5      net (fanout=4)        0.268   lut11804_528
    SLICE_X50Y55.B       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut11805_529
    SLICE_X51Y57.SR      net (fanout=2)        0.295   lut11805_529
    SLICE_X51Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.665ns logic, 0.975ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_LDC (LATCH)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.640ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11807_530 falling
  Destination Clock:    lut11807_530 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.AQ      Tcklo                 0.235   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    SLICE_X50Y55.A2      net (fanout=1)        0.375   s_has_grain_B_9_LDC
    SLICE_X50Y55.A       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut11804_528
    SLICE_X50Y55.B5      net (fanout=4)        0.268   lut11804_528
    SLICE_X50Y55.B       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut11805_529
    SLICE_X51Y57.SR      net (fanout=2)        0.295   lut11805_529
    SLICE_X51Y57.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.702ns logic, 0.938ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X51Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.942ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      0.942ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.234   canincfifoline
                                                       canincfifoline
    SLICE_X50Y55.B4      net (fanout=80)       0.267   canincfifoline
    SLICE_X50Y55.BMUX    Tilo                  0.191   s_has_grain_B_2_C_2
                                                       lut11807_530
    SLICE_X51Y57.CLK     net (fanout=2)        0.250   lut11807_530
    -------------------------------------------------  ---------------------------
    Total                                      0.942ns (0.425ns logic, 0.517ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X51Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.265ns (data path)
  Source:               s_has_grain_B_9_C_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      1.265ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_C_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y54.AQ      Tcko                  0.198   s_has_grain_B_9_C_9
                                                       s_has_grain_B_9_C_9
    SLICE_X50Y55.A4      net (fanout=1)        0.202   s_has_grain_B_9_C_9
    SLICE_X50Y55.A       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut11804_528
    SLICE_X50Y55.B5      net (fanout=4)        0.268   lut11804_528
    SLICE_X50Y55.BMUX    Tilo                  0.191   s_has_grain_B_2_C_2
                                                       lut11807_530
    SLICE_X51Y57.CLK     net (fanout=2)        0.250   lut11807_530
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.545ns logic, 0.720ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X51Y57.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.475ns (data path)
  Source:               s_has_grain_B_9_LDC (LATCH)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      1.475ns (Levels of Logic = 2)
  Source Clock:         lut11807_530 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.AQ      Tcklo                 0.235   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    SLICE_X50Y55.A2      net (fanout=1)        0.375   s_has_grain_B_9_LDC
    SLICE_X50Y55.A       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut11804_528
    SLICE_X50Y55.B5      net (fanout=4)        0.268   lut11804_528
    SLICE_X50Y55.BMUX    Tilo                  0.191   s_has_grain_B_2_C_2
                                                       lut11807_530
    SLICE_X51Y57.CLK     net (fanout=2)        0.250   lut11807_530
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.582ns logic, 0.893ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_8_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_8_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.197ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y52.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.197ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11820_533 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X50Y52.B2      net (fanout=215)      3.012   lut8949_0
    SLICE_X50Y52.B       Tilo                  0.203   s_has_grain_B_8_C_8
                                                       lut11818_532
    SLICE_X51Y52.SR      net (fanout=2)        0.302   lut11818_532
    SLICE_X51Y52.CLK     Trck                  0.280   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.197ns (1.133ns logic, 7.064ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.353ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11820_533 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X50Y52.B2      net (fanout=215)      3.012   lut8949_0
    SLICE_X50Y52.B       Tilo                  0.203   s_has_grain_B_8_C_8
                                                       lut11818_532
    SLICE_X51Y52.SR      net (fanout=2)        0.302   lut11818_532
    SLICE_X51Y52.CLK     Trck                  0.280   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.353ns (1.133ns logic, 6.220ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11820_533 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y52.B4      net (fanout=1250)     1.746   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y52.B       Tilo                  0.203   s_has_grain_B_8_C_8
                                                       lut11818_532
    SLICE_X51Y52.SR      net (fanout=2)        0.302   lut11818_532
    SLICE_X51Y52.CLK     Trck                  0.280   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (0.930ns logic, 2.048ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.820ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.956ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y52.B4      net (fanout=1250)     1.746   i_MAIN_RESET/s_main_reset_1
    SLICE_X50Y52.BMUX    Tilo                  0.261   s_has_grain_B_8_C_8
                                                       lut11820_533
    SLICE_X51Y52.CLK     net (fanout=2)        0.502   lut11820_533
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.708ns logic, 2.248ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.855ns (requirement - data path)
  Source:               s_has_grain_B_8_LDC (LATCH)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Source Clock:         lut11820_533 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_8_LDC to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcklo                 0.442   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    SLICE_X50Y52.A2      net (fanout=1)        1.029   s_has_grain_B_8_LDC
    SLICE_X50Y52.A       Tilo                  0.203   s_has_grain_B_8_C_8
                                                       lut11817_531
    SLICE_X50Y52.B5      net (fanout=4)        0.484   lut11817_531
    SLICE_X50Y52.BMUX    Tilo                  0.261   s_has_grain_B_8_C_8
                                                       lut11820_533
    SLICE_X51Y52.CLK     net (fanout=2)        0.502   lut11820_533
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.906ns logic, 2.015ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.300ns (requirement - data path)
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.476ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X50Y52.A1      net (fanout=1)        0.635   s_has_grain_B_8_P_8
    SLICE_X50Y52.A       Tilo                  0.203   s_has_grain_B_8_C_8
                                                       lut11817_531
    SLICE_X50Y52.B5      net (fanout=4)        0.484   lut11817_531
    SLICE_X50Y52.BMUX    Tilo                  0.261   s_has_grain_B_8_C_8
                                                       lut11820_533
    SLICE_X51Y52.CLK     net (fanout=2)        0.502   lut11820_533
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (0.855ns logic, 1.621ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_8_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_8_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y52.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_C_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11820_533 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_C_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.AQ      Tcko                  0.234   s_has_grain_B_8_C_8
                                                       s_has_grain_B_8_C_8
    SLICE_X50Y52.A6      net (fanout=1)        0.017   s_has_grain_B_8_C_8
    SLICE_X50Y52.A       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut11817_531
    SLICE_X50Y52.B5      net (fanout=4)        0.265   lut11817_531
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut11818_532
    SLICE_X51Y52.SR      net (fanout=2)        0.157   lut11818_532
    SLICE_X51Y52.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.701ns logic, 0.439ns route)
                                                       (61.5% logic, 38.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.448ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11820_533 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.198   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X50Y52.A1      net (fanout=1)        0.361   s_has_grain_B_8_P_8
    SLICE_X50Y52.A       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut11817_531
    SLICE_X50Y52.B5      net (fanout=4)        0.265   lut11817_531
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut11818_532
    SLICE_X51Y52.SR      net (fanout=2)        0.157   lut11818_532
    SLICE_X51Y52.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.448ns (0.665ns logic, 0.783ns route)
                                                       (45.9% logic, 54.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_LDC (LATCH)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.712ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11820_533 falling
  Destination Clock:    lut11820_533 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_LDC to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y52.AQ      Tcklo                 0.235   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    SLICE_X50Y52.A2      net (fanout=1)        0.588   s_has_grain_B_8_LDC
    SLICE_X50Y52.A       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut11817_531
    SLICE_X50Y52.B5      net (fanout=4)        0.265   lut11817_531
    SLICE_X50Y52.B       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut11818_532
    SLICE_X51Y52.SR      net (fanout=2)        0.157   lut11818_532
    SLICE_X51Y52.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.712ns (0.702ns logic, 1.010ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.105ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      1.105ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.234   canincfifoline
                                                       canincfifoline
    SLICE_X50Y52.B1      net (fanout=80)       0.379   canincfifoline
    SLICE_X50Y52.BMUX    Tilo                  0.191   s_has_grain_B_8_C_8
                                                       lut11820_533
    SLICE_X51Y52.CLK     net (fanout=2)        0.301   lut11820_533
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.425ns logic, 0.680ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.164ns (data path)
  Source:               s_has_grain_B_8_C_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      1.164ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_C_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y52.AQ      Tcko                  0.234   s_has_grain_B_8_C_8
                                                       s_has_grain_B_8_C_8
    SLICE_X50Y52.A6      net (fanout=1)        0.017   s_has_grain_B_8_C_8
    SLICE_X50Y52.A       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut11817_531
    SLICE_X50Y52.B5      net (fanout=4)        0.265   lut11817_531
    SLICE_X50Y52.BMUX    Tilo                  0.191   s_has_grain_B_8_C_8
                                                       lut11820_533
    SLICE_X51Y52.CLK     net (fanout=2)        0.301   lut11820_533
    -------------------------------------------------  ---------------------------
    Total                                      1.164ns (0.581ns logic, 0.583ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X51Y52.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.472ns (data path)
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      1.472ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.198   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X50Y52.A1      net (fanout=1)        0.361   s_has_grain_B_8_P_8
    SLICE_X50Y52.A       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut11817_531
    SLICE_X50Y52.B5      net (fanout=4)        0.265   lut11817_531
    SLICE_X50Y52.BMUX    Tilo                  0.191   s_has_grain_B_8_C_8
                                                       lut11820_533
    SLICE_X51Y52.CLK     net (fanout=2)        0.301   lut11820_533
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.545ns logic, 0.927ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_7_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_7_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.733ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X43Y46.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.733ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11833_536 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X45Y46.A3      net (fanout=215)      3.301   lut8949_0
    SLICE_X45Y46.A       Tilo                  0.259   s_has_grain_B_7_C_7
                                                       lut11831_535
    SLICE_X43Y46.SR      net (fanout=2)        0.493   lut11831_535
    SLICE_X43Y46.CLK     Trck                  0.280   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.733ns (1.189ns logic, 7.544ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11833_536 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X45Y46.A3      net (fanout=215)      3.301   lut8949_0
    SLICE_X45Y46.A       Tilo                  0.259   s_has_grain_B_7_C_7
                                                       lut11831_535
    SLICE_X43Y46.SR      net (fanout=2)        0.493   lut11831_535
    SLICE_X43Y46.CLK     Trck                  0.280   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.889ns (1.189ns logic, 6.700ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.950ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11833_536 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.AQ      Tcko                  0.391   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X47Y46.B4      net (fanout=1)        0.733   s_has_grain_B_7_C_7
    SLICE_X47Y46.B       Tilo                  0.259   s_bckgnd_gain_data_in<0>
                                                       lut11830_534
    SLICE_X45Y46.A4      net (fanout=4)        0.535   lut11830_534
    SLICE_X45Y46.A       Tilo                  0.259   s_has_grain_B_7_C_7
                                                       lut11831_535
    SLICE_X43Y46.SR      net (fanout=2)        0.493   lut11831_535
    SLICE_X43Y46.CLK     Trck                  0.280   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.950ns (1.189ns logic, 1.761ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X43Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.831ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.945ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X45Y46.A2      net (fanout=80)       1.689   canincfifoline
    SLICE_X45Y46.AMUX    Tilo                  0.313   s_has_grain_B_7_C_7
                                                       lut11833_536
    SLICE_X43Y46.CLK     net (fanout=2)        0.496   lut11833_536
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.760ns logic, 2.185ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.049ns (requirement - data path)
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.727ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.AQ      Tcko                  0.391   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X47Y46.B4      net (fanout=1)        0.733   s_has_grain_B_7_C_7
    SLICE_X47Y46.B       Tilo                  0.259   s_bckgnd_gain_data_in<0>
                                                       lut11830_534
    SLICE_X45Y46.A4      net (fanout=4)        0.535   lut11830_534
    SLICE_X45Y46.AMUX    Tilo                  0.313   s_has_grain_B_7_C_7
                                                       lut11833_536
    SLICE_X43Y46.CLK     net (fanout=2)        0.496   lut11833_536
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.963ns logic, 1.764ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.054ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.722ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y46.A5      net (fanout=1250)     1.466   i_MAIN_RESET/s_main_reset_1
    SLICE_X45Y46.AMUX    Tilo                  0.313   s_has_grain_B_7_C_7
                                                       lut11833_536
    SLICE_X43Y46.CLK     net (fanout=2)        0.496   lut11833_536
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.760ns logic, 1.962ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_7_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_7_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X43Y46.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.562ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11833_536 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.AQ      Tcko                  0.198   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X47Y46.B4      net (fanout=1)        0.352   s_has_grain_B_7_C_7
    SLICE_X47Y46.B       Tilo                  0.156   s_bckgnd_gain_data_in<0>
                                                       lut11830_534
    SLICE_X45Y46.A4      net (fanout=4)        0.276   lut11830_534
    SLICE_X45Y46.A       Tilo                  0.156   s_has_grain_B_7_C_7
                                                       lut11831_535
    SLICE_X43Y46.SR      net (fanout=2)        0.269   lut11831_535
    SLICE_X43Y46.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.562ns (0.665ns logic, 0.897ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_7_LDC (LATCH)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11833_536 falling
  Destination Clock:    lut11833_536 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_LDC to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y46.AQ      Tcklo                 0.235   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    SLICE_X47Y46.B5      net (fanout=1)        0.367   s_has_grain_B_7_LDC
    SLICE_X47Y46.B       Tilo                  0.156   s_bckgnd_gain_data_in<0>
                                                       lut11830_534
    SLICE_X45Y46.A4      net (fanout=4)        0.276   lut11830_534
    SLICE_X45Y46.A       Tilo                  0.156   s_has_grain_B_7_C_7
                                                       lut11831_535
    SLICE_X43Y46.SR      net (fanout=2)        0.269   lut11831_535
    SLICE_X43Y46.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.702ns logic, 0.912ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_7_P_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11833_536 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_P_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.AQ      Tcko                  0.200   s_has_grain_B_7_P_7
                                                       s_has_grain_B_7_P_7
    SLICE_X47Y46.B1      net (fanout=1)        0.414   s_has_grain_B_7_P_7
    SLICE_X47Y46.B       Tilo                  0.156   s_bckgnd_gain_data_in<0>
                                                       lut11830_534
    SLICE_X45Y46.A4      net (fanout=4)        0.276   lut11830_534
    SLICE_X45Y46.A       Tilo                  0.156   s_has_grain_B_7_C_7
                                                       lut11831_535
    SLICE_X43Y46.SR      net (fanout=2)        0.269   lut11831_535
    SLICE_X43Y46.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (0.667ns logic, 0.959ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X43Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.459ns (data path)
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.459ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y46.AQ      Tcko                  0.198   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X47Y46.B4      net (fanout=1)        0.352   s_has_grain_B_7_C_7
    SLICE_X47Y46.B       Tilo                  0.156   s_bckgnd_gain_data_in<0>
                                                       lut11830_534
    SLICE_X45Y46.A4      net (fanout=4)        0.276   lut11830_534
    SLICE_X45Y46.AMUX    Tilo                  0.203   s_has_grain_B_7_C_7
                                                       lut11833_536
    SLICE_X43Y46.CLK     net (fanout=2)        0.274   lut11833_536
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.557ns logic, 0.902ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X43Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               s_has_grain_B_7_LDC (LATCH)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.511ns (Levels of Logic = 2)
  Source Clock:         lut11833_536 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_LDC to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y46.AQ      Tcklo                 0.235   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    SLICE_X47Y46.B5      net (fanout=1)        0.367   s_has_grain_B_7_LDC
    SLICE_X47Y46.B       Tilo                  0.156   s_bckgnd_gain_data_in<0>
                                                       lut11830_534
    SLICE_X45Y46.A4      net (fanout=4)        0.276   lut11830_534
    SLICE_X45Y46.AMUX    Tilo                  0.203   s_has_grain_B_7_C_7
                                                       lut11833_536
    SLICE_X43Y46.CLK     net (fanout=2)        0.274   lut11833_536
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.594ns logic, 0.917ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X43Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.523ns (data path)
  Source:               s_has_grain_B_7_P_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.523ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_P_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y46.AQ      Tcko                  0.200   s_has_grain_B_7_P_7
                                                       s_has_grain_B_7_P_7
    SLICE_X47Y46.B1      net (fanout=1)        0.414   s_has_grain_B_7_P_7
    SLICE_X47Y46.B       Tilo                  0.156   s_bckgnd_gain_data_in<0>
                                                       lut11830_534
    SLICE_X45Y46.A4      net (fanout=4)        0.276   lut11830_534
    SLICE_X45Y46.AMUX    Tilo                  0.203   s_has_grain_B_7_C_7
                                                       lut11833_536
    SLICE_X43Y46.CLK     net (fanout=2)        0.274   lut11833_536
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.559ns logic, 0.964ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_6_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.287ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X48Y56.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.287ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11846_539 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X46Y56.A2      net (fanout=215)      2.961   lut8949_0
    SLICE_X46Y56.A       Tilo                  0.203   ilum<0>
                                                       lut11844_538
    SLICE_X48Y56.SR      net (fanout=2)        0.493   lut11844_538
    SLICE_X48Y56.CLK     Trck                  0.230   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.287ns (1.083ns logic, 7.204ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.443ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11846_539 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X46Y56.A2      net (fanout=215)      2.961   lut8949_0
    SLICE_X46Y56.A       Tilo                  0.203   ilum<0>
                                                       lut11844_538
    SLICE_X48Y56.SR      net (fanout=2)        0.493   lut11844_538
    SLICE_X48Y56.CLK     Trck                  0.230   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (1.083ns logic, 6.360ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.769ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11846_539 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.BQ      Tcko                  0.391   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X46Y55.B2      net (fanout=1)        0.826   s_has_grain_B_6_P_6
    SLICE_X46Y55.B       Tilo                  0.203   LED_duration_6_BRB2
                                                       lut11843_537
    SLICE_X46Y56.A5      net (fanout=4)        0.423   lut11843_537
    SLICE_X46Y56.A       Tilo                  0.203   ilum<0>
                                                       lut11844_538
    SLICE_X48Y56.SR      net (fanout=2)        0.493   lut11844_538
    SLICE_X48Y56.CLK     Trck                  0.230   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (1.027ns logic, 1.742ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X48Y56.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  15.157ns (requirement - data path)
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.619ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.BQ      Tcko                  0.391   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X46Y55.B2      net (fanout=1)        0.826   s_has_grain_B_6_P_6
    SLICE_X46Y55.B       Tilo                  0.203   LED_duration_6_BRB2
                                                       lut11843_537
    SLICE_X46Y56.A5      net (fanout=4)        0.423   lut11843_537
    SLICE_X46Y56.AMUX    Tilo                  0.261   ilum<0>
                                                       lut11846_539
    SLICE_X48Y56.CLK     net (fanout=2)        0.515   lut11846_539
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.855ns logic, 1.764ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.182ns (requirement - data path)
  Source:               s_has_grain_B_6_LDC (LATCH)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.594ns (Levels of Logic = 2)
  Source Clock:         lut11846_539 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_6_LDC to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y56.AQ      Tcklo                 0.426   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    SLICE_X46Y55.B3      net (fanout=1)        0.766   s_has_grain_B_6_LDC
    SLICE_X46Y55.B       Tilo                  0.203   LED_duration_6_BRB2
                                                       lut11843_537
    SLICE_X46Y56.A5      net (fanout=4)        0.423   lut11843_537
    SLICE_X46Y56.AMUX    Tilo                  0.261   ilum<0>
                                                       lut11846_539
    SLICE_X48Y56.CLK     net (fanout=2)        0.515   lut11846_539
    -------------------------------------------------  ---------------------------
    Total                                      2.594ns (0.890ns logic, 1.704ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.319ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X46Y56.A1      net (fanout=80)       1.234   canincfifoline
    SLICE_X46Y56.AMUX    Tilo                  0.261   ilum<0>
                                                       lut11846_539
    SLICE_X48Y56.CLK     net (fanout=2)        0.515   lut11846_539
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.708ns logic, 1.749ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_6_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_6_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X48Y56.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.225ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_6_C_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.225ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11846_539 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_C_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.198   s_has_grain_B_6_C_6
                                                       s_has_grain_B_6_C_6
    SLICE_X46Y55.B6      net (fanout=1)        0.140   s_has_grain_B_6_C_6
    SLICE_X46Y55.B       Tilo                  0.156   LED_duration_6_BRB2
                                                       lut11843_537
    SLICE_X46Y56.A5      net (fanout=4)        0.199   lut11843_537
    SLICE_X46Y56.A       Tilo                  0.156   ilum<0>
                                                       lut11844_538
    SLICE_X48Y56.SR      net (fanout=2)        0.269   lut11844_538
    SLICE_X48Y56.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.617ns logic, 0.608ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11846_539 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y56.A4      net (fanout=1250)     0.613   i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y56.A       Tilo                  0.156   ilum<0>
                                                       lut11844_538
    SLICE_X48Y56.SR      net (fanout=2)        0.269   lut11844_538
    SLICE_X48Y56.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.497ns logic, 0.882ns route)
                                                       (36.0% logic, 64.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.540ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11846_539 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.BQ      Tcko                  0.198   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X46Y55.B2      net (fanout=1)        0.455   s_has_grain_B_6_P_6
    SLICE_X46Y55.B       Tilo                  0.156   LED_duration_6_BRB2
                                                       lut11843_537
    SLICE_X46Y56.A5      net (fanout=4)        0.199   lut11843_537
    SLICE_X46Y56.A       Tilo                  0.156   ilum<0>
                                                       lut11844_538
    SLICE_X48Y56.SR      net (fanout=2)        0.269   lut11844_538
    SLICE_X48Y56.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.617ns logic, 0.923ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X48Y56.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.157ns (data path)
  Source:               s_has_grain_B_6_C_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.157ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_C_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y56.AQ      Tcko                  0.198   s_has_grain_B_6_C_6
                                                       s_has_grain_B_6_C_6
    SLICE_X46Y55.B6      net (fanout=1)        0.140   s_has_grain_B_6_C_6
    SLICE_X46Y55.B       Tilo                  0.156   LED_duration_6_BRB2
                                                       lut11843_537
    SLICE_X46Y56.A5      net (fanout=4)        0.199   lut11843_537
    SLICE_X46Y56.AMUX    Tilo                  0.191   ilum<0>
                                                       lut11846_539
    SLICE_X48Y56.CLK     net (fanout=2)        0.273   lut11846_539
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.545ns logic, 0.612ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X48Y56.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.311ns (data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y56.A4      net (fanout=1250)     0.613   i_MAIN_RESET/s_main_reset_1
    SLICE_X46Y56.AMUX    Tilo                  0.191   ilum<0>
                                                       lut11846_539
    SLICE_X48Y56.CLK     net (fanout=2)        0.273   lut11846_539
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.425ns logic, 0.886ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X48Y56.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.472ns (data path)
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.472ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y56.BQ      Tcko                  0.198   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X46Y55.B2      net (fanout=1)        0.455   s_has_grain_B_6_P_6
    SLICE_X46Y55.B       Tilo                  0.156   LED_duration_6_BRB2
                                                       lut11843_537
    SLICE_X46Y56.A5      net (fanout=4)        0.199   lut11843_537
    SLICE_X46Y56.AMUX    Tilo                  0.191   ilum<0>
                                                       lut11846_539
    SLICE_X48Y56.CLK     net (fanout=2)        0.273   lut11846_539
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.545ns logic, 0.927ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_5_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.556ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X43Y39.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.556ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11859_542 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X42Y41.A1      net (fanout=215)      4.169   lut8949_0
    SLICE_X42Y41.A       Tilo                  0.203   ggain_imageB_7
                                                       lut11857_541
    SLICE_X43Y39.SR      net (fanout=2)        0.504   lut11857_541
    SLICE_X43Y39.CLK     Trck                  0.280   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.556ns (1.133ns logic, 8.423ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.712ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11859_542 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X42Y41.A1      net (fanout=215)      4.169   lut8949_0
    SLICE_X42Y41.A       Tilo                  0.203   ggain_imageB_7
                                                       lut11857_541
    SLICE_X43Y39.SR      net (fanout=2)        0.504   lut11857_541
    SLICE_X43Y39.CLK     Trck                  0.280   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.712ns (1.133ns logic, 7.579ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11859_542 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X42Y41.A4      net (fanout=1250)     1.733   i_MAIN_RESET/s_main_reset_1
    SLICE_X42Y41.A       Tilo                  0.203   ggain_imageB_7
                                                       lut11857_541
    SLICE_X43Y39.SR      net (fanout=2)        0.504   lut11857_541
    SLICE_X43Y39.CLK     Trck                  0.280   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.167ns (0.930ns logic, 2.237ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X43Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.637ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.139ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X42Y41.A3      net (fanout=80)       2.867   canincfifoline
    SLICE_X42Y41.AMUX    Tilo                  0.261   ggain_imageB_7
                                                       lut11859_542
    SLICE_X43Y39.CLK     net (fanout=2)        0.564   lut11859_542
    -------------------------------------------------  ---------------------------
    Total                                      4.139ns (0.708ns logic, 3.431ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.771ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.005ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X42Y41.A4      net (fanout=1250)     1.733   i_MAIN_RESET/s_main_reset_1
    SLICE_X42Y41.AMUX    Tilo                  0.261   ggain_imageB_7
                                                       lut11859_542
    SLICE_X43Y39.CLK     net (fanout=2)        0.564   lut11859_542
    -------------------------------------------------  ---------------------------
    Total                                      3.005ns (0.708ns logic, 2.297ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.319ns (requirement - data path)
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.457ns (Levels of Logic = 2)
  Source Clock:         lut11859_542 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.AQ      Tcklo                 0.442   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X42Y40.B3      net (fanout=1)        0.583   s_has_grain_B_5_LDC
    SLICE_X42Y40.B       Tilo                  0.203   s_has_grain_B_5_C_5
                                                       lut11856_540
    SLICE_X42Y41.A5      net (fanout=4)        0.404   lut11856_540
    SLICE_X42Y41.AMUX    Tilo                  0.261   ggain_imageB_7
                                                       lut11859_542
    SLICE_X43Y39.CLK     net (fanout=2)        0.564   lut11859_542
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.906ns logic, 1.551ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_5_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_5_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X43Y39.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_5_P_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.130ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11859_542 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_P_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.AQ      Tcko                  0.198   s_has_grain_B_5_P_5
                                                       s_has_grain_B_5_P_5
    SLICE_X42Y40.B6      net (fanout=1)        0.017   s_has_grain_B_5_P_5
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut11856_540
    SLICE_X42Y41.A5      net (fanout=4)        0.180   lut11856_540
    SLICE_X42Y41.A       Tilo                  0.156   ggain_imageB_7
                                                       lut11857_541
    SLICE_X43Y39.SR      net (fanout=2)        0.268   lut11857_541
    SLICE_X43Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.665ns logic, 0.465ns route)
                                                       (58.8% logic, 41.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_5_C_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11859_542 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_C_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.AQ      Tcko                  0.234   s_has_grain_B_5_C_5
                                                       s_has_grain_B_5_C_5
    SLICE_X42Y40.B2      net (fanout=1)        0.225   s_has_grain_B_5_C_5
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut11856_540
    SLICE_X42Y41.A5      net (fanout=4)        0.180   lut11856_540
    SLICE_X42Y41.A       Tilo                  0.156   ggain_imageB_7
                                                       lut11857_541
    SLICE_X43Y39.SR      net (fanout=2)        0.268   lut11857_541
    SLICE_X43Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.701ns logic, 0.673ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.473ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11859_542 falling
  Destination Clock:    lut11859_542 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.AQ      Tcklo                 0.235   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X42Y40.B3      net (fanout=1)        0.323   s_has_grain_B_5_LDC
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut11856_540
    SLICE_X42Y41.A5      net (fanout=4)        0.180   lut11856_540
    SLICE_X42Y41.A       Tilo                  0.156   ggain_imageB_7
                                                       lut11857_541
    SLICE_X43Y39.SR      net (fanout=2)        0.268   lut11857_541
    SLICE_X43Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.702ns logic, 0.771ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X43Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.067ns (data path)
  Source:               s_has_grain_B_5_P_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.067ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_P_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.AQ      Tcko                  0.198   s_has_grain_B_5_P_5
                                                       s_has_grain_B_5_P_5
    SLICE_X42Y40.B6      net (fanout=1)        0.017   s_has_grain_B_5_P_5
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut11856_540
    SLICE_X42Y41.A5      net (fanout=4)        0.180   lut11856_540
    SLICE_X42Y41.AMUX    Tilo                  0.191   ggain_imageB_7
                                                       lut11859_542
    SLICE_X43Y39.CLK     net (fanout=2)        0.325   lut11859_542
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.545ns logic, 0.522ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X43Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.311ns (data path)
  Source:               s_has_grain_B_5_C_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.311ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_C_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.AQ      Tcko                  0.234   s_has_grain_B_5_C_5
                                                       s_has_grain_B_5_C_5
    SLICE_X42Y40.B2      net (fanout=1)        0.225   s_has_grain_B_5_C_5
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut11856_540
    SLICE_X42Y41.A5      net (fanout=4)        0.180   lut11856_540
    SLICE_X42Y41.AMUX    Tilo                  0.191   ggain_imageB_7
                                                       lut11859_542
    SLICE_X43Y39.CLK     net (fanout=2)        0.325   lut11859_542
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.581ns logic, 0.730ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X43Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.410ns (data path)
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.410ns (Levels of Logic = 2)
  Source Clock:         lut11859_542 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.AQ      Tcklo                 0.235   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X42Y40.B3      net (fanout=1)        0.323   s_has_grain_B_5_LDC
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut11856_540
    SLICE_X42Y41.A5      net (fanout=4)        0.180   lut11856_540
    SLICE_X42Y41.AMUX    Tilo                  0.191   ggain_imageB_7
                                                       lut11859_542
    SLICE_X43Y39.CLK     net (fanout=2)        0.325   lut11859_542
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.582ns logic, 0.828ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_4_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.174ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X38Y51.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11872_545 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X40Y51.B3      net (fanout=215)      3.040   lut8949_0
    SLICE_X40Y51.B       Tilo                  0.205   clkxx
                                                       lut11870_544
    SLICE_X38Y51.SR      net (fanout=2)        0.314   lut11870_544
    SLICE_X38Y51.CLK     Trck                  0.215   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.174ns (1.070ns logic, 7.104ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.330ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11872_545 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X40Y51.B3      net (fanout=215)      3.040   lut8949_0
    SLICE_X40Y51.B       Tilo                  0.205   clkxx
                                                       lut11870_544
    SLICE_X38Y51.SR      net (fanout=2)        0.314   lut11870_544
    SLICE_X38Y51.CLK     Trck                  0.215   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.330ns (1.070ns logic, 6.260ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_4_LDC (LATCH)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.897ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut11872_545 falling
  Destination Clock:    lut11872_545 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_4_LDC to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y51.AQ      Tcklo                 0.498   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    SLICE_X40Y51.A1      net (fanout=1)        0.637   s_has_grain_B_4_LDC
    SLICE_X40Y51.A       Tilo                  0.205   clkxx
                                                       lut11869_543
    SLICE_X40Y51.B1      net (fanout=4)        0.823   lut11869_543
    SLICE_X40Y51.B       Tilo                  0.205   clkxx
                                                       lut11870_544
    SLICE_X38Y51.SR      net (fanout=2)        0.314   lut11870_544
    SLICE_X38Y51.CLK     Trck                  0.215   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (1.123ns logic, 1.774ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X38Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.841ns (requirement - data path)
  Source:               s_has_grain_B_4_LDC (LATCH)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.935ns (Levels of Logic = 2)
  Source Clock:         lut11872_545 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_4_LDC to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y51.AQ      Tcklo                 0.498   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    SLICE_X40Y51.A1      net (fanout=1)        0.637   s_has_grain_B_4_LDC
    SLICE_X40Y51.A       Tilo                  0.205   clkxx
                                                       lut11869_543
    SLICE_X40Y51.B1      net (fanout=4)        0.823   lut11869_543
    SLICE_X40Y51.BMUX    Tilo                  0.251   clkxx
                                                       lut11872_545
    SLICE_X38Y51.CLK     net (fanout=2)        0.521   lut11872_545
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (0.954ns logic, 1.981ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.017ns (requirement - data path)
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.759ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.AQ      Tcko                  0.391   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X40Y51.A2      net (fanout=1)        0.568   s_has_grain_B_4_P_4
    SLICE_X40Y51.A       Tilo                  0.205   clkxx
                                                       lut11869_543
    SLICE_X40Y51.B1      net (fanout=4)        0.823   lut11869_543
    SLICE_X40Y51.BMUX    Tilo                  0.251   clkxx
                                                       lut11872_545
    SLICE_X38Y51.CLK     net (fanout=2)        0.521   lut11872_545
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (0.847ns logic, 1.912ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.188ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.588ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X40Y51.B4      net (fanout=80)       1.369   canincfifoline
    SLICE_X40Y51.BMUX    Tilo                  0.251   clkxx
                                                       lut11872_545
    SLICE_X38Y51.CLK     net (fanout=2)        0.521   lut11872_545
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.698ns logic, 1.890ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_4_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_4_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X38Y51.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_4_C_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.200ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11872_545 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_C_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.AQ      Tcko                  0.200   s_has_grain_B_4_C_4
                                                       s_has_grain_B_4_C_4
    SLICE_X40Y51.A6      net (fanout=1)        0.130   s_has_grain_B_4_C_4
    SLICE_X40Y51.A       Tilo                  0.142   clkxx
                                                       lut11869_543
    SLICE_X40Y51.B1      net (fanout=4)        0.374   lut11869_543
    SLICE_X40Y51.B       Tilo                  0.142   clkxx
                                                       lut11870_544
    SLICE_X38Y51.SR      net (fanout=2)        0.127   lut11870_544
    SLICE_X38Y51.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.569ns logic, 0.631ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.202ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11872_545 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X40Y51.B5      net (fanout=1250)     0.614   i_MAIN_RESET/s_main_reset_1
    SLICE_X40Y51.B       Tilo                  0.142   clkxx
                                                       lut11870_544
    SLICE_X38Y51.SR      net (fanout=2)        0.127   lut11870_544
    SLICE_X38Y51.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.202ns (0.461ns logic, 0.741ns route)
                                                       (38.4% logic, 61.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.436ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11872_545 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.AQ      Tcko                  0.198   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X40Y51.A2      net (fanout=1)        0.368   s_has_grain_B_4_P_4
    SLICE_X40Y51.A       Tilo                  0.142   clkxx
                                                       lut11869_543
    SLICE_X40Y51.B1      net (fanout=4)        0.374   lut11869_543
    SLICE_X40Y51.B       Tilo                  0.142   clkxx
                                                       lut11870_544
    SLICE_X38Y51.SR      net (fanout=2)        0.127   lut11870_544
    SLICE_X38Y51.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.436ns (0.567ns logic, 0.869ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X38Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.308ns (data path)
  Source:               s_has_grain_B_4_C_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.308ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_C_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y53.AQ      Tcko                  0.200   s_has_grain_B_4_C_4
                                                       s_has_grain_B_4_C_4
    SLICE_X40Y51.A6      net (fanout=1)        0.130   s_has_grain_B_4_C_4
    SLICE_X40Y51.A       Tilo                  0.142   clkxx
                                                       lut11869_543
    SLICE_X40Y51.B1      net (fanout=4)        0.374   lut11869_543
    SLICE_X40Y51.BMUX    Tilo                  0.183   clkxx
                                                       lut11872_545
    SLICE_X38Y51.CLK     net (fanout=2)        0.279   lut11872_545
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.525ns logic, 0.783ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X38Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.310ns (data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X40Y51.B5      net (fanout=1250)     0.614   i_MAIN_RESET/s_main_reset_1
    SLICE_X40Y51.BMUX    Tilo                  0.183   clkxx
                                                       lut11872_545
    SLICE_X38Y51.CLK     net (fanout=2)        0.279   lut11872_545
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.417ns logic, 0.893ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X38Y51.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.544ns (data path)
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.544ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y51.AQ      Tcko                  0.198   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X40Y51.A2      net (fanout=1)        0.368   s_has_grain_B_4_P_4
    SLICE_X40Y51.A       Tilo                  0.142   clkxx
                                                       lut11869_543
    SLICE_X40Y51.B1      net (fanout=4)        0.374   lut11869_543
    SLICE_X40Y51.BMUX    Tilo                  0.183   clkxx
                                                       lut11872_545
    SLICE_X38Y51.CLK     net (fanout=2)        0.279   lut11872_545
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.523ns logic, 1.021ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_3_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.528ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X52Y48.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.528ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11885_548 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X53Y48.B5      net (fanout=215)      3.332   lut8949_0
    SLICE_X53Y48.B       Tilo                  0.259   s_has_grain_A_27_C_27
                                                       lut11883_547
    SLICE_X52Y48.SR      net (fanout=2)        0.307   lut11883_547
    SLICE_X52Y48.CLK     Trck                  0.230   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.528ns (1.139ns logic, 7.389ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.684ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11885_548 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X53Y48.B5      net (fanout=215)      3.332   lut8949_0
    SLICE_X53Y48.B       Tilo                  0.259   s_has_grain_A_27_C_27
                                                       lut11883_547
    SLICE_X52Y48.SR      net (fanout=2)        0.307   lut11883_547
    SLICE_X52Y48.CLK     Trck                  0.230   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (1.139ns logic, 6.545ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.689ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11885_548 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y48.B1      net (fanout=1250)     2.446   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y48.B       Tilo                  0.259   s_has_grain_A_27_C_27
                                                       lut11883_547
    SLICE_X52Y48.SR      net (fanout=2)        0.307   lut11883_547
    SLICE_X52Y48.CLK     Trck                  0.230   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (0.936ns logic, 2.753ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X52Y48.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.751ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.025ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y48.B1      net (fanout=1250)     2.446   i_MAIN_RESET/s_main_reset_1
    SLICE_X53Y48.BMUX    Tilo                  0.313   s_has_grain_A_27_C_27
                                                       lut11885_548
    SLICE_X52Y48.CLK     net (fanout=2)        0.819   lut11885_548
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (0.760ns logic, 3.265ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.321ns (requirement - data path)
  Source:               s_has_grain_B_3_LDC (LATCH)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.455ns (Levels of Logic = 2)
  Source Clock:         lut11885_548 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_3_LDC to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y48.AQ      Tcklo                 0.426   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    SLICE_X53Y48.A5      net (fanout=1)        0.787   s_has_grain_B_3_LDC
    SLICE_X53Y48.A       Tilo                  0.259   s_has_grain_A_27_C_27
                                                       lut11882_546
    SLICE_X53Y48.B3      net (fanout=4)        0.851   lut11882_546
    SLICE_X53Y48.BMUX    Tilo                  0.313   s_has_grain_A_27_C_27
                                                       lut11885_548
    SLICE_X52Y48.CLK     net (fanout=2)        0.819   lut11885_548
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.998ns logic, 2.457ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.466ns (requirement - data path)
  Source:               s_has_grain_B_3_P_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_3_P_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y48.AQ      Tcko                  0.447   s_has_grain_B_3_P_3
                                                       s_has_grain_B_3_P_3
    SLICE_X53Y48.A1      net (fanout=1)        0.621   s_has_grain_B_3_P_3
    SLICE_X53Y48.A       Tilo                  0.259   s_has_grain_A_27_C_27
                                                       lut11882_546
    SLICE_X53Y48.B3      net (fanout=4)        0.851   lut11882_546
    SLICE_X53Y48.BMUX    Tilo                  0.313   s_has_grain_A_27_C_27
                                                       lut11885_548
    SLICE_X52Y48.CLK     net (fanout=2)        0.819   lut11885_548
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (1.019ns logic, 2.291ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_3_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_3_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X52Y48.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11885_548 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.AQ      Tcko                  0.198   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X53Y48.A6      net (fanout=1)        0.113   s_has_grain_B_3_C_3
    SLICE_X53Y48.A       Tilo                  0.156   s_has_grain_A_27_C_27
                                                       lut11882_546
    SLICE_X53Y48.B3      net (fanout=4)        0.478   lut11882_546
    SLICE_X53Y48.B       Tilo                  0.156   s_has_grain_A_27_C_27
                                                       lut11883_547
    SLICE_X52Y48.SR      net (fanout=2)        0.162   lut11883_547
    SLICE_X52Y48.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.617ns logic, 0.753ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_P_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.650ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11885_548 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_P_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y48.AQ      Tcko                  0.234   s_has_grain_B_3_P_3
                                                       s_has_grain_B_3_P_3
    SLICE_X53Y48.A1      net (fanout=1)        0.357   s_has_grain_B_3_P_3
    SLICE_X53Y48.A       Tilo                  0.156   s_has_grain_A_27_C_27
                                                       lut11882_546
    SLICE_X53Y48.B3      net (fanout=4)        0.478   lut11882_546
    SLICE_X53Y48.B       Tilo                  0.156   s_has_grain_A_27_C_27
                                                       lut11883_547
    SLICE_X52Y48.SR      net (fanout=2)        0.162   lut11883_547
    SLICE_X52Y48.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.650ns (0.653ns logic, 0.997ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_LDC (LATCH)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.715ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11885_548 falling
  Destination Clock:    lut11885_548 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_LDC to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y48.AQ      Tcklo                 0.237   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    SLICE_X53Y48.A5      net (fanout=1)        0.419   s_has_grain_B_3_LDC
    SLICE_X53Y48.A       Tilo                  0.156   s_has_grain_A_27_C_27
                                                       lut11882_546
    SLICE_X53Y48.B3      net (fanout=4)        0.478   lut11882_546
    SLICE_X53Y48.B       Tilo                  0.156   s_has_grain_A_27_C_27
                                                       lut11883_547
    SLICE_X52Y48.SR      net (fanout=2)        0.162   lut11883_547
    SLICE_X52Y48.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (0.656ns logic, 1.059ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X52Y48.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.272ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.234   canincfifoline
                                                       canincfifoline
    SLICE_X53Y48.B4      net (fanout=80)       0.408   canincfifoline
    SLICE_X53Y48.BMUX    Tilo                  0.203   s_has_grain_A_27_C_27
                                                       lut11885_548
    SLICE_X52Y48.CLK     net (fanout=2)        0.427   lut11885_548
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.437ns logic, 0.835ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X52Y48.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.575ns (data path)
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.575ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y47.AQ      Tcko                  0.198   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X53Y48.A6      net (fanout=1)        0.113   s_has_grain_B_3_C_3
    SLICE_X53Y48.A       Tilo                  0.156   s_has_grain_A_27_C_27
                                                       lut11882_546
    SLICE_X53Y48.B3      net (fanout=4)        0.478   lut11882_546
    SLICE_X53Y48.BMUX    Tilo                  0.203   s_has_grain_A_27_C_27
                                                       lut11885_548
    SLICE_X52Y48.CLK     net (fanout=2)        0.427   lut11885_548
    -------------------------------------------------  ---------------------------
    Total                                      1.575ns (0.557ns logic, 1.018ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X52Y48.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.855ns (data path)
  Source:               s_has_grain_B_3_P_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.855ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_P_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y48.AQ      Tcko                  0.234   s_has_grain_B_3_P_3
                                                       s_has_grain_B_3_P_3
    SLICE_X53Y48.A1      net (fanout=1)        0.357   s_has_grain_B_3_P_3
    SLICE_X53Y48.A       Tilo                  0.156   s_has_grain_A_27_C_27
                                                       lut11882_546
    SLICE_X53Y48.B3      net (fanout=4)        0.478   lut11882_546
    SLICE_X53Y48.BMUX    Tilo                  0.203   s_has_grain_A_27_C_27
                                                       lut11885_548
    SLICE_X52Y48.CLK     net (fanout=2)        0.427   lut11885_548
    -------------------------------------------------  ---------------------------
    Total                                      1.855ns (0.593ns logic, 1.262ns route)
                                                       (32.0% logic, 68.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_2_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.111ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X53Y54.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.111ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11898_551 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y54.D3      net (fanout=215)      2.680   lut8949_0
    SLICE_X51Y54.D       Tilo                  0.259   s_has_grain_B_9_C_9
                                                       lut11896_550
    SLICE_X53Y54.SR      net (fanout=2)        0.492   lut11896_550
    SLICE_X53Y54.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.111ns (1.189ns logic, 6.922ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.267ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11898_551 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y54.D3      net (fanout=215)      2.680   lut8949_0
    SLICE_X51Y54.D       Tilo                  0.259   s_has_grain_B_9_C_9
                                                       lut11896_550
    SLICE_X53Y54.SR      net (fanout=2)        0.492   lut11896_550
    SLICE_X53Y54.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.267ns (1.189ns logic, 6.078ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11898_551 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y54.D4      net (fanout=1250)     1.360   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y54.D       Tilo                  0.259   s_has_grain_B_9_C_9
                                                       lut11896_550
    SLICE_X53Y54.SR      net (fanout=2)        0.492   lut11896_550
    SLICE_X53Y54.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (0.986ns logic, 1.852ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X53Y54.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  15.160ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.616ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y54.D4      net (fanout=1250)     1.360   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y54.DMUX    Tilo                  0.313   s_has_grain_B_9_C_9
                                                       lut11898_551
    SLICE_X53Y54.CLK     net (fanout=2)        0.496   lut11898_551
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.760ns logic, 1.856ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.336ns (requirement - data path)
  Source:               s_has_grain_B_2_LDC (LATCH)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.440ns (Levels of Logic = 2)
  Source Clock:         lut11898_551 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_2_LDC to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.AQ      Tcklo                 0.442   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    SLICE_X51Y54.B3      net (fanout=1)        0.485   s_has_grain_B_2_LDC
    SLICE_X51Y54.B       Tilo                  0.259   s_has_grain_B_9_C_9
                                                       lut11895_549
    SLICE_X51Y54.D2      net (fanout=4)        0.445   lut11895_549
    SLICE_X51Y54.DMUX    Tilo                  0.313   s_has_grain_B_9_C_9
                                                       lut11898_551
    SLICE_X53Y54.CLK     net (fanout=2)        0.496   lut11898_551
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.014ns logic, 1.426ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.464ns (requirement - data path)
  Source:               s_has_grain_B_2_C_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.312ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_2_C_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.AQ      Tcko                  0.447   s_has_grain_B_2_C_2
                                                       s_has_grain_B_2_C_2
    SLICE_X51Y54.B5      net (fanout=1)        0.352   s_has_grain_B_2_C_2
    SLICE_X51Y54.B       Tilo                  0.259   s_has_grain_B_9_C_9
                                                       lut11895_549
    SLICE_X51Y54.D2      net (fanout=4)        0.445   lut11895_549
    SLICE_X51Y54.DMUX    Tilo                  0.313   s_has_grain_B_9_C_9
                                                       lut11898_551
    SLICE_X53Y54.CLK     net (fanout=2)        0.496   lut11898_551
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (1.019ns logic, 1.293ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_2_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_2_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X53Y54.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11898_551 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.AQ      Tcko                  0.234   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X51Y54.B6      net (fanout=1)        0.017   s_has_grain_B_2_P_2
    SLICE_X51Y54.B       Tilo                  0.156   s_has_grain_B_9_C_9
                                                       lut11895_549
    SLICE_X51Y54.D2      net (fanout=4)        0.264   lut11895_549
    SLICE_X51Y54.D       Tilo                  0.156   s_has_grain_B_9_C_9
                                                       lut11896_550
    SLICE_X53Y54.SR      net (fanout=2)        0.268   lut11896_550
    SLICE_X53Y54.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.701ns logic, 0.549ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_2_C_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.396ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11898_551 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_C_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.AQ      Tcko                  0.234   s_has_grain_B_2_C_2
                                                       s_has_grain_B_2_C_2
    SLICE_X51Y54.B5      net (fanout=1)        0.163   s_has_grain_B_2_C_2
    SLICE_X51Y54.B       Tilo                  0.156   s_has_grain_B_9_C_9
                                                       lut11895_549
    SLICE_X51Y54.D2      net (fanout=4)        0.264   lut11895_549
    SLICE_X51Y54.D       Tilo                  0.156   s_has_grain_B_9_C_9
                                                       lut11896_550
    SLICE_X53Y54.SR      net (fanout=2)        0.268   lut11896_550
    SLICE_X53Y54.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.396ns (0.701ns logic, 0.695ns route)
                                                       (50.2% logic, 49.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_2_LDC (LATCH)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11898_551 falling
  Destination Clock:    lut11898_551 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_LDC to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y54.AQ      Tcklo                 0.235   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    SLICE_X51Y54.B3      net (fanout=1)        0.261   s_has_grain_B_2_LDC
    SLICE_X51Y54.B       Tilo                  0.156   s_has_grain_B_9_C_9
                                                       lut11895_549
    SLICE_X51Y54.D2      net (fanout=4)        0.264   lut11895_549
    SLICE_X51Y54.D       Tilo                  0.156   s_has_grain_B_9_C_9
                                                       lut11896_550
    SLICE_X53Y54.SR      net (fanout=2)        0.268   lut11896_550
    SLICE_X53Y54.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.702ns logic, 0.793ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X53Y54.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.891ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      0.891ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.234   canincfifoline
                                                       canincfifoline
    SLICE_X51Y54.D5      net (fanout=80)       0.180   canincfifoline
    SLICE_X51Y54.DMUX    Tilo                  0.203   s_has_grain_B_9_C_9
                                                       lut11898_551
    SLICE_X53Y54.CLK     net (fanout=2)        0.274   lut11898_551
    -------------------------------------------------  ---------------------------
    Total                                      0.891ns (0.437ns logic, 0.454ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X53Y54.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.148ns (data path)
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      1.148ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y54.AQ      Tcko                  0.234   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X51Y54.B6      net (fanout=1)        0.017   s_has_grain_B_2_P_2
    SLICE_X51Y54.B       Tilo                  0.156   s_has_grain_B_9_C_9
                                                       lut11895_549
    SLICE_X51Y54.D2      net (fanout=4)        0.264   lut11895_549
    SLICE_X51Y54.DMUX    Tilo                  0.203   s_has_grain_B_9_C_9
                                                       lut11898_551
    SLICE_X53Y54.CLK     net (fanout=2)        0.274   lut11898_551
    -------------------------------------------------  ---------------------------
    Total                                      1.148ns (0.593ns logic, 0.555ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X53Y54.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.294ns (data path)
  Source:               s_has_grain_B_2_C_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      1.294ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_C_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y55.AQ      Tcko                  0.234   s_has_grain_B_2_C_2
                                                       s_has_grain_B_2_C_2
    SLICE_X51Y54.B5      net (fanout=1)        0.163   s_has_grain_B_2_C_2
    SLICE_X51Y54.B       Tilo                  0.156   s_has_grain_B_9_C_9
                                                       lut11895_549
    SLICE_X51Y54.D2      net (fanout=4)        0.264   lut11895_549
    SLICE_X51Y54.DMUX    Tilo                  0.203   s_has_grain_B_9_C_9
                                                       lut11898_551
    SLICE_X53Y54.CLK     net (fanout=2)        0.274   lut11898_551
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (0.593ns logic, 0.701ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_1_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.981ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y45.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.981ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11911_554 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y45.B5      net (fanout=215)      3.740   lut8949_0
    SLICE_X51Y45.B       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11909_553
    SLICE_X51Y45.SR      net (fanout=2)        0.302   lut11909_553
    SLICE_X51Y45.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.981ns (1.189ns logic, 7.792ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.137ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11911_554 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X51Y45.B5      net (fanout=215)      3.740   lut8949_0
    SLICE_X51Y45.B       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11909_553
    SLICE_X51Y45.SR      net (fanout=2)        0.302   lut11909_553
    SLICE_X51Y45.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.137ns (1.189ns logic, 6.948ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.034ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11911_554 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y45.B4      net (fanout=1250)     2.746   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y45.B       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11909_553
    SLICE_X51Y45.SR      net (fanout=2)        0.302   lut11909_553
    SLICE_X51Y45.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.034ns (0.986ns logic, 3.048ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.950ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.826ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y45.B4      net (fanout=1250)     2.746   i_MAIN_RESET/s_main_reset_1
    SLICE_X51Y45.BMUX    Tilo                  0.313   s_has_grain_B_1_LDC
                                                       lut11911_554
    SLICE_X51Y45.CLK     net (fanout=2)        1.320   lut11911_554
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (0.760ns logic, 4.066ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.295ns (requirement - data path)
  Source:               s_has_grain_B_1_P_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.481ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_1_P_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y46.AQ      Tcko                  0.391   s_has_grain_B_1_P_1
                                                       s_has_grain_B_1_P_1
    SLICE_X51Y45.A4      net (fanout=1)        0.434   s_has_grain_B_1_P_1
    SLICE_X51Y45.A       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11908_552
    SLICE_X51Y45.B2      net (fanout=4)        0.764   lut11908_552
    SLICE_X51Y45.BMUX    Tilo                  0.313   s_has_grain_B_1_LDC
                                                       lut11911_554
    SLICE_X51Y45.CLK     net (fanout=2)        1.320   lut11911_554
    -------------------------------------------------  ---------------------------
    Total                                      3.481ns (0.963ns logic, 2.518ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.381ns (requirement - data path)
  Source:               s_has_grain_B_1_C_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.395ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_1_C_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.DQ      Tcko                  0.447   s_has_grain_B_1_C_1
                                                       s_has_grain_B_1_C_1
    SLICE_X51Y45.A3      net (fanout=1)        0.292   s_has_grain_B_1_C_1
    SLICE_X51Y45.A       Tilo                  0.259   s_has_grain_B_1_LDC
                                                       lut11908_552
    SLICE_X51Y45.B2      net (fanout=4)        0.764   lut11908_552
    SLICE_X51Y45.BMUX    Tilo                  0.313   s_has_grain_B_1_LDC
                                                       lut11911_554
    SLICE_X51Y45.CLK     net (fanout=2)        1.320   lut11911_554
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.019ns logic, 2.376ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_1_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_1_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y45.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_LDC (LATCH)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11911_554 falling
  Destination Clock:    lut11911_554 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.AQ      Tcklo                 0.235   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    SLICE_X51Y45.A6      net (fanout=1)        0.017   s_has_grain_B_1_LDC
    SLICE_X51Y45.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11908_552
    SLICE_X51Y45.B2      net (fanout=4)        0.437   lut11908_552
    SLICE_X51Y45.B       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11909_553
    SLICE_X51Y45.SR      net (fanout=2)        0.157   lut11909_553
    SLICE_X51Y45.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.702ns logic, 0.611ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_C_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.450ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11911_554 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_C_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.DQ      Tcko                  0.234   s_has_grain_B_1_C_1
                                                       s_has_grain_B_1_C_1
    SLICE_X51Y45.A3      net (fanout=1)        0.155   s_has_grain_B_1_C_1
    SLICE_X51Y45.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11908_552
    SLICE_X51Y45.B2      net (fanout=4)        0.437   lut11908_552
    SLICE_X51Y45.B       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11909_553
    SLICE_X51Y45.SR      net (fanout=2)        0.157   lut11909_553
    SLICE_X51Y45.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.450ns (0.701ns logic, 0.749ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_P_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.461ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11911_554 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_P_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y46.AQ      Tcko                  0.198   s_has_grain_B_1_P_1
                                                       s_has_grain_B_1_P_1
    SLICE_X51Y45.A4      net (fanout=1)        0.202   s_has_grain_B_1_P_1
    SLICE_X51Y45.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11908_552
    SLICE_X51Y45.B2      net (fanout=4)        0.437   lut11908_552
    SLICE_X51Y45.B       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11909_553
    SLICE_X51Y45.SR      net (fanout=2)        0.157   lut11909_553
    SLICE_X51Y45.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.461ns (0.665ns logic, 0.796ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.882ns (data path)
  Source:               s_has_grain_B_1_LDC (LATCH)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      1.882ns (Levels of Logic = 2)
  Source Clock:         lut11911_554 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y45.AQ      Tcklo                 0.235   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    SLICE_X51Y45.A6      net (fanout=1)        0.017   s_has_grain_B_1_LDC
    SLICE_X51Y45.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11908_552
    SLICE_X51Y45.B2      net (fanout=4)        0.437   lut11908_552
    SLICE_X51Y45.BMUX    Tilo                  0.203   s_has_grain_B_1_LDC
                                                       lut11911_554
    SLICE_X51Y45.CLK     net (fanout=2)        0.834   lut11911_554
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.594ns logic, 1.288ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.943ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.234   canincfifoline
                                                       canincfifoline
    SLICE_X51Y45.B1      net (fanout=80)       0.672   canincfifoline
    SLICE_X51Y45.BMUX    Tilo                  0.203   s_has_grain_B_1_LDC
                                                       lut11911_554
    SLICE_X51Y45.CLK     net (fanout=2)        0.834   lut11911_554
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.437ns logic, 1.506ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y45.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.019ns (data path)
  Source:               s_has_grain_B_1_C_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      2.019ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_C_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y45.DQ      Tcko                  0.234   s_has_grain_B_1_C_1
                                                       s_has_grain_B_1_C_1
    SLICE_X51Y45.A3      net (fanout=1)        0.155   s_has_grain_B_1_C_1
    SLICE_X51Y45.A       Tilo                  0.156   s_has_grain_B_1_LDC
                                                       lut11908_552
    SLICE_X51Y45.B2      net (fanout=4)        0.437   lut11908_552
    SLICE_X51Y45.BMUX    Tilo                  0.203   s_has_grain_B_1_LDC
                                                       lut11911_554
    SLICE_X51Y45.CLK     net (fanout=2)        0.834   lut11911_554
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.593ns logic, 1.426ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_0_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.048ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X48Y46.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.048ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11924_557 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X48Y45.B5      net (fanout=215)      3.692   lut8949_0
    SLICE_X48Y45.B       Tilo                  0.205   s_bkgnd_mab_gain<8>
                                                       lut11922_556
    SLICE_X48Y46.SR      net (fanout=2)        0.521   lut11922_556
    SLICE_X48Y46.CLK     Trck                  0.230   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.048ns (1.085ns logic, 7.963ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.204ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11924_557 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X48Y45.B5      net (fanout=215)      3.692   lut8949_0
    SLICE_X48Y45.B       Tilo                  0.205   s_bkgnd_mab_gain<8>
                                                       lut11922_556
    SLICE_X48Y46.SR      net (fanout=2)        0.521   lut11922_556
    SLICE_X48Y46.CLK     Trck                  0.230   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.204ns (1.085ns logic, 7.119ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_0_P_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.932ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11924_557 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_0_P_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.AQ      Tcko                  0.391   s_has_grain_B_0_P_0
                                                       s_has_grain_B_0_P_0
    SLICE_X48Y45.A1      net (fanout=1)        0.834   s_has_grain_B_0_P_0
    SLICE_X48Y45.A       Tilo                  0.205   s_bkgnd_mab_gain<8>
                                                       lut11921_555
    SLICE_X48Y45.B2      net (fanout=4)        1.546   lut11921_555
    SLICE_X48Y45.B       Tilo                  0.205   s_bkgnd_mab_gain<8>
                                                       lut11922_556
    SLICE_X48Y46.SR      net (fanout=2)        0.521   lut11922_556
    SLICE_X48Y46.CLK     Trck                  0.230   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (1.031ns logic, 2.901ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X48Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.418ns (requirement - data path)
  Source:               s_has_grain_B_0_P_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.358ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_0_P_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y45.AQ      Tcko                  0.391   s_has_grain_B_0_P_0
                                                       s_has_grain_B_0_P_0
    SLICE_X48Y45.A1      net (fanout=1)        0.834   s_has_grain_B_0_P_0
    SLICE_X48Y45.A       Tilo                  0.205   s_bkgnd_mab_gain<8>
                                                       lut11921_555
    SLICE_X48Y45.B2      net (fanout=4)        1.546   lut11921_555
    SLICE_X48Y45.BMUX    Tilo                  0.251   s_bkgnd_mab_gain<8>
                                                       lut11924_557
    SLICE_X48Y46.CLK     net (fanout=2)        1.131   lut11924_557
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (0.847ns logic, 3.511ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.649ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.127ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y45.B3      net (fanout=1250)     2.298   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y45.BMUX    Tilo                  0.251   s_bkgnd_mab_gain<8>
                                                       lut11924_557
    SLICE_X48Y46.CLK     net (fanout=2)        1.131   lut11924_557
    -------------------------------------------------  ---------------------------
    Total                                      4.127ns (0.698ns logic, 3.429ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.696ns (requirement - data path)
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.080ns (Levels of Logic = 2)
  Source Clock:         lut11924_557 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y46.AQ      Tcklo                 0.426   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X48Y45.A3      net (fanout=1)        0.521   s_has_grain_B_0_LDC
    SLICE_X48Y45.A       Tilo                  0.205   s_bkgnd_mab_gain<8>
                                                       lut11921_555
    SLICE_X48Y45.B2      net (fanout=4)        1.546   lut11921_555
    SLICE_X48Y45.BMUX    Tilo                  0.251   s_bkgnd_mab_gain<8>
                                                       lut11924_557
    SLICE_X48Y46.CLK     net (fanout=2)        1.131   lut11924_557
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (0.882ns logic, 3.198ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_0_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_0_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X48Y46.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_0_C_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.070ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11924_557 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_C_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.AQ      Tcko                  0.234   s_has_grain_B_0_C_0
                                                       s_has_grain_B_0_C_0
    SLICE_X48Y45.A4      net (fanout=1)        0.204   s_has_grain_B_0_C_0
    SLICE_X48Y45.A       Tilo                  0.142   s_bkgnd_mab_gain<8>
                                                       lut11921_555
    SLICE_X48Y45.B2      net (fanout=4)        0.983   lut11921_555
    SLICE_X48Y45.B       Tilo                  0.142   s_bkgnd_mab_gain<8>
                                                       lut11922_556
    SLICE_X48Y46.SR      net (fanout=2)        0.258   lut11922_556
    SLICE_X48Y46.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.070ns (0.625ns logic, 1.445ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.108ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11924_557 falling
  Destination Clock:    lut11924_557 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y46.AQ      Tcklo                 0.237   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X48Y45.A3      net (fanout=1)        0.239   s_has_grain_B_0_LDC
    SLICE_X48Y45.A       Tilo                  0.142   s_bkgnd_mab_gain<8>
                                                       lut11921_555
    SLICE_X48Y45.B2      net (fanout=4)        0.983   lut11921_555
    SLICE_X48Y45.B       Tilo                  0.142   s_bkgnd_mab_gain<8>
                                                       lut11922_556
    SLICE_X48Y46.SR      net (fanout=2)        0.258   lut11922_556
    SLICE_X48Y46.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.628ns logic, 1.480ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.140ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11924_557 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_main_reset_1 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.234   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y45.B3      net (fanout=1250)     1.399   i_MAIN_RESET/s_main_reset_1
    SLICE_X48Y45.B       Tilo                  0.142   s_bkgnd_mab_gain<8>
                                                       lut11922_556
    SLICE_X48Y46.SR      net (fanout=2)        0.258   lut11922_556
    SLICE_X48Y46.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.140ns (0.483ns logic, 1.657ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X48Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.956ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      1.956ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.234   canincfifoline
                                                       canincfifoline
    SLICE_X48Y45.B4      net (fanout=80)       0.840   canincfifoline
    SLICE_X48Y45.BMUX    Tilo                  0.183   s_bkgnd_mab_gain<8>
                                                       lut11924_557
    SLICE_X48Y46.CLK     net (fanout=2)        0.699   lut11924_557
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (0.417ns logic, 1.539ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X48Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.445ns (data path)
  Source:               s_has_grain_B_0_C_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      2.445ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_C_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.AQ      Tcko                  0.234   s_has_grain_B_0_C_0
                                                       s_has_grain_B_0_C_0
    SLICE_X48Y45.A4      net (fanout=1)        0.204   s_has_grain_B_0_C_0
    SLICE_X48Y45.A       Tilo                  0.142   s_bkgnd_mab_gain<8>
                                                       lut11921_555
    SLICE_X48Y45.B2      net (fanout=4)        0.983   lut11921_555
    SLICE_X48Y45.BMUX    Tilo                  0.183   s_bkgnd_mab_gain<8>
                                                       lut11924_557
    SLICE_X48Y46.CLK     net (fanout=2)        0.699   lut11924_557
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (0.559ns logic, 1.886ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X48Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.483ns (data path)
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Source Clock:         lut11924_557 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y46.AQ      Tcklo                 0.237   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X48Y45.A3      net (fanout=1)        0.239   s_has_grain_B_0_LDC
    SLICE_X48Y45.A       Tilo                  0.142   s_bkgnd_mab_gain<8>
                                                       lut11921_555
    SLICE_X48Y45.B2      net (fanout=4)        0.983   lut11921_555
    SLICE_X48Y45.BMUX    Tilo                  0.183   s_bkgnd_mab_gain<8>
                                                       lut11924_557
    SLICE_X48Y46.CLK     net (fanout=2)        0.699   lut11924_557
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (0.562ns logic, 1.921ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_was_trigmema_LDC = MAXDELAY TO TIMEGRP 
"TO_s_was_trigmema_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   9.069ns.
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X25Y47.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      9.069ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11937_560 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X24Y48.D2      net (fanout=215)      3.714   lut8949_0
    SLICE_X24Y48.D       Tilo                  0.205   pox<6>
                                                       lut11935_559
    SLICE_X25Y47.SR      net (fanout=2)        0.470   lut11935_559
    SLICE_X25Y47.CLK     Trck                  0.280   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      9.069ns (1.135ns logic, 7.934ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.225ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11937_560 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X24Y48.D2      net (fanout=215)      3.714   lut8949_0
    SLICE_X24Y48.D       Tilo                  0.205   pox<6>
                                                       lut11935_559
    SLICE_X25Y47.SR      net (fanout=2)        0.470   lut11935_559
    SLICE_X25Y47.CLK     Trck                  0.280   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.225ns (1.135ns logic, 7.090ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11937_560 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X24Y48.D4      net (fanout=1250)     1.925   i_MAIN_RESET/s_main_reset_1
    SLICE_X24Y48.D       Tilo                  0.205   pox<6>
                                                       lut11935_559
    SLICE_X25Y47.SR      net (fanout=2)        0.470   lut11935_559
    SLICE_X25Y47.CLK     Trck                  0.280   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (0.932ns logic, 2.395ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X25Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.635ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.141ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X24Y48.D3      net (fanout=80)       2.948   canincfifoline
    SLICE_X24Y48.DMUX    Tilo                  0.251   pox<6>
                                                       lut11937_560
    SLICE_X25Y47.CLK     net (fanout=2)        0.495   lut11937_560
    -------------------------------------------------  ---------------------------
    Total                                      4.141ns (0.698ns logic, 3.443ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.658ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X24Y48.D4      net (fanout=1250)     1.925   i_MAIN_RESET/s_main_reset_1
    SLICE_X24Y48.DMUX    Tilo                  0.251   pox<6>
                                                       lut11937_560
    SLICE_X25Y47.CLK     net (fanout=2)        0.495   lut11937_560
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.698ns logic, 2.420ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.518ns (requirement - data path)
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.258ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.AQ      Tcko                  0.391   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X24Y48.C4      net (fanout=1)        0.697   s_was_trigmema_C
    SLICE_X24Y48.C       Tilo                  0.205   pox<6>
                                                       lut11934_558
    SLICE_X24Y48.D5      net (fanout=3)        0.219   lut11934_558
    SLICE_X24Y48.DMUX    Tilo                  0.251   pox<6>
                                                       lut11937_560
    SLICE_X25Y47.CLK     net (fanout=2)        0.495   lut11937_560
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (0.847ns logic, 1.411ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_was_trigmema_LDC = MAXDELAY TO TIMEGRP "TO_s_was_trigmema_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X25Y47.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_P (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.091ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11937_560 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_P to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.AQ      Tcko                  0.198   s_was_trigmema_P
                                                       s_was_trigmema_P
    SLICE_X24Y48.C6      net (fanout=1)        0.123   s_was_trigmema_P
    SLICE_X24Y48.C       Tilo                  0.142   pox<6>
                                                       lut11934_558
    SLICE_X24Y48.D5      net (fanout=3)        0.070   lut11934_558
    SLICE_X24Y48.D       Tilo                  0.142   pox<6>
                                                       lut11935_559
    SLICE_X25Y47.SR      net (fanout=2)        0.261   lut11935_559
    SLICE_X25Y47.CLK     Tremck      (-Th)    -0.155   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.637ns logic, 0.454ns route)
                                                       (58.4% logic, 41.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_LDC (LATCH)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11937_560 falling
  Destination Clock:    lut11937_560 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_LDC to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y47.AQ      Tcklo                 0.235   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    SLICE_X24Y48.C3      net (fanout=1)        0.270   s_was_trigmema_LDC
    SLICE_X24Y48.C       Tilo                  0.142   pox<6>
                                                       lut11934_558
    SLICE_X24Y48.D5      net (fanout=3)        0.070   lut11934_558
    SLICE_X24Y48.D       Tilo                  0.142   pox<6>
                                                       lut11935_559
    SLICE_X25Y47.SR      net (fanout=2)        0.261   lut11935_559
    SLICE_X25Y47.CLK     Tremck      (-Th)    -0.155   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.674ns logic, 0.601ns route)
                                                       (52.9% logic, 47.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.290ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11937_560 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.AQ      Tcko                  0.198   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X24Y48.C4      net (fanout=1)        0.322   s_was_trigmema_C
    SLICE_X24Y48.C       Tilo                  0.142   pox<6>
                                                       lut11934_558
    SLICE_X24Y48.D5      net (fanout=3)        0.070   lut11934_558
    SLICE_X24Y48.D       Tilo                  0.142   pox<6>
                                                       lut11935_559
    SLICE_X25Y47.SR      net (fanout=2)        0.261   lut11935_559
    SLICE_X25Y47.CLK     Tremck      (-Th)    -0.155   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.637ns logic, 0.653ns route)
                                                       (49.4% logic, 50.6% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X25Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.984ns (data path)
  Source:               s_was_trigmema_P (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      0.984ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_P to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y48.AQ      Tcko                  0.198   s_was_trigmema_P
                                                       s_was_trigmema_P
    SLICE_X24Y48.C6      net (fanout=1)        0.123   s_was_trigmema_P
    SLICE_X24Y48.C       Tilo                  0.142   pox<6>
                                                       lut11934_558
    SLICE_X24Y48.D5      net (fanout=3)        0.070   lut11934_558
    SLICE_X24Y48.DMUX    Tilo                  0.183   pox<6>
                                                       lut11937_560
    SLICE_X25Y47.CLK     net (fanout=2)        0.268   lut11937_560
    -------------------------------------------------  ---------------------------
    Total                                      0.984ns (0.523ns logic, 0.461ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X25Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.168ns (data path)
  Source:               s_was_trigmema_LDC (LATCH)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      1.168ns (Levels of Logic = 2)
  Source Clock:         lut11937_560 falling

  Minimum Data Path at Fast Process Corner: s_was_trigmema_LDC to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y47.AQ      Tcklo                 0.235   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    SLICE_X24Y48.C3      net (fanout=1)        0.270   s_was_trigmema_LDC
    SLICE_X24Y48.C       Tilo                  0.142   pox<6>
                                                       lut11934_558
    SLICE_X24Y48.D5      net (fanout=3)        0.070   lut11934_558
    SLICE_X24Y48.DMUX    Tilo                  0.183   pox<6>
                                                       lut11937_560
    SLICE_X25Y47.CLK     net (fanout=2)        0.268   lut11937_560
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.560ns logic, 0.608ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X25Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.183ns (data path)
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      1.183ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.AQ      Tcko                  0.198   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X24Y48.C4      net (fanout=1)        0.322   s_was_trigmema_C
    SLICE_X24Y48.C       Tilo                  0.142   pox<6>
                                                       lut11934_558
    SLICE_X24Y48.D5      net (fanout=3)        0.070   lut11934_558
    SLICE_X24Y48.DMUX    Tilo                  0.183   pox<6>
                                                       lut11937_560
    SLICE_X25Y47.CLK     net (fanout=2)        0.268   lut11937_560
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.523ns logic, 0.660ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_was_trigmemb_LDC = MAXDELAY TO TIMEGRP 
"TO_s_was_trigmemb_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.673ns.
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X24Y62.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.673ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11950_563 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X25Y62.D1      net (fanout=215)      2.477   lut8949_0
    SLICE_X25Y62.D       Tilo                  0.259   pox<0>
                                                       lut11948_562
    SLICE_X24Y62.SR      net (fanout=2)        0.307   lut11948_562
    SLICE_X24Y62.CLK     Trck                  0.230   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (1.139ns logic, 6.534ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.829ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11950_563 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X25Y62.D1      net (fanout=215)      2.477   lut8949_0
    SLICE_X25Y62.D       Tilo                  0.259   pox<0>
                                                       lut11948_562
    SLICE_X24Y62.SR      net (fanout=2)        0.307   lut11948_562
    SLICE_X24Y62.CLK     Trck                  0.230   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.829ns (1.139ns logic, 5.690ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.133ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11950_563 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X25Y62.D5      net (fanout=1250)     1.890   i_MAIN_RESET/s_main_reset_1
    SLICE_X25Y62.D       Tilo                  0.259   pox<0>
                                                       lut11948_562
    SLICE_X24Y62.SR      net (fanout=2)        0.307   lut11948_562
    SLICE_X24Y62.CLK     Trck                  0.230   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (0.936ns logic, 2.197ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X24Y62.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.139ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.637ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X25Y62.D4      net (fanout=80)       2.567   canincfifoline
    SLICE_X25Y62.DMUX    Tilo                  0.313   pox<0>
                                                       lut11950_563
    SLICE_X24Y62.CLK     net (fanout=2)        0.310   lut11950_563
    -------------------------------------------------  ---------------------------
    Total                                      3.637ns (0.760ns logic, 2.877ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.816ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X25Y62.D5      net (fanout=1250)     1.890   i_MAIN_RESET/s_main_reset_1
    SLICE_X25Y62.DMUX    Tilo                  0.313   pox<0>
                                                       lut11950_563
    SLICE_X24Y62.CLK     net (fanout=2)        0.310   lut11950_563
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (0.760ns logic, 2.200ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.275ns (requirement - data path)
  Source:               s_was_trigmemb_C (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.501ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_was_trigmemb_C to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.AQ      Tcko                  0.391   s_was_trigmemb_C
                                                       s_was_trigmemb_C
    SLICE_X25Y62.C3      net (fanout=1)        0.736   s_was_trigmemb_C
    SLICE_X25Y62.C       Tilo                  0.259   pox<0>
                                                       lut11947_561
    SLICE_X25Y62.D3      net (fanout=3)        0.492   lut11947_561
    SLICE_X25Y62.DMUX    Tilo                  0.313   pox<0>
                                                       lut11950_563
    SLICE_X24Y62.CLK     net (fanout=2)        0.310   lut11950_563
    -------------------------------------------------  ---------------------------
    Total                                      2.501ns (0.963ns logic, 1.538ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_was_trigmemb_LDC = MAXDELAY TO TIMEGRP "TO_s_was_trigmemb_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X24Y62.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_P (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.343ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11950_563 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_P to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y63.AQ      Tcko                  0.234   s_was_trigmemb_P
                                                       s_was_trigmemb_P
    SLICE_X25Y62.C4      net (fanout=1)        0.225   s_was_trigmemb_P
    SLICE_X25Y62.C       Tilo                  0.156   pox<0>
                                                       lut11947_561
    SLICE_X25Y62.D3      net (fanout=3)        0.303   lut11947_561
    SLICE_X25Y62.D       Tilo                  0.156   pox<0>
                                                       lut11948_562
    SLICE_X24Y62.SR      net (fanout=2)        0.162   lut11948_562
    SLICE_X24Y62.CLK     Tremck      (-Th)    -0.107   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.653ns logic, 0.690ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11950_563 falling
  Destination Clock:    lut11950_563 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.AQ      Tcklo                 0.237   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X25Y62.C2      net (fanout=1)        0.255   s_was_trigmemb_LDC
    SLICE_X25Y62.C       Tilo                  0.156   pox<0>
                                                       lut11947_561
    SLICE_X25Y62.D3      net (fanout=3)        0.303   lut11947_561
    SLICE_X25Y62.D       Tilo                  0.156   pox<0>
                                                       lut11948_562
    SLICE_X24Y62.SR      net (fanout=2)        0.162   lut11948_562
    SLICE_X24Y62.CLK     Tremck      (-Th)    -0.107   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.656ns logic, 0.720ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_C (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.500ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11950_563 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_C to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.AQ      Tcko                  0.198   s_was_trigmemb_C
                                                       s_was_trigmemb_C
    SLICE_X25Y62.C3      net (fanout=1)        0.418   s_was_trigmemb_C
    SLICE_X25Y62.C       Tilo                  0.156   pox<0>
                                                       lut11947_561
    SLICE_X25Y62.D3      net (fanout=3)        0.303   lut11947_561
    SLICE_X25Y62.D       Tilo                  0.156   pox<0>
                                                       lut11948_562
    SLICE_X24Y62.SR      net (fanout=2)        0.162   lut11948_562
    SLICE_X24Y62.CLK     Tremck      (-Th)    -0.107   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.500ns (0.617ns logic, 0.883ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X24Y62.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.288ns (data path)
  Source:               s_was_trigmemb_P (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.288ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_P to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y63.AQ      Tcko                  0.234   s_was_trigmemb_P
                                                       s_was_trigmemb_P
    SLICE_X25Y62.C4      net (fanout=1)        0.225   s_was_trigmemb_P
    SLICE_X25Y62.C       Tilo                  0.156   pox<0>
                                                       lut11947_561
    SLICE_X25Y62.D3      net (fanout=3)        0.303   lut11947_561
    SLICE_X25Y62.DMUX    Tilo                  0.203   pox<0>
                                                       lut11950_563
    SLICE_X24Y62.CLK     net (fanout=2)        0.167   lut11950_563
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.593ns logic, 0.695ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X24Y62.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.321ns (data path)
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.321ns (Levels of Logic = 2)
  Source Clock:         lut11950_563 falling

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.AQ      Tcklo                 0.237   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X25Y62.C2      net (fanout=1)        0.255   s_was_trigmemb_LDC
    SLICE_X25Y62.C       Tilo                  0.156   pox<0>
                                                       lut11947_561
    SLICE_X25Y62.D3      net (fanout=3)        0.303   lut11947_561
    SLICE_X25Y62.DMUX    Tilo                  0.203   pox<0>
                                                       lut11950_563
    SLICE_X24Y62.CLK     net (fanout=2)        0.167   lut11950_563
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.596ns logic, 0.725ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X24Y62.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.445ns (data path)
  Source:               s_was_trigmemb_C (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.445ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_C to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.AQ      Tcko                  0.198   s_was_trigmemb_C
                                                       s_was_trigmemb_C
    SLICE_X25Y62.C3      net (fanout=1)        0.418   s_was_trigmemb_C
    SLICE_X25Y62.C       Tilo                  0.156   pox<0>
                                                       lut11947_561
    SLICE_X25Y62.D3      net (fanout=3)        0.303   lut11947_561
    SLICE_X25Y62.DMUX    Tilo                  0.203   pox<0>
                                                       lut11950_563
    SLICE_X24Y62.CLK     net (fanout=2)        0.167   lut11950_563
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.557ns logic, 0.888ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_0_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   8.353ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X32Y49.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      8.353ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11974_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X38Y73.D3      net (fanout=80)       3.750   canincfifoline
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X35Y47.B5      net (fanout=215)      2.963   lut8949_0
    SLICE_X35Y47.B       Tilo                  0.259   s_reading_sram_active_P
                                                       lut11972_566
    SLICE_X32Y49.SR      net (fanout=2)        0.501   lut11972_566
    SLICE_X32Y49.CLK     Trck                  0.230   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      8.353ns (1.139ns logic, 7.214ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.509ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11974_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D5      net (fanout=1250)     2.906   i_MAIN_RESET/s_main_reset_1
    SLICE_X38Y73.D       Tilo                  0.203   wconta_4_BRB0
                                                       lut8949_0
    SLICE_X35Y47.B5      net (fanout=215)      2.963   lut8949_0
    SLICE_X35Y47.B       Tilo                  0.259   s_reading_sram_active_P
                                                       lut11972_566
    SLICE_X32Y49.SR      net (fanout=2)        0.501   lut11972_566
    SLICE_X32Y49.CLK     Trck                  0.230   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.509ns (1.139ns logic, 6.370ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.289ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut11974_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y47.B1      net (fanout=1250)     1.852   i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y47.B       Tilo                  0.259   s_reading_sram_active_P
                                                       lut11972_566
    SLICE_X32Y49.SR      net (fanout=2)        0.501   lut11972_566
    SLICE_X32Y49.CLK     Trck                  0.230   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (0.936ns logic, 2.353ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X32Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.419ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.357ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y53.CQ      Tcko                  0.447   canincfifoline
                                                       canincfifoline
    SLICE_X35Y47.B2      net (fanout=80)       1.965   canincfifoline
    SLICE_X35Y47.BMUX    Tilo                  0.313   s_reading_sram_active_P
                                                       lut11974_567
    SLICE_X32Y49.CLK     net (fanout=2)        0.632   lut11974_567
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (0.760ns logic, 2.597ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.532ns (requirement - data path)
  Source:               i_MAIN_RESET/s_main_reset_1 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.244ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_main_reset_1 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y57.AQ      Tcko                  0.447   i_MAIN_RESET/s_main_reset_1
                                                       i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y47.B1      net (fanout=1250)     1.852   i_MAIN_RESET/s_main_reset_1
    SLICE_X35Y47.BMUX    Tilo                  0.313   s_reading_sram_active_P
                                                       lut11974_567
    SLICE_X32Y49.CLK     net (fanout=2)        0.632   lut11974_567
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.760ns logic, 2.484ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.094ns (requirement - data path)
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.682ns (Levels of Logic = 2)
  Source Clock:         lut11974_567 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcklo                 0.426   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X33Y47.B5      net (fanout=1)        0.512   s_sram_line_0_LDC
    SLICE_X33Y47.B       Tilo                  0.259   s_ramdata_3<0>
                                                       lut9188_6
    SLICE_X35Y47.B4      net (fanout=5)        0.540   ][11505_6864
    SLICE_X35Y47.BMUX    Tilo                  0.313   s_reading_sram_active_P
                                                       lut11974_567
    SLICE_X32Y49.CLK     net (fanout=2)        0.632   lut11974_567
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.998ns logic, 1.684ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_0_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_0_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X32Y49.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_C_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.246ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11974_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_C_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.AQ      Tcko                  0.234   s_sram_line_0_C_0
                                                       s_sram_line_0_C_0
    SLICE_X33Y47.B6      net (fanout=1)        0.123   s_sram_line_0_C_0
    SLICE_X33Y47.B       Tilo                  0.156   s_ramdata_3<0>
                                                       lut9188_6
    SLICE_X35Y47.B4      net (fanout=5)        0.232   ][11505_6864
    SLICE_X35Y47.B       Tilo                  0.156   s_reading_sram_active_P
                                                       lut11972_566
    SLICE_X32Y49.SR      net (fanout=2)        0.238   lut11972_566
    SLICE_X32Y49.CLK     Tremck      (-Th)    -0.107   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.653ns logic, 0.593ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_P_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.323ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut11974_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_P_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y47.AQ      Tcko                  0.200   s_sram_line_0_P_0
                                                       s_sram_line_0_P_0
    SLICE_X33Y47.B4      net (fanout=1)        0.234   s_sram_line_0_P_0
    SLICE_X33Y47.B       Tilo                  0.156   s_ramdata_3<0>
                                                       lut9188_6
    SLICE_X35Y47.B4      net (fanout=5)        0.232   ][11505_6864
    SLICE_X35Y47.B       Tilo                  0.156   s_reading_sram_active_P
                                                       lut11972_566
    SLICE_X32Y49.SR      net (fanout=2)        0.238   lut11972_566
    SLICE_X32Y49.CLK     Tremck      (-Th)    -0.107   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.619ns logic, 0.704ns route)
                                                       (46.8% logic, 53.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.385ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut11974_567 falling
  Destination Clock:    lut11974_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcklo                 0.237   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X33Y47.B5      net (fanout=1)        0.259   s_sram_line_0_LDC
    SLICE_X33Y47.B       Tilo                  0.156   s_ramdata_3<0>
                                                       lut9188_6
    SLICE_X35Y47.B4      net (fanout=5)        0.232   ][11505_6864
    SLICE_X35Y47.B       Tilo                  0.156   s_reading_sram_active_P
                                                       lut11972_566
    SLICE_X32Y49.SR      net (fanout=2)        0.238   lut11972_566
    SLICE_X32Y49.CLK     Tremck      (-Th)    -0.107   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (0.656ns logic, 0.729ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X32Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.267ns (data path)
  Source:               s_sram_line_0_C_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      1.267ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_C_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y47.AQ      Tcko                  0.234   s_sram_line_0_C_0
                                                       s_sram_line_0_C_0
    SLICE_X33Y47.B6      net (fanout=1)        0.123   s_sram_line_0_C_0
    SLICE_X33Y47.B       Tilo                  0.156   s_ramdata_3<0>
                                                       lut9188_6
    SLICE_X35Y47.B4      net (fanout=5)        0.232   ][11505_6864
    SLICE_X35Y47.BMUX    Tilo                  0.203   s_reading_sram_active_P
                                                       lut11974_567
    SLICE_X32Y49.CLK     net (fanout=2)        0.319   lut11974_567
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (0.593ns logic, 0.674ns route)
                                                       (46.8% logic, 53.2% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X32Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.344ns (data path)
  Source:               s_sram_line_0_P_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      1.344ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_P_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y47.AQ      Tcko                  0.200   s_sram_line_0_P_0
                                                       s_sram_line_0_P_0
    SLICE_X33Y47.B4      net (fanout=1)        0.234   s_sram_line_0_P_0
    SLICE_X33Y47.B       Tilo                  0.156   s_ramdata_3<0>
                                                       lut9188_6
    SLICE_X35Y47.B4      net (fanout=5)        0.232   ][11505_6864
    SLICE_X35Y47.BMUX    Tilo                  0.203   s_reading_sram_active_P
                                                       lut11974_567
    SLICE_X32Y49.CLK     net (fanout=2)        0.319   lut11974_567
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.559ns logic, 0.785ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X32Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.406ns (data path)
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      1.406ns (Levels of Logic = 2)
  Source Clock:         lut11974_567 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.AQ      Tcklo                 0.237   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X33Y47.B5      net (fanout=1)        0.259   s_sram_line_0_LDC
    SLICE_X33Y47.B       Tilo                  0.156   s_ramdata_3<0>
                                                       lut9188_6
    SLICE_X35Y47.B4      net (fanout=5)        0.232   ][11505_6864
    SLICE_X35Y47.BMUX    Tilo                  0.203   s_reading_sram_active_P
                                                       lut11974_567
    SLICE_X32Y49.CLK     net (fanout=2)        0.319   lut11974_567
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.596ns logic, 0.810ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK37
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK37                       |     26.665ns|     16.000ns|      6.603ns|            0|            0|            0|           97|
| TS_clkfx                      |      8.888ns|      2.201ns|          N/A|            0|            0|           97|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clkaq
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkaq                       |     17.776ns|     17.256ns|     12.326ns|            0|            0|       215396|          484|
| TS_TO_s_writing_sram_active_LD|     17.776ns|      8.253ns|          N/A|            0|            0|           11|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_s_sram_line_6_LDC       |     17.776ns|     10.549ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_5_LDC       |     17.776ns|      9.975ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_4_LDC       |     17.776ns|      9.833ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_3_LDC       |     17.776ns|     10.031ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_2_LDC       |     17.776ns|     10.382ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_1_LDC       |     17.776ns|      9.501ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_29_LDC    |     17.776ns|     10.171ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_25_LDC    |     17.776ns|      8.668ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_21_LDC    |     17.776ns|     10.660ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_17_LDC    |     17.776ns|     12.326ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_13_LDC    |     17.776ns|     10.163ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_11_LDC    |     17.776ns|     11.491ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_10_LDC    |     17.776ns|     11.595ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_9_LDC     |     17.776ns|     11.697ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_8_LDC     |     17.776ns|     10.949ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_7_LDC     |     17.776ns|     11.018ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_6_LDC     |     17.776ns|     11.170ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_5_LDC     |     17.776ns|     11.991ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_4_LDC     |     17.776ns|     10.806ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_3_LDC     |     17.776ns|     11.154ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_2_LDC     |     17.776ns|     11.553ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_1_LDC     |     17.776ns|     10.132ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_A_0_LDC     |     17.776ns|      9.948ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_29_LDC    |     17.776ns|      6.437ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_24_LDC    |     17.776ns|      6.748ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_20_LDC    |     17.776ns|      6.055ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_16_LDC    |     17.776ns|      7.161ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_13_LDC    |     17.776ns|      6.285ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_11_LDC    |     17.776ns|      8.383ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_10_LDC    |     17.776ns|      7.820ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_9_LDC     |     17.776ns|      8.059ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_8_LDC     |     17.776ns|      8.197ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_7_LDC     |     17.776ns|      8.733ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_6_LDC     |     17.776ns|      8.287ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_5_LDC     |     17.776ns|      9.556ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_4_LDC     |     17.776ns|      8.174ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_3_LDC     |     17.776ns|      8.528ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_2_LDC     |     17.776ns|      8.111ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_1_LDC     |     17.776ns|      8.981ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_has_grain_B_0_LDC     |     17.776ns|      9.048ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_was_trigmema_LDC      |     17.776ns|      9.069ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_was_trigmemb_LDC      |     17.776ns|      7.673ns|          N/A|            0|            0|           11|            0|
| TS_TO_s_sram_line_0_LDC       |     17.776ns|      8.353ns|          N/A|            0|            0|           11|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK37
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK37          |    2.201|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 264347 paths, 0 nets, and 23151 connections

Design statistics:
   Minimum period:  17.256ns{1}   (Maximum frequency:  57.951MHz)
   Maximum path delay from/to any node:  12.326ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 03 12:23:26 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



