<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Journal Articles<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2013</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>J. Supercomput</span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Dong Oh Son, Seung Gu Kang, Jong Myon Kim, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>An Efficient Scheduling Scheme Using Estimated Execution Time for Heterogeneous Computing Systems</b>." In <i>Jounral of Supercomputing, Vol.65, Issue 2, pp.886-902</i>, 2013..<br>[<a href='/pub/jsupercomputing13.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TVLSI</span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Pragmatic Integration of An SRAM Row Cache in Heterogeneous 3-D DRAM Architecture using TSV</b>." In <i>IEEE Transactions on Very Large Scale Integration Systems, Vol.21, No.1, pp.1-13</i>, January, 2013.<br>[<a href='/pub/tvlsi13.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2012</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE Computer</span></td><td align='justify'><span class=mars4_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>SimWare: A Holistic Warehouse-scale Computer Simulator</b>." In <i>IEEE Computer, Volume 45, Number 9, pp.48-55</i>, September, 2012.<br>[<a href='/pub/computer12.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2011</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://dl.acm.org/citation.cfm?id=2003706' target=_blank>ACM TODAES</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Integrated Microarchitectural Floorplanning and Runtime Controller for Inductive Noise Mitigation</b>." ACM Transactions on Design Automation of Electronic Systems, Vol.16, Issue 4, October, 2011.<br>[<a href='/pub/todaes11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE Computer</span></td><td align='justify'><span class=mars4_>Sungkap Yeo and Hsien-Hsin S. Lee. "<b>Using Mathematical Modeling in Provisioning a Heterogeneous Cloud Computing Environment</b>." In <i>IEEE Computer, Volume 44, Number 8, pp.55-62</i>, August, 2011.<br>[<a href='/pub/computer11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 30, Issue 5, pp.732-745, 2011.<br>[<a href='/pub/tcad11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://http://www.jilp.org/vol13/index.html' target=_blank>JILP</a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Data Prefetching by Exploiting Global and Local Access Patterns</b>." In <i>the Journal of Instruction-Level Parallelism</i>, Volume 13, 2011, ISSN 1942-9525.<br>[<a href='/pub/jilp11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Protect Phase-Change Memory against Malicious Wear-out</b>." In <i>IEEE MICRO special issue on Top Picks from the Computer Architecture Conferences of 2010</i>, pp.119-127, January/February, 2011.<br>[<a href='/pub/top_picks_2011.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2010</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://taco.acm.org/' target=_blank>ACM TACO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, and Hsien-Hsin S. Lee. "<b>Chameleon: Virtualizing Idle Acceleration Cores of A Heterogeneous Multi-Core Processor for Caching and Prefetching</b>." In <i>ACM Transactions on Architecture and Code Optimization</i>, Vol. 7, No. 1, pp.3:1-3:35, April, 2010.<br>[<a href='/pub/taco10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.elsevier.com/wps/find/journaldescription.cws_home/622895/description#description' target=_blank>JPDC</a></span></td><td align='justify'><span class=mars4_>Jun Yang, Lan Gao, Youtao Zhang, Marek Chrobak, and Hsien-Hsin S. Lee. "<b>A Low-Cost Memory Remapping Scheme for Address Bus Protection</b>." In <i>Journal of Parallel and Distributed Computing, Elsevier</i>, Vol. 70, Issue 5, pp.443-457, 2010.<br>[<a href='/pub/jpdc10.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2009</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/portal/site/design/menuitem.a322795383cd6e4ab8c0ae108bcd45f3/index.jsp?&pName=design_level1&path=design/content&file=dtcfpsepoct09.xml&xsl=article.xsl&' target=_blank>IEEE D&T</a></span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Krishnendu Chakrabarty. "<b>Test Challenges for 3D Integrated Circuits</b>." In <i>IEEE Design & Test of Computers, Special Issue on 3D IC Design and Test</i>, Vol.26, Issue 5, pg. 26-35, Sept/Oct, 2009.<br>[<a href='/pub/ieeedt-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sigops.org/osr.html' target=_blank>ACM OSR</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>PROPHET: Goal-Oriented Provisioning for Highly Tunable Multicore Processors in Cloud Computing</b>." In <i>ACM SIGOPS Operating Systems Review special issue on the Interaction among the OS, Compilers, and Multicore Processors</i>, Vol. 43, No. 2, pp.102-103, April, 2009.<br>[<a href='/pub/osr09.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2008</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/computer' target=_blank>IEEE Computer</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era</b>." In <i>IEEE Computer</i>, Vol. 41, No. 12, pp.24-31, December, 2008.<br>[<a href='/pub/ieee-computer08.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ees.elsevier.com/jsa/' target=_blank>JSA</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In <i>Journal of Systems Architecture</i>, 54, pp.1089-1100, 2008.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computer.org/micro' target=_blank>IEEE MICRO</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Joshua B. Fryman, Allan D. Knies, Marsha Eng, and Hsien-Hsin S. Lee. "<b>POD: A 3D-Integrated Broad-Purpose Acceleration Layer</b>." In <i>IEEE MICRO special issue on Accelerator Architectures</i>, Vol. 28, No. 4, pp.28-40, July/August, 2008.<br>[<a href='/pub/ieee-micro08.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2007</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Multi-Objective Microarchitectural Floorplanning For 2D and 3D ICs</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 26, No. 1, pp.38-52, 2007.<br>[<a href='/pub/tcad07.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csdl2.computer.org/persagen/DLAbsToc.jsp?resourcePath=/dl/trans/tc/&toc=comp/trans/tc/2007/01/t1toc.xml&DOI=10.1109/TC.2007.17' target=_blank>IEEE TC</a></span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>Reducing Cache Pollution via Dynamic Data Prefetch Filtering</b>." In <i>IEEE Transactions on Computers</i>, Vol. 56, No.1, pp.18-31, January, 2007.<br>[<a href='/pub/toc07.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2006</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.sciencedirect.com/science?_ob=PublicationURL&_tockey=%23TOC%236908%232006%23999339990%23630193%23FLP%23&_cdi=6908&_pubType=J&view=c&_auth=y&_acct=C000050221&_version=1&_urlVersion=0&_userid=10&md5=7d923e8eb6666c60c0f939ad77a60733' target=_blank>JPDC</a></span></td><td align='justify'><span class=mars4_>Chenghuai Lu, Tao Zhang, Weidong Shi, and Hsien-Hsin S. Lee. "<b>M-TREE: A High Efficiency Security Architecture for Protecting Integrity and Privacy of Software</b>." In <i>Journal of Parallel and Distributed Computing for a special issue on Security in Grid and Distributed Systems</i>, Vol. 66, issue 9, pp.1116-1128, 2006.<br>[<a href='/pub/jpdc06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ucm.es/BUCM/compludoc/W/10705/03029743_34.htm' target=_blank>Transactions on HiPEAC</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Chenghuai Lu, and Hsien-Hsin S. Lee. "<b>Memory-centric Security Architecture</b>." In <i>Transactions on High-Performance Embedded Architectures and Compilers</i>, Vol. 1, pp.95-115, 2007.</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE TCAD</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 25, No.7, pp.1289-1300, July, 2006.<br>[<a href='/pub/tcad2006.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2005</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CAN</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Mrinmoy Ghosh. "<b>Towards the Issues in Architectural Support for Protection of Software Execution</b>." In <i>ACM SIGARCH Computer Architecture News</i>, Vol. 33, Issue 1, pp.6-15, March, 2005.<br>[<a href='/pub/can05.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2004</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 2</b>." In <i>IEEE MICRO</i>, pp.70-78,  September/October, 2004.<br>[<a href='/pub/ieeemicro04-2.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Hsien-Hsin S. Lee, and Douglas M. Blough. "<b>Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1</b>." In <i>IEEE MICRO special issue on Embedded Systems: Architecture, Design and Tools</i>, pp.33-41, July/August, 2004.<br>[<a href='/pub/ieeemicro04-1.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2003</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>IEEE MICRO</span></td><td align='justify'><span class=mars4_>Joshua B. Fryman, Chad M. Huneycutt, Hsien-Hsin S. Lee, Kenneth M. Mackenzie, and David E. Schimmel. "<b>Energy Efficient Network Memory for Ubiquitous Devices</b>." In <i>IEEE MICRO special issue on Power Complexity Aware Design</i>, pp.60-70, September/October, 2003.<br>[<a href='/pub/ieeemicro03.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2001</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>JILP</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee,  Gary S. Tyson, and Matthew K. Farrens. "<b>Improving Bandwidth Utilization using Eager Writebacks</b>." In <i>Journal of Instruction-Level Parallelism</i>, Vol. 3, 2001.<br>[<a href='/pub/jilp01.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>1999</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ITJ</span></td><td align='justify'><span class=mars4_>Paul Zagacki, Deep Buch, Emile Hsieh, Daniel Melaku, Vladimir Pentkovski, and Hsien-Hsin Lee. "<b>Architecture of a 3D Software Stack for Peak Pentium III Processor Performance</b>." In <i>Intel Technology Journal</i>, Q2, May, 1999.<br>[<a href='/pub/itj99.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
