Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Nov  3 09:46:38 2022
| Host              : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file example_ibert_ultrascale_gth_0_timing_summary_routed.rpt -pb example_ibert_ultrascale_gth_0_timing_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_timing_summary_routed.rpx -warn_on_violation
| Design            : example_ibert_ultrascale_gth_0
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.859        0.000                      0                33346        0.010        0.000                      0                33330        0.357        0.000                       0                 18632  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
D_CLK                                                                                                {0.000 2.500}          5.000           200.000         
  USE_DIVIDER.dclk_mmcm                                                                              {0.000 5.000}          10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          
gth_refclk0_2                                                                                        {0.000 4.000}          8.000           125.000         
  qpll0outclk_o                                                                                      {0.000 0.099}          0.198           5062.499        
    rxoutclk_o                                                                                       {0.000 1.975}          3.951           253.125         
      rxoutclk_o[0]                                                                                  {0.000 1.975}          3.951           253.125         
      rxusrclk2_i[0]                                                                                 {0.000 1.975}          3.951           253.125         
    rxoutclk_o_1                                                                                     {0.000 1.975}          3.951           253.125         
      rxoutclk_o[1]                                                                                  {0.000 1.975}          3.951           253.125         
      rxusrclk2_i[1]                                                                                 {0.000 1.975}          3.951           253.125         
    rxoutclk_o_2                                                                                     {0.000 1.975}          3.951           253.125         
      rxoutclk_o[2]                                                                                  {0.000 1.975}          3.951           253.125         
      rxusrclk2_i[2]                                                                                 {0.000 1.975}          3.951           253.125         
    rxoutclk_o_3                                                                                     {0.000 1.975}          3.951           253.125         
      rxoutclk_o[3]                                                                                  {0.000 1.975}          3.951           253.125         
      rxusrclk2_i__0[3]                                                                              {0.000 1.975}          3.951           253.125         
    txoutclk_o                                                                                       {0.000 1.975}          3.951           253.125         
      txoutclk_o[0]                                                                                  {0.000 1.975}          3.951           253.125         
      txusrclk2_i[0]                                                                                 {0.000 1.975}          3.951           253.125         
    txoutclk_o_1                                                                                     {0.000 1.975}          3.951           253.125         
      txoutclk_o[1]                                                                                  {0.000 1.975}          3.951           253.125         
      txusrclk2_i[1]                                                                                 {0.000 1.975}          3.951           253.125         
    txoutclk_o_2                                                                                     {0.000 1.975}          3.951           253.125         
      txoutclk_o[2]                                                                                  {0.000 1.975}          3.951           253.125         
      txusrclk2_i[2]                                                                                 {0.000 1.975}          3.951           253.125         
    txoutclk_o_3                                                                                     {0.000 1.975}          3.951           253.125         
      txoutclk_o[3]                                                                                  {0.000 1.975}          3.951           253.125         
      txusrclk2_i__0[3]                                                                              {0.000 1.975}          3.951           253.125         
  qpll0outrefclk_o                                                                                   {0.000 4.000}          8.000           125.000         
  refclkoutmonitor0_com                                                                              {0.000 4.000}          8.000           125.000         
gth_refclk1_2                                                                                        {0.000 4.000}          8.000           125.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                          {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                          {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                          {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                          {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK                                                                                                                                                                                                                                                  0.750        0.000                       0                     1  
  USE_DIVIDER.dclk_mmcm                                                                                    5.469        0.000                      0                23150        0.010        0.000                      0                23150        3.200        0.000                       0                 12896  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       16.743        0.000                      0                 1070        0.024        0.000                      0                 1070       24.468        0.000                       0                   507  
    rxoutclk_o                                                                                                                                                                                                                                         2.661        0.000                       0                     2  
      rxoutclk_o[0]                                                                                        3.020        0.000                      0                   57        0.066        0.000                      0                   57        0.386        0.000                       0                    23  
      rxusrclk2_i[0]                                                                                       2.016        0.000                      0                 1028        0.019        0.000                      0                 1028        0.534        0.000                       0                   748  
    rxoutclk_o_1                                                                                                                                                                                                                                       2.661        0.000                       0                     2  
      rxoutclk_o[1]                                                                                        3.135        0.000                      0                   57        0.059        0.000                      0                   57        0.402        0.000                       0                    23  
      rxusrclk2_i[1]                                                                                       2.074        0.000                      0                 1028        0.020        0.000                      0                 1028        0.542        0.000                       0                   748  
    rxoutclk_o_2                                                                                                                                                                                                                                       2.661        0.000                       0                     2  
      rxoutclk_o[2]                                                                                        2.955        0.000                      0                   57        0.052        0.000                      0                   57        0.397        0.000                       0                    23  
      rxusrclk2_i[2]                                                                                       1.859        0.000                      0                 1028        0.016        0.000                      0                 1028        0.551        0.000                       0                   748  
    rxoutclk_o_3                                                                                                                                                                                                                                       2.661        0.000                       0                     2  
      rxoutclk_o[3]                                                                                        2.896        0.000                      0                   57        0.038        0.000                      0                   57        0.395        0.000                       0                    23  
      rxusrclk2_i__0[3]                                                                                    2.105        0.000                      0                 1028        0.017        0.000                      0                 1028        0.551        0.000                       0                   748  
    txoutclk_o                                                                                                                                                                                                                                         2.661        0.000                       0                     2  
      txoutclk_o[0]                                                                                        2.979        0.000                      0                  115        0.051        0.000                      0                  115        0.357        0.000                       0                    47  
      txusrclk2_i[0]                                                                                       2.282        0.000                      0                  636        0.035        0.000                      0                  636        0.553        0.000                       0                   408  
    txoutclk_o_1                                                                                                                                                                                                                                       2.661        0.000                       0                     2  
      txoutclk_o[1]                                                                                        2.931        0.000                      0                  115        0.050        0.000                      0                  115        0.372        0.000                       0                    47  
      txusrclk2_i[1]                                                                                       2.223        0.000                      0                  636        0.040        0.000                      0                  636        0.541        0.000                       0                   408  
    txoutclk_o_2                                                                                                                                                                                                                                       2.661        0.000                       0                     2  
      txoutclk_o[2]                                                                                        2.900        0.000                      0                  115        0.052        0.000                      0                  115        0.382        0.000                       0                    47  
      txusrclk2_i[2]                                                                                       2.291        0.000                      0                  636        0.024        0.000                      0                  636        0.558        0.000                       0                   408  
    txoutclk_o_3                                                                                                                                                                                                                                       2.661        0.000                       0                     2  
      txoutclk_o[3]                                                                                        2.848        0.000                      0                  115        0.051        0.000                      0                  115        0.462        0.000                       0                    47  
      txusrclk2_i__0[3]                                                                                    2.131        0.000                      0                  636        0.032        0.000                      0                  636        0.650        0.000                       0                   408  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.140        0.000                      0                  227        0.029        0.000                      0                  227        1.468        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.198        0.000                      0                  227        0.029        0.000                      0                  227        1.468        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.187        0.000                      0                  227        0.050        0.000                      0                  227        1.468        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.282        0.000                      0                  227        0.033        0.000                      0                  227        1.468        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  USE_DIVIDER.dclk_mmcm                                                                                     49.563        0.000                      0                    8                                                                        
USE_DIVIDER.dclk_mmcm                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.494        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    USE_DIVIDER.dclk_mmcm                                                                                USE_DIVIDER.dclk_mmcm                                                                                      7.777        0.000                      0                  606        0.111        0.000                      0                  606  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.500        0.000                      0                  100        0.133        0.000                      0                  100  
**async_default**                                                                                    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                          u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK                                3.106        0.000                      0                   38        0.141        0.000                      0                   38  
**async_default**                                                                                    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                          u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK                                2.938        0.000                      0                   38        0.118        0.000                      0                   38  
**async_default**                                                                                    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                          u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK                                3.098        0.000                      0                   38        0.114        0.000                      0                   38  
**async_default**                                                                                    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                          u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK                                3.217        0.000                      0                   38        0.119        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gth_sysclkp_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X1Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X1Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X1Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X1Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X1Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X1Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.383ns (8.564%)  route 4.089ns (91.436%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.699ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.635ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.735     3.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y167        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.129 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=103, routed)         3.343     6.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/s_daddr_o[4]
    SLICE_X101Y179       MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     6.541 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[2]_i_8/O
                         net (fo=1, routed)           0.245     6.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[2]_i_8_n_341
    SLICE_X100Y173       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.876 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_3/O
                         net (fo=1, routed)           0.452     7.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[2]
    SLICE_X99Y173        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     7.474 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/regSlaveDo[2]_i_1/O
                         net (fo=1, routed)           0.049     7.523    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470_n_341
    SLICE_X99Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.598    13.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X99Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]/C
                         clock pessimism             -0.433    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X99Y173        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[2]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.296ns  (logic 0.447ns (10.405%)  route 3.849ns (89.595%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns = ( 13.453 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.699ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.635ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.721     3.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.113 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=434, routed)         2.591     5.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_417/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X110Y144       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.827 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_417/I_EN_CTL_EQ1.U_CTL/regSlaveDo[6]_i_26/O
                         net (fo=1, routed)           0.203     6.030    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_417/I_EN_CTL_EQ1.U_CTL/regSlaveDo[6]_i_26_n_341
    SLICE_X111Y147       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     6.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_417/I_EN_CTL_EQ1.U_CTL/regSlaveDo[6]_i_12/O
                         net (fo=1, routed)           0.500     6.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[6]
    SLICE_X102Y147       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[6]_i_4/O
                         net (fo=1, routed)           0.506     7.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[6]_0
    SLICE_X98Y142        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     7.284 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo[6]_i_1/O
                         net (fo=1, routed)           0.049     7.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_433_n_343
    SLICE_X98Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.588    13.453    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X98Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[6]/C
                         clock pessimism             -0.433    13.021    
                         clock uncertainty           -0.064    12.957    
    SLICE_X98Y142        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[6]
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.712ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.394ns (9.348%)  route 3.821ns (90.652%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns = ( 13.435 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.699ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.635ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.721     3.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.113 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=434, routed)         2.662     5.775    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X99Y144        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     5.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_468/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_9/O
                         net (fo=1, routed)           0.547     6.418    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[11]
    SLICE_X101Y144       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     6.542 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_3/O
                         net (fo=1, routed)           0.563     7.105    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[11]
    SLICE_X97Y144        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.098     7.203 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_1/O
                         net (fo=1, routed)           0.049     7.252    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_437_n_342
    SLICE_X97Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.570    13.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X97Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/C
                         clock pessimism             -0.433    13.003    
                         clock uncertainty           -0.064    12.939    
    SLICE_X97Y144        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]
  -------------------------------------------------------------------
                         required time                         12.964    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                  5.712    

Slack (MET) :             5.733ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.364ns (8.597%)  route 3.870ns (91.403%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns = ( 13.465 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.699ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.600ns (routing 0.635ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.711     3.027    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X78Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.105 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=435, routed)         3.038     6.143    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_41f/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X105Y168       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     6.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_41f/I_EN_STAT_EQ1.U_STAT/regSlaveDo[15]_i_22/O
                         net (fo=1, routed)           0.590     6.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_5_0
    SLICE_X99Y168        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     6.884 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_12/O
                         net (fo=1, routed)           0.043     6.927    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_12_n_341
    SLICE_X99Y168        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     7.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_5/O
                         net (fo=1, routed)           0.148     7.174    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[15]_0
    SLICE_X99Y173        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.210 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_2/O
                         net (fo=1, routed)           0.051     7.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_437_n_346
    SLICE_X99Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.600    13.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X99Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[15]/C
                         clock pessimism             -0.433    13.033    
                         clock uncertainty           -0.064    12.969    
    SLICE_X99Y173        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    12.994    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[15]
  -------------------------------------------------------------------
                         required time                         12.994    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.345ns (8.222%)  route 3.851ns (91.778%))
  Logic Levels:           3  (LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 13.481 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.699ns, distribution 1.036ns)
  Clock Net Delay (Destination): 1.616ns (routing 0.635ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.735     3.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y167        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.129 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=103, routed)         3.043     6.172    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/s_daddr_o[4]
    SLICE_X98Y180        MUXF8 (Prop_F8MUX_BOT_SLICEL_S_O)
                                                      0.069     6.241 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[5]_i_7/O
                         net (fo=1, routed)           0.674     6.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[5]_i_7_n_341
    SLICE_X101Y172       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     7.063 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo[5]_i_3/O
                         net (fo=1, routed)           0.085     7.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[5]
    SLICE_X100Y172       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     7.198 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo[5]_i_1/O
                         net (fo=1, routed)           0.049     7.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_433_n_342
    SLICE_X100Y172       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.616    13.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X100Y172       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[5]/C
                         clock pessimism             -0.433    13.049    
                         clock uncertainty           -0.064    12.985    
    SLICE_X100Y172       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.010    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[5]
  -------------------------------------------------------------------
                         required time                         13.010    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.773ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 0.556ns (13.295%)  route 3.626ns (86.705%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.464ns = ( 13.464 - 10.000 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.699ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.599ns (routing 0.635ns, distribution 0.964ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.722     3.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y123        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y123        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.117 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=436, routed)         2.578     5.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_41b/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X110Y126       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     5.841 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_41b/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_27/O
                         net (fo=1, routed)           0.357     6.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_4_1
    SLICE_X102Y126       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     6.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_12/O
                         net (fo=1, routed)           0.184     6.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_12_n_341
    SLICE_X101Y127       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     6.567 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_4/O
                         net (fo=1, routed)           0.458     7.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[10]_0
    SLICE_X98Y126        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     7.171 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_1/O
                         net (fo=1, routed)           0.049     7.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_433_n_347
    SLICE_X98Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.599    13.464    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/s_dclk_o
    SLICE_X98Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/C
                         clock pessimism             -0.433    13.032    
                         clock uncertainty           -0.064    12.968    
    SLICE_X98Y126        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  5.773    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.395ns (9.553%)  route 3.740ns (90.447%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.699ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.635ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.716     3.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.112 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/Q
                         net (fo=8, routed)           0.486     3.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_407/I_EN_CTL_EQ1.U_CTL/s_daddr_o[8]
    SLICE_X91Y169        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.694 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_407/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4/O
                         net (fo=12, routed)          1.314     5.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X108Y176       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     5.104 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2/O
                         net (fo=4, routed)           0.592     5.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X99Y175        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     5.819 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8/O
                         net (fo=16, routed)          1.348     7.167    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_341
    SLICE_X101Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.633    13.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X101Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism             -0.433    13.066    
                         clock uncertainty           -0.064    13.002    
    SLICE_X101Y178       FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    12.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.775ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.395ns (9.550%)  route 3.741ns (90.450%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 13.498 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.699ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.635ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.716     3.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X83Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y169        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.112 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/Q
                         net (fo=8, routed)           0.486     3.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_407/I_EN_CTL_EQ1.U_CTL/s_daddr_o[8]
    SLICE_X91Y169        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     3.694 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_407/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4/O
                         net (fo=12, routed)          1.314     5.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]_0
    SLICE_X108Y176       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     5.104 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2/O
                         net (fo=4, routed)           0.592     5.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[5]
    SLICE_X99Y175        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     5.819 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8/O
                         net (fo=16, routed)          1.349     7.168    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_341
    SLICE_X102Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.633    13.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X102Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism             -0.433    13.066    
                         clock uncertainty           -0.064    13.002    
    SLICE_X102Y178       FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    12.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_465/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.168    
  -------------------------------------------------------------------
                         slack                                  5.775    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 0.440ns (10.577%)  route 3.720ns (89.423%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns = ( 13.463 - 10.000 ) 
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.699ns, distribution 1.012ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.635ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.711     3.027    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X78Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.105 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=435, routed)         2.195     5.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_41e/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X105Y168       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     5.390 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_41e/I_EN_STAT_EQ1.U_STAT/regSlaveDo[4]_i_23/O
                         net (fo=1, routed)           0.642     6.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[4]_i_4_0
    SLICE_X99Y167        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     6.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[4]_i_11/O
                         net (fo=1, routed)           0.461     6.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[4]_i_11_n_341
    SLICE_X100Y170       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     6.729 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_45c/I_EN_CTL_EQ1.U_CTL/regSlaveDo[4]_i_4/O
                         net (fo=1, routed)           0.373     7.102    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[4]_0
    SLICE_X99Y171        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     7.138 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo[4]_i_1/O
                         net (fo=1, routed)           0.049     7.187    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_433_n_341
    SLICE_X99Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.598    13.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X99Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[4]/C
                         clock pessimism             -0.433    13.031    
                         clock uncertainty           -0.064    12.967    
    SLICE_X99Y171        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[4]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.809ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.454ns (10.979%)  route 3.681ns (89.021%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns = ( 13.452 - 10.000 ) 
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.721ns (routing 0.699ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.635ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.721     3.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X79Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y138        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.113 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=434, routed)         2.703     5.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X99Y143        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     5.866 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_37/O
                         net (fo=1, routed)           0.009     5.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_37_n_341
    SLICE_X99Y143        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     5.931 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[10]_i_22/O
                         net (fo=1, routed)           0.000     5.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[10]_i_22_n_341
    SLICE_X99Y143        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[10]_i_9/O
                         net (fo=1, routed)           0.467     6.424    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[10]_i_9_n_341
    SLICE_X100Y142       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     6.548 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_423/I_EN_STAT_EQ1.U_STAT/regSlaveDo[10]_i_3/O
                         net (fo=1, routed)           0.453     7.001    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[10]
    SLICE_X97Y142        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     7.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_433/I_EN_CTL_EQ1.U_CTL/regSlaveDo[10]_i_1/O
                         net (fo=1, routed)           0.049     7.172    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_433_n_347
    SLICE_X97Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.587    13.452    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X97Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]/C
                         clock pessimism             -0.433    13.020    
                         clock uncertainty           -0.064    12.956    
    SLICE_X97Y142        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[10]
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                          -7.172    
  -------------------------------------------------------------------
                         slack                                  5.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.116ns (54.976%)  route 0.095ns (45.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.059ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.534ns (routing 0.635ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.743ns (routing 0.699ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.534     3.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/drp_dclk_o
    SLICE_X74Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y119        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.457 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[3]/Q
                         net (fo=7, routed)           0.070     3.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk_reg[3]
    SLICE_X74Y120        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.058     3.585 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/state[3]_i_1/O
                         net (fo=1, routed)           0.025     3.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/state[3]_i_1_n_341
    SLICE_X74Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.743     3.059    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/drp_dclk_o
    SLICE_X74Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]/C
                         clock pessimism              0.481     3.540    
    SLICE_X74Y120        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.600    
                         arrival time                           3.610    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/rxuserrdy_out_reg/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.059ns (33.714%)  route 0.116ns (66.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.127ns
    Source Clock Delay      (SCD):    3.451ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.586ns (routing 0.635ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.699ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.586     3.451    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X95Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/rxuserrdy_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y171        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.510 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/rxuserrdy_out_reg/Q
                         net (fo=3, routed)           0.116     3.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/D[7]
    SLICE_X97Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.811     3.127    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X97Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C
                         clock pessimism              0.427     3.554    
    SLICE_X97Y171        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     3.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_470/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.626    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/progdiv_cfg_store_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      1.517ns (routing 0.635ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.699ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.517     3.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/drp_dclk_o
    SLICE_X77Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y166        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.440 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[21]/Q
                         net (fo=3, routed)           0.067     3.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/dout[5]
    SLICE_X77Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/progdiv_cfg_store_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.729     3.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/drp_dclk_o
    SLICE_X77Y167        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/progdiv_cfg_store_reg[5]/C
                         clock pessimism              0.387     3.432    
    SLICE_X77Y167        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/progdiv_cfg_store_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/cpll_cal_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.081ns (38.756%)  route 0.128ns (61.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.530ns (routing 0.635ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.699ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.530     3.395    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/drp_dclk_o
    SLICE_X75Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/cpll_cal_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.454 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/cpll_cal_state_reg[18]/Q
                         net (fo=7, routed)           0.106     3.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/p_13_in
    SLICE_X76Y121        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     3.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_CHANNEL_REGS_i_3/O
                         net (fo=1, routed)           0.022     3.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/cpll_cal_debug_i[8]
    SLICE_X76Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.733     3.049    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X76Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C
                         clock pessimism              0.481     3.530    
    SLICE_X76Y121        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.604    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/cpll_cal_state_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.081ns (38.389%)  route 0.130ns (61.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.049ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.530ns (routing 0.635ns, distribution 0.895ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.699ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.530     3.395    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/drp_dclk_o
    SLICE_X75Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/cpll_cal_state_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y119        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.454 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/cpll_cal_state_reg[18]/Q
                         net (fo=7, routed)           0.106     3.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/p_13_in
    SLICE_X76Y121        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     3.582 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_CHANNEL_REGS_i_6/O
                         net (fo=1, routed)           0.024     3.606    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/cpll_cal_debug_i[5]
    SLICE_X76Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.733     3.049    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X76Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C
                         clock pessimism              0.481     3.530    
    SLICE_X76Y121        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_469/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.606    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.195ns (69.395%)  route 0.086ns (30.605%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.111ns
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Net Delay (Source):      1.526ns (routing 0.635ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.699ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.526     3.391    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/s_dclk_o
    SLICE_X79Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y179        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.449 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.073     3.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_reg[2]
    SLICE_X79Y179        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.106     3.628 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.004     3.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt0_carry_n_341
    SLICE_X79Y180        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.031     3.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.009     3.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__3[9]
    SLICE_X79Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.795     3.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/s_dclk_o
    SLICE_X79Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_reg[9]/C
                         clock pessimism              0.485     3.596    
    SLICE_X79Y180        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/refclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.656    
                         arrival time                           3.672    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.060ns (28.846%)  route 0.148ns (71.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Net Delay (Source):      1.545ns (routing 0.635ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.699ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.545     3.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X85Y118        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y118        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.470 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[43]/Q
                         net (fo=1, routed)           0.148     3.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/errbit_count_i[11]
    SLICE_X85Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.744     3.060    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X85Y122        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C
                         clock pessimism              0.481     3.541    
    SLICE_X85Y122        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_448/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/progdiv_cfg_store_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.511ns (routing 0.635ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.699ns, distribution 1.018ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.511     3.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/drp_dclk_o
    SLICE_X76Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y159        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/gtwizard_ultrascale_v1_7_8_gte4_drp_arb_i/DO_USR_O_reg[29]/Q
                         net (fo=3, routed)           0.111     3.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/dout[13]
    SLICE_X75Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/progdiv_cfg_store_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.717     3.033    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/drp_dclk_o
    SLICE_X75Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/progdiv_cfg_store_reg[13]/C
                         clock pessimism              0.435     3.468    
    SLICE_X75Y160        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/progdiv_cfg_store_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.530    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/bit_synchronizer_txoutclksel_inst0/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.059ns (47.200%)  route 0.066ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Net Delay (Source):      1.597ns (routing 0.635ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.699ns, distribution 1.114ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.597     3.462    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X97Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y175        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.521 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_437/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/Q
                         net (fo=2, routed)           0.066     3.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/bit_synchronizer_txoutclksel_inst0/txoutclksel_o[0]
    SLICE_X97Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/bit_synchronizer_txoutclksel_inst0/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.813     3.129    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/bit_synchronizer_txoutclksel_inst0/drp_dclk_o
    SLICE_X97Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/bit_synchronizer_txoutclksel_inst0/i_in_meta_reg/C
                         clock pessimism              0.378     3.508    
    SLICE_X97Y176        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/bit_synchronizer_txoutclksel_inst0/i_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -3.570    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    3.471ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.606ns (routing 0.635ns, distribution 0.971ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.699ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613     0.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.606     3.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X103Y150       FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y150       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.531 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.111     3.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/D[2]
    SLICE_X104Y151       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.819     3.135    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X104Y151       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C
                         clock pessimism              0.427     3.562    
    SLICE_X104Y151       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_463/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.624    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE4_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X2Y28         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[0].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X2Y28         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[0].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X2Y32         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[10].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.569         10.000      8.431      RAMB36_X2Y32         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[10].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.569         10.000      8.431      RAMB36_X3Y31         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[11].RAMB36_I1/CLKARDCLK
Low Pulse Width   Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
Low Pulse Width   Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Slow    GTHE4_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE4_COMMON_X0Y2    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe4_common/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y8   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y9   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.328ns (23.872%)  route 1.046ns (76.128%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.648ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.199ns (routing 0.171ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.199     6.648    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y164        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.727 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.351     7.078    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X84Y163        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.150     7.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1/O
                         net (fo=4, routed)           0.203     7.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0_i_1_n_0
    SLICE_X85Y166        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     7.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.492     8.022    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             20.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.005ns  (logic 5.345ns (76.303%)  route 1.660ns (23.697%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.327ns = ( 52.327 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.054ns (routing 0.155ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.189    31.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X84Y166        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    31.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.068    31.457    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X84Y166        LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145    31.602 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.403    32.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X82Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.054    52.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    52.327    
                         clock uncertainty           -0.235    52.092    
    SLICE_X82Y166        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    52.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         52.117    
                         arrival time                         -32.005    
  -------------------------------------------------------------------
                         slack                                 20.112    

Slack (MET) :             20.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.753ns  (logic 5.151ns (76.277%)  route 1.602ns (23.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 52.330 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.998    31.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y164        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    31.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.604    31.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.057    52.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                         clock pessimism              0.000    52.330    
                         clock uncertainty           -0.235    52.095    
    SLICE_X81Y168        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    52.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                         52.021    
                         arrival time                         -31.753    
  -------------------------------------------------------------------
                         slack                                 20.268    

Slack (MET) :             20.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.753ns  (logic 5.151ns (76.277%)  route 1.602ns (23.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 52.330 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.998    31.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y164        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    31.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.604    31.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.057    52.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]/C
                         clock pessimism              0.000    52.330    
                         clock uncertainty           -0.235    52.095    
    SLICE_X81Y168        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    52.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[12]
  -------------------------------------------------------------------
                         required time                         52.021    
                         arrival time                         -31.753    
  -------------------------------------------------------------------
                         slack                                 20.268    

Slack (MET) :             20.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.753ns  (logic 5.151ns (76.277%)  route 1.602ns (23.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 52.330 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.998    31.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y164        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    31.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.604    31.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.057    52.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]/C
                         clock pessimism              0.000    52.330    
                         clock uncertainty           -0.235    52.095    
    SLICE_X81Y168        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    52.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         52.021    
                         arrival time                         -31.753    
  -------------------------------------------------------------------
                         slack                                 20.268    

Slack (MET) :             20.268ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.753ns  (logic 5.151ns (76.277%)  route 1.602ns (23.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.330ns = ( 52.330 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.057ns (routing 0.155ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.998    31.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y164        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    31.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.604    31.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.057    52.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]/C
                         clock pessimism              0.000    52.330    
                         clock uncertainty           -0.235    52.095    
    SLICE_X81Y168        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    52.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[9]
  -------------------------------------------------------------------
                         required time                         52.021    
                         arrival time                         -31.753    
  -------------------------------------------------------------------
                         slack                                 20.268    

Slack (MET) :             20.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.836ns  (logic 5.352ns (78.291%)  route 1.484ns (21.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.316ns = ( 52.316 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.043ns (routing 0.155ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_CAPTURE)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/CAPTURE
                         net (fo=35, routed)          1.189    31.289    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_capture
    SLICE_X84Y166        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    31.389 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.237    31.626    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X86Y165        LUT4 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    31.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[6]_i_1/O
                         net (fo=1, routed)           0.058    31.836    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[6]
    SLICE_X86Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.043    52.316    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X86Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]/C
                         clock pessimism              0.000    52.316    
                         clock uncertainty           -0.235    52.081    
    SLICE_X86Y165        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    52.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -31.836    
  -------------------------------------------------------------------
                         slack                                 20.270    

Slack (MET) :             20.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.750ns  (logic 5.151ns (76.311%)  route 1.599ns (23.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 52.329 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.998    31.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y164        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    31.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.601    31.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.056    52.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]/C
                         clock pessimism              0.000    52.329    
                         clock uncertainty           -0.235    52.094    
    SLICE_X81Y168        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    52.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[11]
  -------------------------------------------------------------------
                         required time                         52.020    
                         arrival time                         -31.750    
  -------------------------------------------------------------------
                         slack                                 20.270    

Slack (MET) :             20.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.750ns  (logic 5.151ns (76.311%)  route 1.599ns (23.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 52.329 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.998    31.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y164        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    31.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.601    31.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.056    52.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]/C
                         clock pessimism              0.000    52.329    
                         clock uncertainty           -0.235    52.094    
    SLICE_X81Y168        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    52.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[15]
  -------------------------------------------------------------------
                         required time                         52.020    
                         arrival time                         -31.750    
  -------------------------------------------------------------------
                         slack                                 20.270    

Slack (MET) :             20.270ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.750ns  (logic 5.151ns (76.311%)  route 1.599ns (23.689%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.329ns = ( 52.329 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.056ns (routing 0.155ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.998    31.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X82Y164        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    31.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1/O
                         net (fo=32, routed)          0.601    31.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.056    52.329    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y168        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]/C
                         clock pessimism              0.000    52.329    
                         clock uncertainty           -0.235    52.094    
    SLICE_X81Y168        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    52.020    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[17]
  -------------------------------------------------------------------
                         required time                         52.020    
                         arrival time                         -31.750    
  -------------------------------------------------------------------
                         slack                                 20.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.897ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    4.108ns
  Clock Net Delay (Source):      0.674ns (routing 0.096ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.108ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.674     1.748    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X74Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.070     1.857    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X74Y140        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.790     5.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X74Y140        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -4.108     1.789    
    SLICE_X74Y140        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.044     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.862%)  route 0.071ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.897ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    4.108ns
  Clock Net Delay (Source):      0.675ns (routing 0.096ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.790ns (routing 0.108ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.675     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X74Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.071     1.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X74Y140        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.790     5.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X74Y140        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -4.108     1.789    
    SLICE_X74Y140        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.044     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.081ns (44.022%)  route 0.103ns (55.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.702ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    4.250ns
  Clock Net Delay (Source):      1.091ns (routing 0.155ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.171ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.091     2.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y184        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.077     2.500    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X86Y184        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     2.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1/O
                         net (fo=1, routed)           0.026     2.548    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[6]_i_1_n_0
    SLICE_X86Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.253     6.702    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X86Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]/C
                         clock pessimism             -4.250     2.452    
    SLICE_X86Y184        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.873ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    4.120ns
  Clock Net Delay (Source):      0.673ns (routing 0.096ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.108ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.673     1.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=4, routed)           0.027     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X85Y151        LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.833 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1/O
                         net (fo=1, routed)           0.006     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[3]
    SLICE_X85Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.766     5.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X85Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -4.120     1.753    
    SLICE_X85Y151        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.876ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.680ns (routing 0.096ns, distribution 0.584ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.680     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X80Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y125        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.793 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X80Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.769     5.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X80Y126        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.109     1.767    
    SLICE_X80Y126        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.058ns (39.189%)  route 0.090ns (60.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    4.296ns
  Clock Net Delay (Source):      1.055ns (routing 0.155ns, distribution 0.900ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.171ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.055     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y166        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/Q
                         net (fo=2, routed)           0.090     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[16]
    SLICE_X81Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.222     6.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                         clock pessimism             -4.296     2.375    
    SLICE_X81Y165        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.059ns (41.549%)  route 0.083ns (58.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.672ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    4.307ns
  Clock Net Delay (Source):      1.054ns (routing 0.155ns, distribution 0.899ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.171ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784     1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.054     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y166        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.386 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/Q
                         net (fo=2, routed)           0.083     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]
    SLICE_X81Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.223     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y166        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                         clock pessimism             -4.307     2.365    
    SLICE_X81Y166        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.883ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    4.121ns
  Clock Net Delay (Source):      0.682ns (routing 0.096ns, distribution 0.586ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.108ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.682     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X85Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y167        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[19]/Q
                         net (fo=2, routed)           0.026     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[19]
    SLICE_X85Y167        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     1.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1/O
                         net (fo=1, routed)           0.016     1.851    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[18]
    SLICE_X85Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.776     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X85Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/C
                         clock pessimism             -4.121     1.762    
    SLICE_X85Y167        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.877ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    4.121ns
  Clock Net Delay (Source):      0.676ns (routing 0.096ns, distribution 0.580ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.108ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.676     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y167        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.789 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/Q
                         net (fo=3, routed)           0.027     1.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]
    SLICE_X82Y167        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]_i_1/O
                         net (fo=1, routed)           0.017     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]_i_1_n_0
    SLICE_X82Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.770     5.877    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X82Y167        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                         clock pessimism             -4.121     1.756    
    SLICE_X82Y167        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.875ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    4.115ns
  Clock Net Delay (Source):      0.675ns (routing 0.096ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.108ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.675     1.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X74Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y139        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.066     1.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[1]
    SLICE_X74Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.768     5.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X74Y139        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -4.115     1.760    
    SLICE_X74Y139        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y68   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y140  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X74Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o
  To Clock:  rxoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y67  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y66  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[0]
  To Clock:  rxoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.203ns (27.031%)  route 0.548ns (72.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 5.398 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.372ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.328     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.235     5.398    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.118     5.515    
                         clock uncertainty           -0.046     5.469    
    SLICE_X83Y129        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.408    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.408    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.203ns (27.031%)  route 0.548ns (72.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 5.398 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.372ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.328     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.235     5.398    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.118     5.515    
                         clock uncertainty           -0.046     5.469    
    SLICE_X83Y129        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     5.408    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.408    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.203ns (27.031%)  route 0.548ns (72.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 5.398 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.372ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.328     2.388    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.235     5.398    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.118     5.515    
                         clock uncertainty           -0.046     5.469    
    SLICE_X83Y129        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     5.408    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.408    
                         arrival time                          -2.388    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.203ns (27.103%)  route 0.546ns (72.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 5.399 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.372ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.326     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.236     5.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.118     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X83Y129        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.203ns (27.103%)  route 0.546ns (72.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 5.399 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.372ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.326     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.236     5.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.118     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X83Y129        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.203ns (27.103%)  route 0.546ns (72.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 5.399 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.372ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.326     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.236     5.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.118     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X83Y129        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.203ns (27.103%)  route 0.546ns (72.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 5.399 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.372ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.326     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.236     5.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.118     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X83Y129        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.203ns (29.293%)  route 0.490ns (70.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 5.399 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.372ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.270     2.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.236     5.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.118     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X83Y128        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.203ns (29.293%)  route 0.490ns (70.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 5.399 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.372ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.270     2.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.236     5.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.118     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X83Y128        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[0] rise@3.951ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.203ns (29.293%)  route 0.490ns (70.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 5.399 - 3.951 ) 
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.410ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.372ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.395     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.220     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X82Y128        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     2.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.270     2.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.236     5.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.118     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X83Y128        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -2.330    
  -------------------------------------------------------------------
                         slack                                  3.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.773ns (routing 0.223ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.249ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.773     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y129        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X83Y129        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.030 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.877     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.119     0.925    
    SLICE_X83Y129        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.773ns (routing 0.223ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.249ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.773     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X83Y128        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.030 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     1.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[2]
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.877     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.119     0.925    
    SLICE_X83Y128        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.767ns (routing 0.223ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.867ns (routing 0.249ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.767     0.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.954 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.078     1.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X82Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.867     1.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.115     0.919    
    SLICE_X82Y125        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.966    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.773ns (routing 0.223ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.249ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.773     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y129        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     1.015    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X83Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.041    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.877     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.119     0.925    
    SLICE_X83Y129        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.773ns (routing 0.223ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.249ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.773     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     1.015    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X83Y128        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     1.041    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[3]
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.877     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.119     0.925    
    SLICE_X83Y128        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.043ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.772ns (routing 0.223ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.249ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.772     0.918    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.059     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X83Y128        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     1.041    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.876     1.043    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.119     0.924    
    SLICE_X83Y128        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.057ns (44.531%)  route 0.071ns (55.469%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.773ns (routing 0.223ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.249ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.773     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.064     1.021    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X83Y128        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     1.040 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[0]
                         net (fo=1, routed)           0.007     1.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[1]
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.877     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.119     0.925    
    SLICE_X83Y128        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.038ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.769ns (routing 0.223ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.249ns, distribution 0.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.769     0.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.955 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.090     1.045    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X82Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.871     1.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X82Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.117     0.921    
    SLICE_X82Y128        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.066ns (50.382%)  route 0.065ns (49.618%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.773ns (routing 0.223ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.249ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.773     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y129        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     1.015    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X83Y129        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     1.043 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     1.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.877     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.119     0.925    
    SLICE_X83Y129        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.066ns (50.382%)  route 0.065ns (49.618%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.044ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Net Delay (Source):      0.773ns (routing 0.223ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.877ns (routing 0.249ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.773     0.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     1.015    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X83Y128        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     1.043 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.007     1.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[4]
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y67        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.877     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X83Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.119     0.925    
    SLICE_X83Y128        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[0]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      1.954         3.951       1.997      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X82Y128       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X83Y128       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X83Y128       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X82Y128       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X82Y128       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X82Y128       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X83Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.585         0.199       0.386      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.125       0.478      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[0]
  To Clock:  rxusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_DF/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.639ns (39.347%)  route 0.985ns (60.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 5.400 - 3.951 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.411ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.373ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.530     1.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXPRBSERR)
                                                      0.639     2.411 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXPRBSERR
                         net (fo=2, routed)           0.985     3.396    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxprbserr_gt
    SLICE_X88Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_DF/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.237     5.400    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    SLICE_X88Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_DF/C
                         clock pessimism              0.120     5.520    
                         clock uncertainty           -0.046     5.473    
    SLICE_X88Y121        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     5.412    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_DF
  -------------------------------------------------------------------
                         required time                          5.412    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.697ns (41.340%)  route 0.989ns (58.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 5.487 - 3.951 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.411ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.373ns, distribution 0.951ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.530     1.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      0.697     2.469 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[6]
                         net (fo=1, routed)           0.989     3.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[6]
    SLICE_X96Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.324     5.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
                         clock pessimism              0.123     5.610    
                         clock uncertainty           -0.046     5.563    
    SLICE_X96Y124        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.588    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.651ns (38.912%)  route 1.022ns (61.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 5.481 - 3.951 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.411ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.373ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.530     1.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL1[2])
                                                      0.651     2.423 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXCTRL1[2]
                         net (fo=1, routed)           1.022     3.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[29]
    SLICE_X97Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.318     5.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y128        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[29]/C
                         clock pessimism              0.123     5.604    
                         clock uncertainty           -0.046     5.557    
    SLICE_X97Y128        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[29]
  -------------------------------------------------------------------
                         required time                          5.582    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.480ns (28.136%)  route 1.226ns (71.864%))
  Logic Levels:           4  (CARRY8=1 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.483 - 3.951 ) 
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.494ns (routing 0.411ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.373ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.494     1.736    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X99Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y126        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.815 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/Q
                         net (fo=3, routed)           0.899     2.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[38]
    SLICE_X97Y126        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     2.765 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0_i_2/O
                         net (fo=1, routed)           0.007     2.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0_i_2_n_341
    SLICE_X97Y126        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.099     2.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=2, routed)           0.154     3.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X96Y126        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.177 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2/O
                         net (fo=1, routed)           0.094     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2_n_341
    SLICE_X96Y126        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.370 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.072     3.442    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X96Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.320     5.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/C
                         clock pessimism              0.123     5.606    
                         clock uncertainty           -0.046     5.560    
    SLICE_X96Y126        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          5.585    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.701ns (42.692%)  route 0.941ns (57.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.483 - 3.951 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.411ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.373ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.530     1.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL1[0])
                                                      0.701     2.473 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXCTRL1[0]
                         net (fo=1, routed)           0.941     3.414    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[9]
    SLICE_X97Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.320     5.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/C
                         clock pessimism              0.123     5.606    
                         clock uncertainty           -0.046     5.559    
    SLICE_X97Y124        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -3.414    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.700ns (44.786%)  route 0.863ns (55.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 5.488 - 3.951 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.411ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.373ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.530     1.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      0.700     2.472 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[3]
                         net (fo=1, routed)           0.863     3.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[3]
    SLICE_X96Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.325     5.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
                         clock pessimism              0.123     5.611    
                         clock uncertainty           -0.046     5.564    
    SLICE_X96Y124        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -3.335    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.680ns (45.303%)  route 0.821ns (54.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.483 - 3.951 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.411ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.373ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.530     1.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[8])
                                                      0.680     2.452 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[8]
                         net (fo=1, routed)           0.821     3.273    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[10]
    SLICE_X97Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.320     5.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]/C
                         clock pessimism              0.123     5.606    
                         clock uncertainty           -0.046     5.559    
    SLICE_X97Y124        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[10]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.708ns (47.231%)  route 0.791ns (52.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 5.483 - 3.951 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.411ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.373ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.530     1.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      0.708     2.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[1]
                         net (fo=1, routed)           0.791     3.271    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[1]
    SLICE_X96Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.320     5.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/C
                         clock pessimism              0.123     5.606    
                         clock uncertainty           -0.046     5.559    
    SLICE_X96Y126        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.584    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.584    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.669ns (45.572%)  route 0.799ns (54.428%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 5.482 - 3.951 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.530ns (routing 0.411ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.373ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.530     1.772    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[12])
                                                      0.669     2.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXDATA[12]
                         net (fo=1, routed)           0.799     3.240    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[14]
    SLICE_X96Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.319     5.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[14]/C
                         clock pessimism              0.123     5.605    
                         clock uncertainty           -0.046     5.558    
    SLICE_X96Y126        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     5.583    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[14]
  -------------------------------------------------------------------
                         required time                          5.583    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[0] rise@3.951ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.462ns (32.173%)  route 0.974ns (67.827%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 5.484 - 3.951 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.488ns (routing 0.411ns, distribution 1.077ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.373ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.488     1.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X90Y119        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.809 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[4]/Q
                         net (fo=20, routed)          0.246     2.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[4]
    SLICE_X91Y120        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.188 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_9/O
                         net (fo=40, routed)          0.425     2.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[39]_1
    SLICE_X95Y124        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.763 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[12]_i_3/O
                         net (fo=1, routed)           0.250     3.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[12]_0
    SLICE_X94Y121        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.100     3.113 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[12]_i_1__4/O
                         net (fo=1, routed)           0.053     3.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[12]
    SLICE_X94Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     4.049    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.163 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.321     5.484    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X94Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[12]/C
                         clock pessimism              0.072     5.556    
                         clock uncertainty           -0.046     5.509    
    SLICE_X94Y121        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          5.534    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  2.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.324ns (routing 0.373ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.411ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.324     1.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y124        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.595 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.073     1.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[7]
    SLICE_X96Y125        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.548     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y125        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.173     1.617    
    SLICE_X96Y125        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.080ns (48.485%)  route 0.085ns (51.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.324ns (routing 0.373ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.411ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.324     1.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y125        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.594 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[3]/Q
                         net (fo=1, routed)           0.063     1.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[3]
    SLICE_X95Y125        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[3]_i_1/O
                         net (fo=1, routed)           0.022     1.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[3]_i_1_n_341
    SLICE_X95Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.501     1.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X95Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[3]/C
                         clock pessimism             -0.123     1.620    
    SLICE_X95Y125        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.680    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.478%)  route 0.078ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.315ns (routing 0.373ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.411ns, distribution 1.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.315     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/Q
                         net (fo=5, routed)           0.078     1.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[17]
    SLICE_X97Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.507     1.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y124        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[17]/C
                         clock pessimism             -0.173     1.576    
    SLICE_X97Y124        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.094ns (49.735%)  route 0.095ns (50.265%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.305ns (routing 0.373ns, distribution 0.932ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.411ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.305     1.517    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X93Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y125        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.575 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/Q
                         net (fo=7, routed)           0.071     1.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_2_in
    SLICE_X92Y125        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     1.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[13]_i_1__4/O
                         net (fo=1, routed)           0.024     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[13]_i_1__4_n_341
    SLICE_X92Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.499     1.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X92Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[13]/C
                         clock pessimism             -0.123     1.618    
    SLICE_X92Y125        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.060ns (40.541%)  route 0.088ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.315ns (routing 0.373ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.517ns (routing 0.411ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.315     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y126        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[18]/Q
                         net (fo=5, routed)           0.088     1.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[18]
    SLICE_X97Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.517     1.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[18]/C
                         clock pessimism             -0.173     1.586    
    SLICE_X97Y127        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.553%)  route 0.081ns (57.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.324ns (routing 0.373ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.411ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.324     1.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y127        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.596 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[17]/Q
                         net (fo=2, routed)           0.081     1.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[17]
    SLICE_X96Y127        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.559     1.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y127        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
                         clock pessimism             -0.183     1.618    
    SLICE_X96Y127        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     1.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.324ns (routing 0.373ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.411ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.324     1.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y127        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.596 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[19]/Q
                         net (fo=2, routed)           0.080     1.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[19]
    SLICE_X96Y127        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.559     1.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y127        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/CLK
                         clock pessimism             -0.183     1.618    
    SLICE_X96Y127        SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.028     1.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.058ns (28.713%)  route 0.144ns (71.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.321ns (routing 0.373ns, distribution 0.948ns)
  Clock Net Delay (Destination): 1.522ns (routing 0.411ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.321     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X99Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y127        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.591 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/Q
                         net (fo=3, routed)           0.144     1.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[30]
    SLICE_X97Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.522     1.764    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[30]/C
                         clock pessimism             -0.123     1.641    
    SLICE_X97Y127        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.059ns (31.720%)  route 0.127ns (68.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.322ns (routing 0.373ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.411ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.322     1.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y127        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.593 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[18]/Q
                         net (fo=1, routed)           0.127     1.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[18]
    SLICE_X95Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.506     1.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X95Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[21]/C
                         clock pessimism             -0.123     1.625    
    SLICE_X95Y127        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.093ns (51.955%)  route 0.086ns (48.045%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      1.328ns (routing 0.373ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.411ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.328     1.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y127        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.597 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[21]/Q
                         net (fo=1, routed)           0.062     1.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[21]
    SLICE_X95Y127        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[21]_i_1/O
                         net (fo=1, routed)           0.024     1.719    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[21]_i_1_n_341
    SLICE_X95Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y66        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.506     1.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X95Y127        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[21]/C
                         clock pessimism             -0.123     1.625    
    SLICE_X95Y127        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[0]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.954         3.951       1.997      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[20]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[21]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[22]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y127       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[23]_srl3/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[34]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[35]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[38]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y129       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3/CLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.737         0.203       0.534      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.132       0.627      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_1
  To Clock:  rxoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_1
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y65  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y64  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[1]
  To Clock:  rxoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        3.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.346ns (45.950%)  route 0.407ns (54.050%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 5.287 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.374ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.265 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.025     2.290    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[14]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.122     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.160     5.447    
                         clock uncertainty           -0.046     5.400    
    SLICE_X92Y145        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.425    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -2.290    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.333ns (44.939%)  route 0.408ns (55.061%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 5.287 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.374ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.252 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.026     2.278    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[15]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.122     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.160     5.447    
                         clock uncertainty           -0.046     5.400    
    SLICE_X92Y145        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.425    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -2.278    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.316ns (43.707%)  route 0.407ns (56.293%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 5.287 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.374ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.235 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.025     2.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[13]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.122     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.160     5.447    
                         clock uncertainty           -0.046     5.400    
    SLICE_X92Y145        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.425    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -2.260    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.312ns (43.333%)  route 0.408ns (56.667%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 5.285 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.374ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.231 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.026     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.120     5.285    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.160     5.445    
                         clock uncertainty           -0.046     5.398    
    SLICE_X92Y145        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.423    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.423    
                         arrival time                          -2.257    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.306ns (42.917%)  route 0.407ns (57.083%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 5.285 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.374ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.225 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.025     2.250    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.120     5.285    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.160     5.445    
                         clock uncertainty           -0.046     5.398    
    SLICE_X92Y145        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.423    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.423    
                         arrival time                          -2.250    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.297ns (42.128%)  route 0.408ns (57.872%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 5.285 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.374ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.216 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.026     2.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.120     5.285    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.160     5.445    
                         clock uncertainty           -0.046     5.398    
    SLICE_X92Y145        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.423    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.423    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.286ns (41.270%)  route 0.407ns (58.730%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 5.285 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.374ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.123 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.205 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.025     2.230    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[9]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.120     5.285    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.160     5.445    
                         clock uncertainty           -0.046     5.398    
    SLICE_X92Y145        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.423    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.423    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.308ns (44.638%)  route 0.382ns (55.362%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 5.293 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.374ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.229     2.201 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.026     2.227    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.128     5.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.168     5.461    
                         clock uncertainty           -0.046     5.415    
    SLICE_X92Y144        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.440    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.440    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.305ns (44.461%)  route 0.381ns (55.539%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 5.293 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.128ns (routing 0.374ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.616 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.356     1.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.226     2.198 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.025     2.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[6]
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.128     5.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.168     5.461    
                         clock uncertainty           -0.046     5.415    
    SLICE_X92Y144        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.440    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.440    
                         arrival time                          -2.223    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[1] rise@3.951ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.623%)  route 0.352ns (60.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.336ns = ( 5.287 - 3.951 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.413ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.374ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.293     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     1.618 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.115     1.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X91Y144        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     1.883 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.237     2.120    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.122     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.160     5.447    
                         clock uncertainty           -0.046     5.400    
    SLICE_X92Y145        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     5.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -2.120    
  -------------------------------------------------------------------
                         slack                                  3.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.709ns (routing 0.225ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.249ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.048     0.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.960 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     0.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.804     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.110     0.862    
    SLICE_X92Y145        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.908    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.712ns (routing 0.225ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.249ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.712     0.859    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y144        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.898 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.964 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[2]
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.112     0.865    
    SLICE_X92Y144        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.709ns (routing 0.225ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.249ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.961 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.804     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.110     0.862    
    SLICE_X92Y145        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.908    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.712ns (routing 0.225ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.249ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.712     0.859    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y144        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.898 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.965 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[3]
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.112     0.865    
    SLICE_X92Y144        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.709ns (routing 0.225ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.804ns (routing 0.249ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.709     0.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y145        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.895 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X92Y145        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.804     0.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.110     0.862    
    SLICE_X92Y145        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.908    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.715ns (routing 0.225ns, distribution 0.490ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.249ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.715     0.862    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y144        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.901 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.050     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.968 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     0.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.813     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.113     0.868    
    SLICE_X92Y144        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.041ns (33.884%)  route 0.080ns (66.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.712ns (routing 0.225ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.249ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.712     0.859    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.900 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.080     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.112     0.865    
    SLICE_X91Y144        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.279%)  route 0.057ns (46.721%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.712ns (routing 0.225ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.249ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.712     0.859    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y144        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.898 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     0.974 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.007     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[4]
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.112     0.865    
    SLICE_X92Y144        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.712ns (routing 0.225ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.249ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.712     0.859    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y144        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.898 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.058     0.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X92Y144        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.974 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[0]
                         net (fo=1, routed)           0.007     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[1]
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X92Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.112     0.865    
    SLICE_X92Y144        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.746%)  route 0.086ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.859ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.712ns (routing 0.225ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.249ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.712     0.859    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y144        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.899 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.086     0.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y65        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.809     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X91Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                         clock pessimism             -0.112     0.865    
    SLICE_X91Y144        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[1]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      1.954         3.951       1.997      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X91Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X91Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X91Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X92Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.585         0.183       0.402      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.114       0.489      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[1]
  To Clock:  rxusrclk2_i[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.074ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_DF/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.639ns (40.649%)  route 0.933ns (59.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.243 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.378ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXPRBSERR)
                                                      0.639     2.236 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXPRBSERR
                         net (fo=2, routed)           0.933     3.169    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxprbserr_gt
    SLICE_X87Y139        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_DF/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.078     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    SLICE_X87Y139        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_DF/C
                         clock pessimism              0.107     5.350    
                         clock uncertainty           -0.046     5.303    
    SLICE_X87Y139        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_DF
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  2.074    

Slack (MET) :             2.130ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.708ns (42.344%)  route 0.964ns (57.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 5.310 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.378ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      0.708     2.305 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[1]
                         net (fo=1, routed)           0.964     3.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[1]
    SLICE_X91Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.145     5.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X91Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/C
                         clock pessimism              0.111     5.421    
                         clock uncertainty           -0.046     5.374    
    SLICE_X91Y136        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.399    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  2.130    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.697ns (42.397%)  route 0.947ns (57.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 5.305 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.378ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[7])
                                                      0.697     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[7]
                         net (fo=1, routed)           0.947     3.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[7]
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.140     5.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/C
                         clock pessimism              0.111     5.416    
                         clock uncertainty           -0.046     5.369    
    SLICE_X90Y136        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.658ns (40.368%)  route 0.972ns (59.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 5.315 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.378ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL1[1])
                                                      0.658     2.255 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXCTRL1[1]
                         net (fo=1, routed)           0.972     3.227    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[19]
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.150     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/C
                         clock pessimism              0.111     5.426    
                         clock uncertainty           -0.046     5.379    
    SLICE_X90Y135        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.675ns (42.214%)  route 0.924ns (57.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 5.315 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.378ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[10])
                                                      0.675     2.272 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[10]
                         net (fo=1, routed)           0.924     3.196    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[12]
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.150     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/C
                         clock pessimism              0.111     5.426    
                         clock uncertainty           -0.046     5.379    
    SLICE_X90Y135        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.672ns (42.132%)  route 0.923ns (57.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 5.315 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.378ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[14])
                                                      0.672     2.269 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[14]
                         net (fo=1, routed)           0.923     3.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[16]
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.150     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/C
                         clock pessimism              0.111     5.426    
                         clock uncertainty           -0.046     5.379    
    SLICE_X90Y135        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  2.212    

Slack (MET) :             2.215ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.713ns (44.871%)  route 0.876ns (55.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 5.312 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.378ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      0.713     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[0]
                         net (fo=1, routed)           0.876     3.186    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[0]
    SLICE_X91Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X91Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/C
                         clock pessimism              0.111     5.423    
                         clock uncertainty           -0.046     5.376    
    SLICE_X91Y136        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  2.215    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.701ns (44.707%)  route 0.867ns (55.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 5.312 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.378ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL1[0])
                                                      0.701     2.298 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXCTRL1[0]
                         net (fo=1, routed)           0.867     3.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[9]
    SLICE_X91Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X91Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]/C
                         clock pessimism              0.111     5.423    
                         clock uncertainty           -0.046     5.376    
    SLICE_X91Y136        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[9]
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.664ns (42.347%)  route 0.904ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 5.315 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.378ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[22])
                                                      0.664     2.261 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXDATA[22]
                         net (fo=1, routed)           0.904     3.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[26]
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.150     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/C
                         clock pessimism              0.111     5.426    
                         clock uncertainty           -0.046     5.379    
    SLICE_X90Y135        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -3.165    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[1] rise@3.951ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.704ns (45.013%)  route 0.860ns (54.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 5.319 - 3.951 ) 
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.353ns (routing 0.416ns, distribution 0.937ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.378ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.353     1.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[0])
                                                      0.704     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXCTRL0[0]
                         net (fo=1, routed)           0.860     3.161    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[8]
    SLICE_X89Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     4.051    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.154     5.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X89Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/C
                         clock pessimism              0.111     5.430    
                         clock uncertainty           -0.046     5.383    
    SLICE_X89Y135        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.408    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]
  -------------------------------------------------------------------
                         required time                          5.408    
                         arrival time                          -3.161    
  -------------------------------------------------------------------
                         slack                                  2.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.307ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.093ns (routing 0.378ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.254ns (routing 0.416ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     0.100    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.093     1.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X86Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.365 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[3]/Q
                         net (fo=4, routed)           0.065     1.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in15_in
    SLICE_X85Y131        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.452 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[12]_i_1__3/O
                         net (fo=1, routed)           0.022     1.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[12]_i_1__3_n_341
    SLICE_X85Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.254     1.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X85Y131        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[12]/C
                         clock pessimism             -0.104     1.394    
    SLICE_X85Y131        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.094ns (49.215%)  route 0.097ns (50.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.080ns (routing 0.378ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.416ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     0.100    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.080     1.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X84Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y136        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[17]/Q
                         net (fo=4, routed)           0.072     1.424    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/Q[17]
    SLICE_X86Y136        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.036     1.460 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_b[3]_i_1/O
                         net (fo=1, routed)           0.025     1.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_b[3]_i_1_n_341
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.262     1.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X86Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_b_reg[3]/C
                         clock pessimism             -0.104     1.402    
    SLICE_X86Y136        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.462    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.080ns (48.780%)  route 0.084ns (51.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.084ns (routing 0.378ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.237ns (routing 0.416ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     0.100    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.084     1.298    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X86Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.356 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[33]/Q
                         net (fo=1, routed)           0.060     1.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[33]
    SLICE_X85Y138        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     1.438 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[33]_i_1/O
                         net (fo=1, routed)           0.024     1.462    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[33]_i_1_n_341
    SLICE_X85Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.237     1.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X85Y138        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[33]/C
                         clock pessimism             -0.104     1.377    
    SLICE_X85Y138        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.437    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.796%)  route 0.077ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.150ns (routing 0.378ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.416ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     0.100    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.150     1.364    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y135        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.424 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/Q
                         net (fo=3, routed)           0.077     1.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[22]
    SLICE_X90Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.324     1.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[22]/C
                         clock pessimism             -0.160     1.408    
    SLICE_X90Y134        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.985ns
    Source Clock Delay      (SCD):    0.869ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.722ns (routing 0.229ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.250ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.722     0.869    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y133        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.908 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[37]/Q
                         net (fo=1, routed)           0.060     0.968    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[37]
    SLICE_X90Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.817     0.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[2]/C
                         clock pessimism             -0.098     0.887    
    SLICE_X90Y132        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.959ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Net Delay (Source):      0.698ns (routing 0.229ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.250ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.698     0.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X86Y130        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y130        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.883 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[12]/Q
                         net (fo=6, routed)           0.031     0.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in12_in
    SLICE_X86Y129        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.928 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[6]_i_1__6/O
                         net (fo=1, routed)           0.021     0.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[6]_i_1__6_n_341
    SLICE_X86Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.791     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X86Y129        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[6]/C
                         clock pessimism             -0.092     0.867    
    SLICE_X86Y129        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.093ns (45.366%)  route 0.112ns (54.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      1.081ns (routing 0.378ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.416ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     0.100    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.081     1.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X83Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.353 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/Q
                         net (fo=12, routed)          0.077     1.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in4_in
    SLICE_X84Y133        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     1.465 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[22]_i_1__6/O
                         net (fo=1, routed)           0.035     1.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_0_out[22]
    SLICE_X84Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.264     1.508    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X84Y133        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[22]/C
                         clock pessimism             -0.104     1.404    
    SLICE_X84Y133        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.464    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.081ns (50.311%)  route 0.080ns (49.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.070ns (routing 0.378ns, distribution 0.692ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.416ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     0.100    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.070     1.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X82Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y135        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[39]/Q
                         net (fo=1, routed)           0.056     1.399    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_0[39]
    SLICE_X82Y134        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.421 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[39]_i_1__5/O
                         net (fo=1, routed)           0.024     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[39]
    SLICE_X82Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.255     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X82Y134        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]/C
                         clock pessimism             -0.152     1.347    
    SLICE_X82Y134        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.407    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.059ns (28.641%)  route 0.147ns (71.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.111ns
  Clock Net Delay (Source):      1.147ns (routing 0.378ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.416ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.100     0.100    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.214 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     1.361    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X91Y136        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y136        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.420 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/Q
                         net (fo=4, routed)           0.147     1.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[0]
    SLICE_X89Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.114     0.114    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.334     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X89Y135        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[0]/C
                         clock pessimism             -0.111     1.467    
    SLICE_X89Y135        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[1] rise@0.000ns - rxusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.073ns (54.074%)  route 0.062ns (45.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.691ns (routing 0.229ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.250ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.691     0.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X87Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.877 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[27]/Q
                         net (fo=6, routed)           0.055     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in8_in
    SLICE_X88Y132        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     0.966 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[3]_i_1__10/O
                         net (fo=1, routed)           0.007     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_out[3]
    SLICE_X88Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y64        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.782     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X88Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[3]/C
                         clock pessimism             -0.065     0.885    
    SLICE_X88Y132        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[1]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.954         3.951       1.997      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X86Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X86Y137       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X88Y136       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.737         0.195       0.542      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.123       0.636      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_2
  To Clock:  rxoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_2
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y63  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y62  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[2]
  To Clock:  rxoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.208%)  route 0.618ns (72.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 5.242 - 3.951 ) 
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.418ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.380ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.239     1.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.561 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X88Y169        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.379     2.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.078     5.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.151     5.393    
                         clock uncertainty           -0.046     5.347    
    SLICE_X88Y165        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.208%)  route 0.618ns (72.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 5.242 - 3.951 ) 
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.418ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.380ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.239     1.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.561 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X88Y169        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.379     2.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.078     5.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.151     5.393    
                         clock uncertainty           -0.046     5.347    
    SLICE_X88Y165        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     5.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.208%)  route 0.618ns (72.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 5.242 - 3.951 ) 
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.418ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.380ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.239     1.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.561 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X88Y169        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.379     2.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.078     5.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.151     5.393    
                         clock uncertainty           -0.046     5.347    
    SLICE_X88Y165        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     5.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.208%)  route 0.618ns (72.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.291ns = ( 5.242 - 3.951 ) 
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.418ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.078ns (routing 0.380ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.239     1.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.561 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X88Y169        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.379     2.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.078     5.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.151     5.393    
                         clock uncertainty           -0.046     5.347    
    SLICE_X88Y165        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     5.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.286    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.081ns (11.157%)  route 0.645ns (88.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 5.246 - 3.951 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.418ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.380ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.287     1.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X90Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y170        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.645     2.256    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.082     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.106     5.352    
                         clock uncertainty           -0.046     5.305    
    SLICE_X88Y169        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     5.231    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -2.256    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.081ns (11.203%)  route 0.642ns (88.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 5.245 - 3.951 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.418ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.380ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.287     1.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X90Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y170        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.642     2.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X88Y169        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.081     5.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                         clock pessimism              0.106     5.351    
                         clock uncertainty           -0.046     5.304    
    SLICE_X88Y169        FDSE (Setup_EFF_SLICEM_C_S)
                                                     -0.074     5.230    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.081ns (11.203%)  route 0.642ns (88.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 5.245 - 3.951 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.418ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.380ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.287     1.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X90Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y170        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.642     2.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.081     5.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism              0.106     5.351    
                         clock uncertainty           -0.046     5.304    
    SLICE_X88Y169        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074     5.230    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.081ns (11.203%)  route 0.642ns (88.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 5.245 - 3.951 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.418ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.380ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.287     1.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X90Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y170        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.642     2.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.081     5.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                         clock pessimism              0.106     5.351    
                         clock uncertainty           -0.046     5.304    
    SLICE_X88Y169        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074     5.230    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.081ns (11.203%)  route 0.642ns (88.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 5.245 - 3.951 ) 
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.287ns (routing 0.418ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.081ns (routing 0.380ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.287     1.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X90Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y170        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/Q
                         net (fo=20, routed)          0.642     2.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.081     5.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism              0.106     5.351    
                         clock uncertainty           -0.046     5.304    
    SLICE_X88Y169        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.074     5.230    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -2.253    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[2] rise@3.951ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.231ns (28.696%)  route 0.574ns (71.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.243 - 3.951 ) 
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.239ns (routing 0.418ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.380ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.239     1.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.561 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X88Y169        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.335     2.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.151     5.394    
                         clock uncertainty           -0.046     5.348    
    SLICE_X88Y165        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  3.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.686ns (routing 0.229ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.251ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.686     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.778     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.107     0.839    
    SLICE_X88Y169        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.886    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.685ns (routing 0.229ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.251ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.685     0.832    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y165        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.870 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X88Y165        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.943 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[2]
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.777     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.107     0.838    
    SLICE_X88Y165        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.686ns (routing 0.229ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.251ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.686     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y166        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X88Y166        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.944 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.778     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.107     0.839    
    SLICE_X88Y166        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.885    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.685ns (routing 0.229ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.251ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.685     0.832    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y165        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.870 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X88Y165        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.947 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[3]
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.777     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.107     0.838    
    SLICE_X88Y165        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.686ns (routing 0.229ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.251ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.686     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y166        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X88Y166        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.948 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.778     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.107     0.839    
    SLICE_X88Y166        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.885    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.684ns (routing 0.229ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.251ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.684     0.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y165        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.870 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.059     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X88Y165        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.947 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[8]
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.776     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.107     0.837    
    SLICE_X88Y165        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.883    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.057ns (44.531%)  route 0.071ns (55.469%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.685ns (routing 0.229ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.251ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.685     0.832    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y165        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.870 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.064     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X88Y165        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.953 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[0]
                         net (fo=1, routed)           0.007     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[1]
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.777     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.107     0.838    
    SLICE_X88Y165        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.037ns (28.462%)  route 0.093ns (71.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.686ns (routing 0.229ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.251ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.686     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y169        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.870 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.093     0.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.778     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.107     0.839    
    SLICE_X88Y169        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.886    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.066ns (50.382%)  route 0.065ns (49.618%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.832ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.685ns (routing 0.229ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.251ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.685     0.832    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y165        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.870 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X88Y165        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     0.956 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.007     0.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[4]
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.777     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.107     0.838    
    SLICE_X88Y165        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.066ns (50.382%)  route 0.065ns (49.618%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Net Delay (Source):      0.686ns (routing 0.229ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.251ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.686     0.833    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y166        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X88Y166        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     0.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.007     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y63        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.778     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X88Y166        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.107     0.839    
    SLICE_X88Y166        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.885    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[2]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      1.954         3.951       1.997      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X88Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Fast    FDSE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y169        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X88Y166        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.585         0.188       0.397      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.117       0.486      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[2]
  To Clock:  rxusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.859ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 0.657ns (33.589%)  route 1.299ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 5.313 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.380ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      0.657     2.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[17]
                         net (fo=1, routed)           1.299     3.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[21]
    SLICE_X96Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.149     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/C
                         clock pessimism              0.109     5.422    
                         clock uncertainty           -0.046     5.375    
    SLICE_X96Y158        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.400    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -3.541    
  -------------------------------------------------------------------
                         slack                                  1.859    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.704ns (43.727%)  route 0.906ns (56.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 5.307 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.380ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[0])
                                                      0.704     2.289 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXCTRL0[0]
                         net (fo=1, routed)           0.906     3.195    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[8]
    SLICE_X97Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.143     5.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]/C
                         clock pessimism              0.109     5.416    
                         clock uncertainty           -0.046     5.369    
    SLICE_X97Y157        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[8]
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -3.195    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.656ns (40.670%)  route 0.957ns (59.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.311 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.380ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[16])
                                                      0.656     2.241 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[16]
                         net (fo=1, routed)           0.957     3.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[20]
    SLICE_X97Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     5.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/C
                         clock pessimism              0.109     5.420    
                         clock uncertainty           -0.046     5.373    
    SLICE_X97Y158        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.398    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          5.398    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.652ns (41.582%)  route 0.916ns (58.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 5.304 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.380ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[21])
                                                      0.652     2.237 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[21]
                         net (fo=1, routed)           0.916     3.153    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[25]
    SLICE_X96Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.140     5.304    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/C
                         clock pessimism              0.109     5.413    
                         clock uncertainty           -0.046     5.366    
    SLICE_X96Y159        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.391    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -3.153    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.665ns (42.519%)  route 0.899ns (57.481%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.311 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.380ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      0.665     2.250 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[15]
                         net (fo=1, routed)           0.899     3.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[17]
    SLICE_X97Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     5.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
                         clock pessimism              0.109     5.420    
                         clock uncertainty           -0.046     5.373    
    SLICE_X97Y158        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.398    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.398    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.713ns (45.734%)  route 0.846ns (54.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 5.307 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.380ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      0.713     2.298 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[0]
                         net (fo=1, routed)           0.846     3.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[0]
    SLICE_X97Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.143     5.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/C
                         clock pessimism              0.109     5.416    
                         clock uncertainty           -0.046     5.369    
    SLICE_X97Y157        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -3.144    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.708ns (45.736%)  route 0.840ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.360ns = ( 5.311 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.380ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      0.708     2.293 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[1]
                         net (fo=1, routed)           0.840     3.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[1]
    SLICE_X97Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     5.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/C
                         clock pessimism              0.109     5.420    
                         clock uncertainty           -0.046     5.373    
    SLICE_X97Y158        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     5.398    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.398    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.557ns (34.944%)  route 1.037ns (65.056%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 5.316 - 3.951 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.300ns (routing 0.418ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.380ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X99Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y157        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.622 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[11]/Q
                         net (fo=5, routed)           0.702     2.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[11]
    SLICE_X97Y159        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.413 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5/O
                         net (fo=1, routed)           0.009     2.422    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_5_n_341
    SLICE_X97Y159        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     2.576 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.026     2.602    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X97Y160        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     2.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=2, routed)           0.139     2.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X97Y161        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.854 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2/O
                         net (fo=1, routed)           0.089     2.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2_n_341
    SLICE_X96Y161        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.065 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.072     3.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X96Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.152     5.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/C
                         clock pessimism              0.109     5.425    
                         clock uncertainty           -0.046     5.379    
    SLICE_X96Y161        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.697ns (45.585%)  route 0.832ns (54.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.358ns = ( 5.309 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.380ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      0.697     2.282 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXDATA[6]
                         net (fo=1, routed)           0.832     3.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[6]
    SLICE_X97Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.145     5.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
                         clock pessimism              0.109     5.418    
                         clock uncertainty           -0.046     5.371    
    SLICE_X97Y157        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.396    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.396    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_DF/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i[2] rise@3.951ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.639ns (44.685%)  route 0.791ns (55.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 5.297 - 3.951 ) 
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.418ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.380ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.342     1.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXPRBSERR)
                                                      0.639     2.224 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXPRBSERR
                         net (fo=2, routed)           0.791     3.015    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxprbserr_gt
    SLICE_X91Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_DF/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.133     5.297    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    SLICE_X91Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_DF/C
                         clock pessimism              0.109     5.406    
                         clock uncertainty           -0.046     5.359    
    SLICE_X91Y160        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     5.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_DF
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -3.015    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.619%)  route 0.088ns (52.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.135ns (routing 0.380ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.418ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.135     1.348    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X93Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y158        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.406 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[23]/Q
                         net (fo=4, routed)           0.066     1.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/Q[23]
    SLICE_X92Y158        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     1.494 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[0]_i_1/O
                         net (fo=1, routed)           0.022     1.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c[0]_i_1_n_341
    SLICE_X92Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.306     1.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/rx_clk_i
    SLICE_X92Y158        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[0]/C
                         clock pessimism             -0.110     1.440    
    SLICE_X92Y158        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/i_ones_counter/count_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.146ns (routing 0.380ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.418ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.146     1.359    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.417 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[4]/Q
                         net (fo=1, routed)           0.070     1.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[4]
    SLICE_X95Y157        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.509 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[4]_i_1/O
                         net (fo=1, routed)           0.022     1.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[4]_i_1_n_341
    SLICE_X95Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.316     1.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X95Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[4]/C
                         clock pessimism             -0.109     1.450    
    SLICE_X95Y157        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.510    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.148ns (routing 0.380ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.418ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.148     1.361    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y161        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.419 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[9]/Q
                         net (fo=1, routed)           0.072     1.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[9]
    SLICE_X97Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.325     1.568    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[30]/C
                         clock pessimism             -0.167     1.401    
    SLICE_X97Y161        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.060ns (32.086%)  route 0.127ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.146ns (routing 0.380ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.318ns (routing 0.418ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.146     1.359    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X95Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y164        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.419 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/Q
                         net (fo=6, routed)           0.127     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[9]_0[3]
    SLICE_X92Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.318     1.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/rx_clk_i
    SLICE_X92Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[4]/C
                         clock pessimism             -0.109     1.452    
    SLICE_X92Y164        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.113ns (59.162%)  route 0.078ns (40.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.146ns (routing 0.380ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.319ns (routing 0.418ns, distribution 0.901ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.146     1.359    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X95Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y164        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.417 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[19]/Q
                         net (fo=5, routed)           0.068     1.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in5_in
    SLICE_X96Y164        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.055     1.540 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[8]_i_1__10/O
                         net (fo=1, routed)           0.010     1.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_out[8]
    SLICE_X96Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.319     1.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X96Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[8]/C
                         clock pessimism             -0.109     1.453    
    SLICE_X96Y164        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.095ns (52.778%)  route 0.085ns (47.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.147ns (routing 0.380ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.418ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     1.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y157        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     1.420 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[9]/Q
                         net (fo=1, routed)           0.061     1.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[9]
    SLICE_X95Y157        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.516 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[9]_i_1/O
                         net (fo=1, routed)           0.024     1.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[9]_i_1_n_341
    SLICE_X95Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.311     1.554    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X95Y157        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[9]/C
                         clock pessimism             -0.109     1.445    
    SLICE_X95Y157        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.052ns (43.333%)  route 0.068ns (56.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.726ns (routing 0.229ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.811ns (routing 0.251ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.074     0.074    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.726     0.873    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y160        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.911 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/Q
                         net (fo=1, routed)           0.052     0.963    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[34]
    SLICE_X95Y160        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.977 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[34]_i_1/O
                         net (fo=1, routed)           0.016     0.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[34]_i_1_n_341
    SLICE_X95Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.086     0.086    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.811     0.979    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X95Y160        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/C
                         clock pessimism             -0.069     0.910    
    SLICE_X95Y160        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.093ns (45.813%)  route 0.110ns (54.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.146ns (routing 0.380ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.418ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.146     1.359    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X95Y164        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y164        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.418 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[22]/Q
                         net (fo=6, routed)           0.100     1.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_in
    SLICE_X96Y163        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.034     1.552 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[5]_i_1__10/O
                         net (fo=1, routed)           0.010     1.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_0_out[5]
    SLICE_X96Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.329     1.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X96Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[5]/C
                         clock pessimism             -0.109     1.463    
    SLICE_X96Y163        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.124ns (60.488%)  route 0.081ns (39.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.147ns (routing 0.380ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.418ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     1.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X95Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.419 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[14]/Q
                         net (fo=8, routed)           0.070     1.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in
    SLICE_X96Y165        LUT2 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.065     1.554 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o[8]_i_1__9/O
                         net (fo=1, routed)           0.011     1.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_out[8]
    SLICE_X96Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.330     1.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X96Y165        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[8]/C
                         clock pessimism             -0.109     1.464    
    SLICE_X96Y165        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     1.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.060ns (42.553%)  route 0.081ns (57.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.570ns
    Source Clock Delay      (SCD):    1.363ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.150ns (routing 0.380ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.418ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.150     1.363    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X97Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y161        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.423 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[27]/Q
                         net (fo=1, routed)           0.081     1.504    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[27]
    SLICE_X96Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y62        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.327     1.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X96Y161        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[27]/C
                         clock pessimism             -0.167     1.403    
    SLICE_X96Y161        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.464    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[2]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.954         3.951       1.997      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X94Y159        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X94Y159        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X96Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X94Y159        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.737         0.186       0.551      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.117       0.642      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_3
  To Clock:  rxoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_3
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y61  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y60  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[3]
  To Clock:  rxoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.395%)  route 0.529ns (69.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.243 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.379ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.300     2.308    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.068     5.311    
                         clock uncertainty           -0.046     5.264    
    SLICE_X77Y179        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     5.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.395%)  route 0.529ns (69.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.243 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.379ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.300     2.308    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.068     5.311    
                         clock uncertainty           -0.046     5.264    
    SLICE_X77Y179        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     5.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.395%)  route 0.529ns (69.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.243 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.379ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.300     2.308    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.068     5.311    
                         clock uncertainty           -0.046     5.264    
    SLICE_X77Y179        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     5.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.896ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.231ns (30.395%)  route 0.529ns (69.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.243 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.079ns (routing 0.379ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.300     2.308    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.068     5.311    
                         clock uncertainty           -0.046     5.264    
    SLICE_X77Y179        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     5.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.204    
                         arrival time                          -2.308    
  -------------------------------------------------------------------
                         slack                                  2.896    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.231ns (30.882%)  route 0.517ns (69.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 5.241 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.379ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.288     2.296    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X76Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.077     5.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.068     5.309    
                         clock uncertainty           -0.046     5.262    
    SLICE_X76Y179        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     5.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -2.296    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.231ns (30.924%)  route 0.516ns (69.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 5.241 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.379ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.287     2.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.077     5.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.068     5.309    
                         clock uncertainty           -0.046     5.262    
    SLICE_X77Y179        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     5.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.231ns (30.924%)  route 0.516ns (69.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 5.241 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.379ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.287     2.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.077     5.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.068     5.309    
                         clock uncertainty           -0.046     5.262    
    SLICE_X77Y179        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     5.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.231ns (30.924%)  route 0.516ns (69.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 5.241 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.379ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.287     2.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.077     5.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.068     5.309    
                         clock uncertainty           -0.046     5.262    
    SLICE_X77Y179        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.231ns (30.924%)  route 0.516ns (69.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 5.241 - 3.951 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.305ns (routing 0.417ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.077ns (routing 0.379ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.629 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.229     1.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X76Y180        LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0/O
                         net (fo=16, routed)          0.287     2.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__0_n_341
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.077     5.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.068     5.309    
                         clock uncertainty           -0.046     5.262    
    SLICE_X77Y179        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.202    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxoutclk_o[3] rise@3.951ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.310ns (38.177%)  route 0.502ns (61.823%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns = ( 5.294 - 3.951 ) 
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.243ns (routing 0.417ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.379ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.243     1.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.565 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.451     2.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X77Y179        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.131 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.026     2.157    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.273 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.025     2.298    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[14]
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.130     5.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.068     5.362    
                         clock uncertainty           -0.046     5.315    
    SLICE_X77Y180        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.340    
                         arrival time                          -2.298    
  -------------------------------------------------------------------
                         slack                                  3.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.133ns (47.331%)  route 0.148ns (52.669%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      1.079ns (routing 0.379ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.417ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     1.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.350 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.135     1.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X77Y179        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.004     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.031     1.564 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.009     1.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[9]
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.068     1.475    
    SLICE_X77Y180        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.139ns (48.264%)  route 0.149ns (51.736%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      1.079ns (routing 0.379ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.417ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     1.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.350 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.135     1.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X77Y179        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.004     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.037     1.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.010     1.580    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[11]
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.068     1.475    
    SLICE_X77Y180        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.155ns (51.155%)  route 0.148ns (48.845%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      1.079ns (routing 0.379ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.417ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     1.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.350 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.135     1.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X77Y179        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.004     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.053     1.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.009     1.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[13]
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.068     1.480    
    SLICE_X77Y180        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.150ns (50.167%)  route 0.149ns (49.833%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      1.079ns (routing 0.379ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.417ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     1.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.350 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.135     1.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X77Y179        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.004     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.048     1.581 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.010     1.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[10]
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.068     1.475    
    SLICE_X77Y180        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.154ns (50.825%)  route 0.149ns (49.175%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.543ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      1.079ns (routing 0.379ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.417ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     1.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.350 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.135     1.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X77Y179        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.004     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.052     1.585 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.010     1.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[12]
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.068     1.475    
    SLICE_X77Y180        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.165ns (52.548%)  route 0.149ns (47.452%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      1.079ns (routing 0.379ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.417ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.079     1.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.350 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.135     1.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X77Y179        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.004     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X77Y180        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.063     1.596 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.010     1.606    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[15]
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          1.305     1.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.068     1.480    
    SLICE_X77Y180        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.041ns (34.167%)  route 0.079ns (65.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.113ns
  Clock Net Delay (Source):      0.712ns (routing 0.228ns, distribution 0.484ns)
  Clock Net Delay (Destination): 0.810ns (routing 0.251ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.712     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.899 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.079     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.810     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.113     0.864    
    SLICE_X76Y180        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.911    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.715ns (routing 0.228ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.251ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.715     0.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y180        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.900 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.085     0.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.814     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X76Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                         clock pessimism             -0.114     0.867    
    SLICE_X76Y180        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.056ns (42.105%)  route 0.077ns (57.895%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.981ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.715ns (routing 0.228ns, distribution 0.487ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.251ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.715     0.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.900 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.070     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X77Y180        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     0.987 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.007     0.994    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[14]
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.814     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.114     0.867    
    SLICE_X77Y180        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.056ns (36.364%)  route 0.098ns (63.636%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.941ns
    Source Clock Delay      (SCD):    0.827ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.681ns (routing 0.228ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.774ns (routing 0.251ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.681     0.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y179        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.866 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.091     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X77Y179        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.974 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__4[2]
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y61        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=23, routed)          0.774     0.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X77Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.108     0.833    
    SLICE_X77Y179        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.879    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[3]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK  n/a                      1.954         3.951       1.997      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X76Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X77Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X77Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X76Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X76Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X76Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X77Y180        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.585         0.190       0.395      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK  GTHE4_CHANNEL/RXUSRCLK2  0.603         0.119       0.484      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i__0[3]
  To Clock:  rxusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_DF/CE
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.639ns (41.279%)  route 0.909ns (58.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 5.246 - 3.951 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.378ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.350     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXPRBSERR)
                                                      0.639     2.232 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXPRBSERR
                         net (fo=2, routed)           0.909     3.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxprbserr_gt
    SLICE_X85Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_DF/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.082     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    SLICE_X85Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_DF/C
                         clock pessimism              0.107     5.353    
                         clock uncertainty           -0.046     5.306    
    SLICE_X85Y176        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_DF
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.716ns (44.116%)  route 0.907ns (55.884%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.356ns = ( 5.307 - 3.951 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.330ns (routing 0.417ns, distribution 0.913ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.378ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.330     1.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y173        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     1.651 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/Q
                         net (fo=4, routed)           0.390     2.041    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[3]
    SLICE_X92Y172        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_7/O
                         net (fo=1, routed)           0.009     2.174    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_7_n_341
    SLICE_X92Y172        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.360 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.026     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X92Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     2.463 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=2, routed)           0.162     2.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X93Y173        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     2.777 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2/O
                         net (fo=1, routed)           0.248     3.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2_n_341
    SLICE_X93Y173        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.124 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.072     3.196    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X93Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.143     5.307    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X93Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/C
                         clock pessimism              0.110     5.417    
                         clock uncertainty           -0.046     5.371    
    SLICE_X93Y173        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.396    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          5.396    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.646ns (40.783%)  route 0.938ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 5.312 - 3.951 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.378ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.350     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[18])
                                                      0.646     2.239 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXDATA[18]
                         net (fo=1, routed)           0.938     3.177    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[22]
    SLICE_X94Y172        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.148     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X94Y172        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]/C
                         clock pessimism              0.110     5.422    
                         clock uncertainty           -0.046     5.375    
    SLICE_X94Y172        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.400    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[22]
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.577ns  (logic 0.664ns (42.105%)  route 0.913ns (57.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 5.313 - 3.951 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.378ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.350     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[22])
                                                      0.664     2.257 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXDATA[22]
                         net (fo=1, routed)           0.913     3.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[26]
    SLICE_X94Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.149     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X94Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/C
                         clock pessimism              0.110     5.423    
                         clock uncertainty           -0.046     5.376    
    SLICE_X94Y173        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  2.231    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.713ns (45.270%)  route 0.862ns (54.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 5.313 - 3.951 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.378ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.350     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[0])
                                                      0.713     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXDATA[0]
                         net (fo=1, routed)           0.862     3.168    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[0]
    SLICE_X94Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.149     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X94Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]/C
                         clock pessimism              0.110     5.423    
                         clock uncertainty           -0.046     5.376    
    SLICE_X94Y173        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     5.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          5.401    
                         arrival time                          -3.168    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.472ns (28.728%)  route 1.171ns (71.272%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.349ns = ( 5.300 - 3.951 ) 
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.265ns (routing 0.417ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.378ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.265     1.508    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X86Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y178        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.584 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=18, routed)          0.395     1.979    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pat_id_r1[0]
    SLICE_X87Y180        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     2.128 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o[39]_i_5__0/O
                         net (fo=20, routed)          0.340     2.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/data_o_reg[0]
    SLICE_X86Y181        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.158     2.626 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk2/data_o[22]_i_3__0/O
                         net (fo=2, routed)           0.387     3.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[22]_0
    SLICE_X90Y177        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     3.102 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[22]_i_1__4/O
                         net (fo=1, routed)           0.049     3.151    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[22]
    SLICE_X90Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.136     5.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X90Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/C
                         clock pessimism              0.106     5.406    
                         clock uncertainty           -0.046     5.360    
    SLICE_X90Y177        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.385    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                          5.385    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.701ns (44.994%)  route 0.857ns (55.006%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 5.312 - 3.951 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.378ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.350     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      0.701     2.294 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXDATA[4]
                         net (fo=1, routed)           0.857     3.151    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[4]
    SLICE_X94Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.148     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X94Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/C
                         clock pessimism              0.110     5.422    
                         clock uncertainty           -0.046     5.375    
    SLICE_X94Y173        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.400    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.658ns (42.315%)  route 0.897ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 5.312 - 3.951 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.378ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.350     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL1[1])
                                                      0.658     2.251 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXCTRL1[1]
                         net (fo=1, routed)           0.897     3.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[19]
    SLICE_X94Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.148     5.312    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X94Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]/C
                         clock pessimism              0.110     5.422    
                         clock uncertainty           -0.046     5.375    
    SLICE_X94Y173        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.400    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[19]
  -------------------------------------------------------------------
                         required time                          5.400    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.667ns (43.340%)  route 0.872ns (56.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 5.306 - 3.951 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.378ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.350     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXCTRL0[3])
                                                      0.667     2.260 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXCTRL0[3]
                         net (fo=1, routed)           0.872     3.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[38]
    SLICE_X93Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.142     5.306    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X93Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/C
                         clock pessimism              0.110     5.416    
                         clock uncertainty           -0.046     5.369    
    SLICE_X93Y173        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.274ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (rxusrclk2_i__0[3] rise@3.951ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.543ns  (logic 0.665ns (43.098%)  route 0.878ns (56.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 5.322 - 3.951 ) 
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.417ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.378ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.350     1.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      0.665     2.258 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXDATA[15]
                         net (fo=1, routed)           0.878     3.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[17]
    SLICE_X96Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.158     5.322    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X96Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
                         clock pessimism              0.110     5.432    
                         clock uncertainty           -0.046     5.385    
    SLICE_X96Y173        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                  2.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.060ns (35.088%)  route 0.111ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.143ns (routing 0.378ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.417ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.143     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X93Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y176        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.416 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[11]/Q
                         net (fo=1, routed)           0.111     1.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[11]
    SLICE_X91Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.315     1.558    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X91Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[11]/C
                         clock pessimism             -0.110     1.448    
    SLICE_X91Y176        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.510    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.058ns (29.897%)  route 0.136ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.149ns (routing 0.378ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.417ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.149     1.362    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X92Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y174        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.420 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[15]/Q
                         net (fo=1, routed)           0.136     1.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[15]
    SLICE_X90Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.335     1.578    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X90Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[24]/C
                         clock pessimism             -0.110     1.468    
    SLICE_X90Y173        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.060ns (32.258%)  route 0.126ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.143ns (routing 0.378ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.417ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.143     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X93Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y175        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.416 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[3]/Q
                         net (fo=1, routed)           0.126     1.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[3]
    SLICE_X91Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.321     1.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X91Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/C
                         clock pessimism             -0.110     1.454    
    SLICE_X91Y179        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.516    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.058ns (27.488%)  route 0.153ns (72.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.143ns (routing 0.378ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.417ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.143     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X93Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y174        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.414 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[39]/Q
                         net (fo=2, routed)           0.153     1.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[39]
    SLICE_X89Y174        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.372     1.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X89Y174        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3/CLK
                         clock pessimism             -0.110     1.505    
    SLICE_X89Y174        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.060ns (28.436%)  route 0.151ns (71.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.139ns (routing 0.378ns, distribution 0.761ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.417ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.139     1.352    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X91Y173        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y173        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.412 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[18]/Q
                         net (fo=2, routed)           0.151     1.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[18]
    SLICE_X89Y173        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.372     1.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X89Y173        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3/CLK
                         clock pessimism             -0.110     1.505    
    SLICE_X89Y173        SRL16E (Hold_C6LUT_SLICEM_CLK_D)
                                                      0.028     1.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.058ns (29.592%)  route 0.138ns (70.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.143ns (routing 0.378ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.417ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.143     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X93Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y176        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.414 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[4]/Q
                         net (fo=1, routed)           0.138     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[4]
    SLICE_X92Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.326     1.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X92Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]/C
                         clock pessimism             -0.110     1.459    
    SLICE_X92Y178        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.061ns (21.479%)  route 0.223ns (78.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.619ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      1.147ns (routing 0.378ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.417ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     1.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X91Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y179        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.421 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[3]/Q
                         net (fo=6, routed)           0.223     1.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[9]_0[2]
    SLICE_X90Y181        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/rx_clk_i
    SLICE_X90Y181        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[3]/C
                         clock pessimism             -0.069     1.550    
    SLICE_X90Y181        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_clk20/seed_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.154ns (54.417%)  route 0.129ns (45.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      1.149ns (routing 0.378ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.417ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.149     1.362    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X92Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.421 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[22]/Q
                         net (fo=7, routed)           0.105     1.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_2_in7_in
    SLICE_X92Y180        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.095     1.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[16]_i_1__2/O
                         net (fo=1, routed)           0.024     1.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[16]_i_1__2_n_341
    SLICE_X92Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.377     1.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X92Y180        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]/C
                         clock pessimism             -0.069     1.551    
    SLICE_X92Y180        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.083ns (28.819%)  route 0.205ns (71.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      1.147ns (routing 0.378ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.417ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.147     1.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X92Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y178        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.420 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[13]/Q
                         net (fo=3, routed)           0.181     1.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/Q[13]
    SLICE_X92Y181        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.624 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[13]_i_1__3/O
                         net (fo=1, routed)           0.024     1.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[13]_i_1__3_n_341
    SLICE_X92Y181        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         1.377     1.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X92Y181        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[13]/C
                         clock pessimism             -0.069     1.551    
    SLICE_X92Y181        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.059ns (64.835%)  route 0.032ns (35.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.945ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.684ns (routing 0.227ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.252ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.684     0.830    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X85Y170        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y170        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.869 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.026     0.895    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg_n_341_[2]
    SLICE_X85Y170        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     0.915 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt[1]_i_1/O
                         net (fo=1, routed)           0.006     0.921    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt[1]_i_1_n_341
    SLICE_X85Y170        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y60        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=758, routed)         0.778     0.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X85Y170        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]/C
                         clock pessimism             -0.109     0.836    
    SLICE_X85Y170        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.883    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i__0[3]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                     1.954         3.951       1.997      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.064         3.951       2.887      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[21]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[22]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y173        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[23]_srl3/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.532         1.975       1.443      SLICE_X89Y172        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.737         0.186       0.551      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK  0.759         0.119       0.640      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o
  To Clock:  txoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y59  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y58  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[0]
  To Clock:  txoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.768%)  route 0.545ns (70.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 5.313 - 3.951 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.493ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.440ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.326     1.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.648 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.306     2.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.149     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.118     5.431    
                         clock uncertainty           -0.046     5.385    
    SLICE_X71Y121        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.768%)  route 0.545ns (70.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 5.313 - 3.951 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.493ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.440ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.326     1.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.648 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.306     2.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.149     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.118     5.431    
                         clock uncertainty           -0.046     5.385    
    SLICE_X71Y121        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     5.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.768%)  route 0.545ns (70.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns = ( 5.313 - 3.951 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.493ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.440ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.326     1.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.648 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.306     2.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.149     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.118     5.431    
                         clock uncertainty           -0.046     5.385    
    SLICE_X71Y121        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     5.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.768%)  route 0.545ns (70.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 5.314 - 3.951 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.493ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.440ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.326     1.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.648 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.306     2.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.150     5.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.118     5.432    
                         clock uncertainty           -0.046     5.386    
    SLICE_X71Y121        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.768%)  route 0.545ns (70.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 5.314 - 3.951 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.493ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.440ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.326     1.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.648 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.306     2.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.150     5.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.118     5.432    
                         clock uncertainty           -0.046     5.386    
    SLICE_X71Y121        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.768%)  route 0.545ns (70.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 5.314 - 3.951 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.493ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.440ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.326     1.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.648 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.306     2.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.150     5.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.118     5.432    
                         clock uncertainty           -0.046     5.386    
    SLICE_X71Y121        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.231ns (29.768%)  route 0.545ns (70.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 5.314 - 3.951 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.493ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.150ns (routing 0.440ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.326     1.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.648 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y120        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.039 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.306     2.345    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.150     5.314    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.118     5.432    
                         clock uncertainty           -0.046     5.386    
    SLICE_X71Y121        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.203ns (26.398%)  route 0.566ns (73.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 5.316 - 3.951 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.324ns (routing 0.493ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.440ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.324     1.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X87Y122        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.647 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.216     1.863    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X87Y122        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.986 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.350     2.336    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.152     5.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.167     5.483    
                         clock uncertainty           -0.046     5.437    
    SLICE_X86Y126        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.376    
                         arrival time                          -2.336    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.203ns (26.398%)  route 0.566ns (73.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 5.316 - 3.951 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.324ns (routing 0.493ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.440ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.324     1.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X87Y122        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.647 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.216     1.863    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X87Y122        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.986 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.350     2.336    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.152     5.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.167     5.483    
                         clock uncertainty           -0.046     5.437    
    SLICE_X86Y126        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     5.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.376    
                         arrival time                          -2.336    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[0] rise@3.951ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.203ns (26.398%)  route 0.566ns (73.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 5.316 - 3.951 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.324ns (routing 0.493ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.440ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.324     1.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X87Y122        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y122        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.647 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.216     1.863    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X87Y122        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     1.986 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.350     2.336    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.152     5.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.167     5.483    
                         clock uncertainty           -0.046     5.437    
    SLICE_X86Y126        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     5.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.376    
                         arrival time                          -2.336    
  -------------------------------------------------------------------
                         slack                                  3.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.740ns (routing 0.277ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.847ns (routing 0.313ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.740     0.886    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y120        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.924 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.066     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.847     1.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.122     0.892    
    SLICE_X70Y120        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.739ns (routing 0.277ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.313ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.739     0.885    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y121        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.923 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X71Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.996 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.845     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.121     0.891    
    SLICE_X71Y121        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.746ns (routing 0.277ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.313ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.746     0.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.930 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.985    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X71Y120        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.003 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     1.010    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X71Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.854     1.021    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.123     0.898    
    SLICE_X71Y120        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.740ns (routing 0.277ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.313ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.740     0.886    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.924 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.979    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X86Y126        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.997 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[10]
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.846     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.121     0.892    
    SLICE_X86Y126        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.740ns (routing 0.277ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.313ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.740     0.886    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.924 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.979    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X86Y125        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.997 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     1.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[2]
    SLICE_X86Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.846     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.121     0.892    
    SLICE_X86Y125        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.041ns (34.167%)  route 0.079ns (65.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.740ns (routing 0.277ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.313ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.740     0.886    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.927 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.079     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X72Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.846     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.121     0.892    
    SLICE_X72Y120        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.739ns (routing 0.277ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.845ns (routing 0.313ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.739     0.885    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.923 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.981    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X71Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.007    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.845     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y121        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.121     0.891    
    SLICE_X71Y121        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.021ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.746ns (routing 0.277ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.313ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.746     0.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.930 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X71Y120        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.007 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     1.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[3]
    SLICE_X71Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.854     1.021    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.123     0.898    
    SLICE_X71Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.740ns (routing 0.277ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.313ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.740     0.886    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y126        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.924 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X86Y126        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[11]
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.846     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y126        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.121     0.892    
    SLICE_X86Y126        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.740ns (routing 0.277ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.313ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.740     0.886    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.924 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X86Y125        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.001 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     1.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[3]
    SLICE_X86Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y59        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.846     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X86Y125        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.121     0.892    
    SLICE_X86Y125        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[0]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      1.954         3.951       1.997      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X87Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X86Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X86Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y125       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X70Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X87Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X87Y122       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X86Y126       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.563         0.206       0.357      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.132       0.440      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[0]
  To Clock:  txusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.505ns (32.792%)  route 1.035ns (67.208%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.441 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.277ns (routing 0.440ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.279     2.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X108Y126       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     2.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2/O
                         net (fo=1, routed)           0.190     3.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2_n_341
    SLICE_X109Y123       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.190 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_1/O
                         net (fo=1, routed)           0.072     3.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[13]
    SLICE_X109Y123       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.277     5.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X109Y123       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                         clock pessimism              0.125     5.565    
                         clock uncertainty           -0.046     5.519    
    SLICE_X109Y123       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          5.544    
                         arrival time                          -3.262    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.384ns (25.280%)  route 1.135ns (74.720%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 5.443 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.440ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.441     2.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X108Y122       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.991 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_2/O
                         net (fo=1, routed)           0.151     3.142    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_2_n_341
    SLICE_X108Y124       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.192 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_1/O
                         net (fo=1, routed)           0.049     3.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[22]
    SLICE_X108Y124       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.279     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y124       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/C
                         clock pessimism              0.125     5.567    
                         clock uncertainty           -0.046     5.521    
    SLICE_X108Y124       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.394ns (26.058%)  route 1.118ns (73.942%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 5.445 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.440ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.437     2.888    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X106Y119       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     3.012 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_2/O
                         net (fo=1, routed)           0.141     3.153    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_2_n_341
    SLICE_X108Y121       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.188 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_1/O
                         net (fo=1, routed)           0.046     3.234    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[7]
    SLICE_X108Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.281     5.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
                         clock pessimism              0.125     5.569    
                         clock uncertainty           -0.046     5.523    
    SLICE_X108Y121       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                          5.548    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.377ns (24.417%)  route 1.167ns (75.583%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 5.446 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.440ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.526     2.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X105Y120       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.029 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[4]_i_2/O
                         net (fo=1, routed)           0.088     3.117    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[4]_i_2_n_341
    SLICE_X105Y121       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     3.207 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[4]_i_1/O
                         net (fo=1, routed)           0.059     3.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[4]
    SLICE_X105Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.282     5.446    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]/C
                         clock pessimism              0.178     5.623    
                         clock uncertainty           -0.046     5.577    
    SLICE_X105Y121       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     5.602    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          5.602    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.481ns (32.588%)  route 0.995ns (67.412%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 5.443 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.440ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.178     2.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X105Y126       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.777 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_2/O
                         net (fo=1, routed)           0.275     3.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_2_n_341
    SLICE_X107Y123       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     3.150 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_1/O
                         net (fo=1, routed)           0.048     3.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[31]
    SLICE_X107Y123       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.279     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y123       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
                         clock pessimism              0.125     5.567    
                         clock uncertainty           -0.046     5.521    
    SLICE_X107Y123       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -3.198    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.356ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.456ns (31.020%)  route 1.014ns (68.980%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 5.445 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.440ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.276     2.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X106Y125       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.851 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2/O
                         net (fo=1, routed)           0.193     3.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2_n_341
    SLICE_X108Y121       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     3.141 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_1/O
                         net (fo=1, routed)           0.051     3.192    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[2]
    SLICE_X108Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.281     5.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                         clock pessimism              0.125     5.569    
                         clock uncertainty           -0.046     5.523    
    SLICE_X108Y121       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          5.548    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                  2.356    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.420ns (27.778%)  route 1.092ns (72.222%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 5.447 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.440ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.442     2.893    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X105Y120       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     3.041 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2/O
                         net (fo=1, routed)           0.090     3.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2_n_341
    SLICE_X105Y121       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_1/O
                         net (fo=1, routed)           0.066     3.234    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[6]
    SLICE_X105Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.283     5.447    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                         clock pessimism              0.178     5.624    
                         clock uncertainty           -0.046     5.578    
    SLICE_X105Y121       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.603    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          5.603    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.384ns (26.538%)  route 1.063ns (73.462%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 5.443 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.440ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.380     2.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X106Y119       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     2.882 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2/O
                         net (fo=1, routed)           0.140     3.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2_n_341
    SLICE_X108Y121       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     3.120 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_1/O
                         net (fo=1, routed)           0.049     3.169    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[21]
    SLICE_X108Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.279     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/C
                         clock pessimism              0.125     5.567    
                         clock uncertainty           -0.046     5.521    
    SLICE_X108Y121       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                          5.546    
                         arrival time                          -3.169    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.414ns (27.748%)  route 1.078ns (72.252%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 5.445 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.440ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.394     2.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X106Y120       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.935 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_2/O
                         net (fo=1, routed)           0.142     3.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_2_n_341
    SLICE_X106Y121       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.166 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.048     3.214    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X106Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.281     5.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism              0.178     5.622    
                         clock uncertainty           -0.046     5.576    
    SLICE_X106Y121       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          5.601    
                         arrival time                          -3.214    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[0] rise@3.951ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.435ns (30.786%)  route 0.978ns (69.214%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 5.439 - 3.951 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.479ns (routing 0.493ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.440ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.479     1.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y120       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.799 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.494     2.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X105Y128       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.451 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.277     2.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X108Y126       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     2.875 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.149     3.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X109Y126       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.077 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.058     3.135    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X109Y126       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.275     5.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X109Y126       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.125     5.563    
                         clock uncertainty           -0.046     5.517    
    SLICE_X109Y126       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          5.542    
                         arrival time                          -3.135    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.080ns (38.095%)  route 0.130ns (61.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.267ns (routing 0.440ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.493ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.267     1.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X103Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y122       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.538 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[3]/Q
                         net (fo=1, routed)           0.108     1.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[3]
    SLICE_X106Y121       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     1.668 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.022     1.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X106Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.477     1.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y121       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism             -0.125     1.595    
    SLICE_X106Y121       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.061ns (45.865%)  route 0.072ns (54.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.818ns (routing 0.277ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.313ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.818     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y126       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y126       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.003 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/Q
                         net (fo=1, routed)           0.048     1.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[34]
    SLICE_X109Y126       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.022     1.073 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[34]_i_1/O
                         net (fo=1, routed)           0.024     1.097    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[34]_i_1_n_341
    SLICE_X109Y126       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.926     1.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X109Y126       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/C
                         clock pessimism             -0.082     1.011    
    SLICE_X109Y126       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.057    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.814ns (routing 0.277ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.313ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.814     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X106Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y122       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.999 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/Q
                         net (fo=1, routed)           0.023     1.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[10]
    SLICE_X106Y122       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.044 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_1/O
                         net (fo=1, routed)           0.016     1.060    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[11]
    SLICE_X106Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.927     1.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                         clock pessimism             -0.128     0.966    
    SLICE_X106Y122       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.818ns (routing 0.277ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.313ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.818     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y125       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.003 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/Q
                         net (fo=1, routed)           0.023     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[35]
    SLICE_X108Y125       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.048 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1/O
                         net (fo=1, routed)           0.016     1.064    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1_n_341
    SLICE_X108Y125       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.932     1.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X108Y125       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/C
                         clock pessimism             -0.129     0.970    
    SLICE_X108Y125       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.058ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.780ns (routing 0.277ns, distribution 0.503ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.313ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.780     0.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X96Y135        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y135        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.964 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.065     1.029    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X96Y135        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.891     1.058    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X96Y135        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.126     0.932    
    SLICE_X96Y135        FDSE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.979    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.082ns (41.837%)  route 0.114ns (58.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.281ns (routing 0.440ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.493ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.281     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X107Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y122       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.553 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[18]/Q
                         net (fo=1, routed)           0.092     1.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[4]
    SLICE_X106Y122       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.668 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_1/O
                         net (fo=1, routed)           0.022     1.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[18]
    SLICE_X106Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.461     1.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
                         clock pessimism             -0.125     1.579    
    SLICE_X106Y122       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.054ns (50.467%)  route 0.053ns (49.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.051ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.775ns (routing 0.277ns, distribution 0.498ns)
  Clock Net Delay (Destination): 0.884ns (routing 0.313ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.775     0.921    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/txusrclk2_i
    SLICE_X89Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y132        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.960 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.032     0.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X89Y132        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.007 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt[0]_i_1__3/O
                         net (fo=1, routed)           0.021     1.028    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/p_0_in__13[0]
    SLICE_X89Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.884     1.051    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/txusrclk2_i
    SLICE_X89Y132        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.124     0.927    
    SLICE_X89Y132        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.053ns (49.533%)  route 0.054ns (50.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.094ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.815ns (routing 0.277ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.313ns, distribution 0.614ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.815     0.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X106Y127       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/Q
                         net (fo=19, routed)          0.038     1.038    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg_n_341_[0]
    SLICE_X106Y127       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.052 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[0]_i_1__1/O
                         net (fo=1, routed)           0.016     1.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[0]_i_1__1_n_341
    SLICE_X106Y127       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.927     1.094    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X106Y127       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/C
                         clock pessimism             -0.127     0.967    
    SLICE_X106Y127       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.091ns (56.522%)  route 0.070ns (43.478%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Net Delay (Source):      1.281ns (routing 0.440ns, distribution 0.841ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.493ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.281     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X108Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y122       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.553 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[7]/Q
                         net (fo=4, routed)           0.061     1.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_1_in2_in
    SLICE_X108Y123       LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.032     1.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o[15]_i_1__3/O
                         net (fo=1, routed)           0.009     1.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_out[15]
    SLICE_X108Y123       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.473     1.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X108Y123       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[15]/C
                         clock pessimism             -0.179     1.537    
    SLICE_X108Y123       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.655    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.482%)  route 0.047ns (43.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.093ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.814ns (routing 0.277ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.313ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.814     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X109Y126       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.999 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/Q
                         net (fo=1, routed)           0.026     1.025    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[36]
    SLICE_X109Y126       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.047 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[36]_i_1/O
                         net (fo=1, routed)           0.021     1.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[36]_i_1_n_341
    SLICE_X109Y126       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y58        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.926     1.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X109Y126       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/C
                         clock pessimism             -0.127     0.966    
    SLICE_X109Y126       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[0]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.954         3.951       1.997      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X90Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X106Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y123      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X106Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y123      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y123      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X108Y123      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y123      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X110Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X110Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X106Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X97Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/forward_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X97Y134       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/forward_dly2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X106Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X106Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X105Y121      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[1]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X90Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X90Y120       u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X106Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X106Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y122      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y123      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y123      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.751         0.198       0.553      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.127       0.656      GTHE4_CHANNEL_X0Y8  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_1
  To Clock:  txoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_1
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y57  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y56  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[1]
  To Clock:  txoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.931ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.231ns (27.632%)  route 0.605ns (72.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.346ns = ( 5.297 - 3.951 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.300ns (routing 0.497ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.444ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.622 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.197     1.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y141        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.971 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.408     2.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X69Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.133     5.297    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y143        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.119     5.415    
                         clock uncertainty           -0.046     5.369    
    SLICE_X69Y143        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     5.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.310    
                         arrival time                          -2.379    
  -------------------------------------------------------------------
                         slack                                  2.931    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.346ns (37.244%)  route 0.583ns (62.756%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 5.357 - 3.951 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.497ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.444ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.371     1.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.199    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X90Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.350 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.052     2.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X90Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.025     2.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[14]
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.193     5.357    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.173     5.530    
                         clock uncertainty           -0.046     5.484    
    SLICE_X90Y150        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.509    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -2.543    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.178ns (22.560%)  route 0.611ns (77.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 5.358 - 3.951 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.497ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.444ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.371     1.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y151        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.695 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X90Y151        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     1.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.436     2.403    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.194     5.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.126     5.483    
                         clock uncertainty           -0.046     5.437    
    SLICE_X90Y149        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     5.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.178ns (22.560%)  route 0.611ns (77.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 5.358 - 3.951 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.497ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.444ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.371     1.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y151        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.695 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X90Y151        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     1.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.436     2.403    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.194     5.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.126     5.483    
                         clock uncertainty           -0.046     5.437    
    SLICE_X90Y149        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     5.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.178ns (22.560%)  route 0.611ns (77.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 5.358 - 3.951 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.497ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.444ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.371     1.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y151        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.695 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X90Y151        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     1.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.436     2.403    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.194     5.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.126     5.483    
                         clock uncertainty           -0.046     5.437    
    SLICE_X90Y149        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.974ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.178ns (22.560%)  route 0.611ns (77.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns = ( 5.358 - 3.951 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.497ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.444ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.371     1.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y151        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.695 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.175     1.870    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X90Y151        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     1.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.436     2.403    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.194     5.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.126     5.483    
                         clock uncertainty           -0.046     5.437    
    SLICE_X90Y149        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -2.403    
  -------------------------------------------------------------------
                         slack                                  2.974    

Slack (MET) :             2.978ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.333ns (36.314%)  route 0.584ns (63.686%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 5.357 - 3.951 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.497ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.444ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.371     1.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y151        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.506     2.199    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X90Y149        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.151     2.350 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.052     2.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X90Y150        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.505 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.026     2.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[15]
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.193     5.357    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.173     5.530    
                         clock uncertainty           -0.046     5.484    
    SLICE_X90Y150        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.509    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -2.531    
  -------------------------------------------------------------------
                         slack                                  2.978    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.231ns (29.241%)  route 0.559ns (70.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 5.303 - 3.951 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.300ns (routing 0.497ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.444ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.622 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.197     1.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y141        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.971 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.362     2.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.139     5.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.119     5.421    
                         clock uncertainty           -0.046     5.375    
    SLICE_X69Y142        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.231ns (29.241%)  route 0.559ns (70.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 5.303 - 3.951 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.300ns (routing 0.497ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.444ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.622 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.197     1.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y141        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.971 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.362     2.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.139     5.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.119     5.421    
                         clock uncertainty           -0.046     5.375    
    SLICE_X69Y142        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                  2.982    

Slack (MET) :             2.982ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[1] rise@3.951ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.231ns (29.241%)  route 0.559ns (70.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.352ns = ( 5.303 - 3.951 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.300ns (routing 0.497ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.444ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.300     1.543    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.622 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.197     1.819    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X70Y141        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.971 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.362     2.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.139     5.303    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.119     5.421    
                         clock uncertainty           -0.046     5.375    
    SLICE_X69Y142        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.315    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -2.333    
  -------------------------------------------------------------------
                         slack                                  2.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Net Delay (Source):      0.728ns (routing 0.278ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.316ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.728     0.874    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y141        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y141        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.912 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.065     0.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X70Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.835     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X70Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.122     0.880    
    SLICE_X70Y141        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.927    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.761ns (routing 0.278ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.316ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.761     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y150        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.946 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X90Y150        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.012 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.019    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[10]
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.872     1.039    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.126     0.913    
    SLICE_X90Y150        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.764ns (routing 0.278ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.316ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.764     0.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y149        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X90Y149        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.015 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     1.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[2]
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.875     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.126     0.916    
    SLICE_X90Y149        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.962    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.730ns (routing 0.278ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.316ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.915 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X69Y142        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.981 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.836     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.121     0.882    
    SLICE_X69Y142        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.730ns (routing 0.278ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.316ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.915 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X69Y141        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.981 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X69Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.836     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.121     0.882    
    SLICE_X69Y141        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.046ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.767ns (routing 0.278ns, distribution 0.489ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.316ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.767     0.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y149        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.050     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X90Y149        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.019 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     1.026    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[8]
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.879     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.127     0.919    
    SLICE_X90Y149        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.761ns (routing 0.278ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.316ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.761     0.907    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y150        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.946 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.996    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X90Y150        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.020    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[11]
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.872     1.039    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.126     0.913    
    SLICE_X90Y150        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.764ns (routing 0.278ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.875ns (routing 0.316ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.764     0.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y149        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.999    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X90Y149        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.016 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     1.023    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[3]
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.875     1.042    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X90Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.126     0.916    
    SLICE_X90Y149        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.962    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.730ns (routing 0.278ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.316ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.915 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X69Y142        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.982 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.989    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.836     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.121     0.882    
    SLICE_X69Y142        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.003ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      0.730ns (routing 0.278ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.836ns (routing 0.316ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.730     0.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y141        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.915 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X69Y141        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.982 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.989    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[3]
    SLICE_X69Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y57        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.836     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y141        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.121     0.882    
    SLICE_X69Y141        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.928    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[1]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      1.954         3.951       1.997      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y151       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X90Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y151       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y151       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y151       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X90Y150       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.563         0.191       0.372      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.127       0.445      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[1]
  To Clock:  txusrclk2_i[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.321ns (19.573%)  route 1.319ns (80.427%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 5.394 - 3.951 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.500ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.230ns (routing 0.447ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.392     1.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y144        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.711 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.577     2.288    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X95Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_3/O
                         net (fo=40, routed)          0.694     3.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[0]_0
    SLICE_X97Y146        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.227 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_1/O
                         net (fo=1, routed)           0.048     3.275    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[39]
    SLICE_X97Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.230     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/C
                         clock pessimism              0.125     5.519    
                         clock uncertainty           -0.046     5.473    
    SLICE_X97Y146        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                          5.498    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.375ns (23.511%)  route 1.220ns (76.489%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.397 - 3.951 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.500ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.447ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.423     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.745 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.464     2.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X94Y152        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.493     2.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y144        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     2.947 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.197     3.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X96Y147        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     3.195 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.066     3.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X96Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.233     5.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.125     5.522    
                         clock uncertainty           -0.046     5.476    
    SLICE_X96Y147        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          5.501    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.597ns  (logic 0.323ns (20.225%)  route 1.274ns (79.775%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 5.392 - 3.951 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.500ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.447ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.392     1.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y144        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.711 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.577     2.288    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X95Y153        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.436 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_3/O
                         net (fo=40, routed)          0.648     3.084    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_0
    SLICE_X97Y146        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.183 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[10]_i_1/O
                         net (fo=1, routed)           0.049     3.232    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[10]
    SLICE_X97Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.228     5.392    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/C
                         clock pessimism              0.126     5.517    
                         clock uncertainty           -0.046     5.471    
    SLICE_X97Y146        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.374ns (24.752%)  route 1.137ns (75.248%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 5.387 - 3.951 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.500ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.223ns (routing 0.447ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.423     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.745 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.464     2.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X94Y152        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.436     2.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X95Y148        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     2.889 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2/O
                         net (fo=1, routed)           0.188     3.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2_n_341
    SLICE_X97Y149        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     3.128 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_1/O
                         net (fo=1, routed)           0.049     3.177    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[2]
    SLICE_X97Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.223     5.387    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                         clock pessimism              0.125     5.512    
                         clock uncertainty           -0.046     5.466    
    SLICE_X97Y149        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          5.491    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.347ns (22.965%)  route 1.164ns (77.035%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 5.392 - 3.951 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.500ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.447ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.423     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.745 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.464     2.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X94Y152        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.539     2.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X98Y150        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     2.894 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_2/O
                         net (fo=1, routed)           0.112     3.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_2_n_341
    SLICE_X98Y148        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.128 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_1/O
                         net (fo=1, routed)           0.049     3.177    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[11]
    SLICE_X98Y148        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.228     5.392    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X98Y148        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                         clock pessimism              0.125     5.517    
                         clock uncertainty           -0.046     5.471    
    SLICE_X98Y148        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -3.177    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.261ns (17.576%)  route 1.224ns (82.424%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 5.390 - 3.951 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.500ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.226ns (routing 0.447ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.423     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.745 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.464     2.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X94Y152        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.422     2.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X95Y148        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     2.763 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_2/O
                         net (fo=1, routed)           0.290     3.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_2_n_341
    SLICE_X98Y151        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     3.103 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_1/O
                         net (fo=1, routed)           0.048     3.151    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[31]
    SLICE_X98Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.226     5.390    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X98Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
                         clock pessimism              0.125     5.515    
                         clock uncertainty           -0.046     5.469    
    SLICE_X98Y151        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                          5.494    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.373ns (25.017%)  route 1.118ns (74.983%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 5.397 - 3.951 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.500ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.447ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.423     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.745 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.464     2.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X94Y152        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.434     2.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.838 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[29]_i_2/O
                         net (fo=1, routed)           0.148     2.986    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[29]_i_2_n_341
    SLICE_X96Y147        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     3.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[29]_i_1/O
                         net (fo=1, routed)           0.072     3.157    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[29]
    SLICE_X96Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.233     5.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/C
                         clock pessimism              0.125     5.522    
                         clock uncertainty           -0.046     5.476    
    SLICE_X96Y147        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                          5.501    
                         arrival time                          -3.157    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.349ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.317ns (21.404%)  route 1.164ns (78.596%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 5.392 - 3.951 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.423ns (routing 0.500ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.228ns (routing 0.447ns, distribution 0.781ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.423     1.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.745 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.464     2.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X94Y152        LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     2.306 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.542     2.848    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X98Y150        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.938 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2/O
                         net (fo=1, routed)           0.112     3.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2_n_341
    SLICE_X98Y149        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     3.101 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_1/O
                         net (fo=1, routed)           0.046     3.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[6]
    SLICE_X98Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.228     5.392    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X98Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                         clock pessimism              0.125     5.517    
                         clock uncertainty           -0.046     5.471    
    SLICE_X98Y149        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          5.496    
                         arrival time                          -3.147    
  -------------------------------------------------------------------
                         slack                                  2.349    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.189ns (13.300%)  route 1.232ns (86.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 5.391 - 3.951 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.500ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.447ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.392     1.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y144        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.714 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.713     2.427    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[2]
    SLICE_X98Y152        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     2.537 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_2/O
                         net (fo=31, routed)          0.519     3.056    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_2_n_341
    SLICE_X94Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.227     5.391    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X94Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[3]/C
                         clock pessimism              0.126     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X94Y154        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -3.056    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[1] rise@3.951ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        1.420ns  (logic 0.189ns (13.310%)  route 1.231ns (86.690%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 5.391 - 3.951 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.392ns (routing 0.500ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.447ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.392     1.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y144        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y144        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.714 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.713     2.427    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/Q[2]
    SLICE_X98Y152        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     2.537 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_2/O
                         net (fo=31, routed)          0.518     3.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[30]_i_2_n_341
    SLICE_X94Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.227     5.391    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X94Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[25]/C
                         clock pessimism              0.126     5.516    
                         clock uncertainty           -0.046     5.470    
    SLICE_X94Y154        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[25]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.092ns (45.771%)  route 0.109ns (54.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.224ns (routing 0.447ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.500ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.224     1.437    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X94Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y152        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     1.494 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/prbs_reg[4]/Q
                         net (fo=20, routed)          0.079     1.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/p_0_in2_in
    SLICE_X96Y152        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.035     1.608 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[18]_i_1__1/O
                         net (fo=1, routed)           0.030     1.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/p_0_out[18]
    SLICE_X96Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.420     1.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/tx_clk_i
    SLICE_X96Y152        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[18]/C
                         clock pessimism             -0.125     1.538    
    SLICE_X96Y152        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.090ns (58.824%)  route 0.063ns (41.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.221ns (routing 0.447ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.407ns (routing 0.500ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.221     1.434    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X97Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.492 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[0]/Q
                         net (fo=1, routed)           0.054     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[0]
    SLICE_X97Y150        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.032     1.578 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.009     1.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.407     1.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y150        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism             -0.173     1.477    
    SLICE_X97Y150        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.785ns (routing 0.280ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.317ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.785     0.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X97Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y149        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.970 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[12]/Q
                         net (fo=1, routed)           0.024     0.994    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[1]
    SLICE_X97Y149        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     1.016 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_1/O
                         net (fo=1, routed)           0.016     1.032    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[12]
    SLICE_X97Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.896     1.063    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
                         clock pessimism             -0.126     0.937    
    SLICE_X97Y149        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.052ns (50.000%)  route 0.052ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.063ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.784ns (routing 0.280ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.896ns (routing 0.317ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.784     0.930    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X94Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y149        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.968 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/Q
                         net (fo=19, routed)          0.031     0.999    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg_n_341_[0]
    SLICE_X94Y149        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     1.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[0]_i_1__1/O
                         net (fo=1, routed)           0.021     1.034    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[0]_i_1__1_n_341
    SLICE_X94Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.896     1.063    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X94Y149        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]/C
                         clock pessimism             -0.127     0.936    
    SLICE_X94Y149        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.052ns (42.276%)  route 0.071ns (57.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.791ns (routing 0.280ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.317ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.791     0.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y148        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y148        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.975 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/Q
                         net (fo=1, routed)           0.053     1.028    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[35]
    SLICE_X96Y146        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.014     1.042 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1/O
                         net (fo=1, routed)           0.018     1.060    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[35]_i_1_n_341
    SLICE_X96Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.907     1.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]/C
                         clock pessimism             -0.114     0.960    
    SLICE_X96Y146        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.006    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.052ns (34.437%)  route 0.099ns (65.563%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.068ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.788ns (routing 0.280ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.317ns, distribution 0.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.788     0.934    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X94Y154        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y154        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.972 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[8]/Q
                         net (fo=1, routed)           0.078     1.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[8]
    SLICE_X96Y151        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.014     1.064 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[8]_i_1/O
                         net (fo=1, routed)           0.021     1.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[8]
    SLICE_X96Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.901     1.068    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y151        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/C
                         clock pessimism             -0.084     0.984    
    SLICE_X96Y151        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.030    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.482%)  route 0.047ns (43.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.070ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.789ns (routing 0.280ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.903ns (routing 0.317ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.789     0.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.974 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/Q
                         net (fo=1, routed)           0.026     1.000    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[30]
    SLICE_X94Y147        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.022 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[30]_i_1/O
                         net (fo=1, routed)           0.021     1.043    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[30]_i_1_n_341
    SLICE_X94Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.903     1.070    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X94Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[30]/C
                         clock pessimism             -0.129     0.941    
    SLICE_X94Y147        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.482%)  route 0.047ns (43.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.793ns (routing 0.280ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.907ns (routing 0.317ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.793     0.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y146        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.978 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/Q
                         net (fo=1, routed)           0.026     1.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[32]
    SLICE_X96Y146        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     1.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[32]_i_1/O
                         net (fo=1, routed)           0.021     1.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[32]_i_1_n_341
    SLICE_X96Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.907     1.074    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y146        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[32]/C
                         clock pessimism             -0.129     0.945    
    SLICE_X96Y146        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.991    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.054ns (43.902%)  route 0.069ns (56.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.785ns (routing 0.280ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.904ns (routing 0.317ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.785     0.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X97Y148        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y148        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.971 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[17]/Q
                         net (fo=1, routed)           0.045     1.016    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[13]
    SLICE_X96Y148        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.030 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_1/O
                         net (fo=1, routed)           0.024     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[17]
    SLICE_X96Y148        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.904     1.071    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y148        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/C
                         clock pessimism             -0.120     0.951    
    SLICE_X96Y148        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.997    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXDATA[14]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by txusrclk2_i[1]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[1] rise@0.000ns - txusrclk2_i[1] rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.037ns (10.054%)  route 0.331ns (89.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.081ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.791ns (routing 0.280ns, distribution 0.511ns)
  Clock Net Delay (Destination): 0.914ns (routing 0.317ns, distribution 0.597ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.791     0.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y147        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y147        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.974 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/Q
                         net (fo=1, routed)           0.331     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/txdata_gen[16]
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y56        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.914     1.081    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/txusrclk2_i
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
                         clock pessimism             -0.084     0.997    
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.251     1.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[1]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.954         3.951       1.997      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X94Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X98Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X98Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X97Y146       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X98Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X97Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X98Y147       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X96Y146       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X98Y146       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[25]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[60]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X92Y151       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X91Y151       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X94Y144       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y145       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X97Y146       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X97Y146       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X98Y148       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X97Y149       u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.751         0.210       0.541      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.137       0.646      GTHE4_CHANNEL_X0Y9  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_2
  To Clock:  txoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_2
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y71  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y70  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[2]
  To Clock:  txoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.413%)  route 0.678ns (74.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 5.255 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.362ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.439     2.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.091     5.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.154     5.408    
                         clock uncertainty           -0.046     5.362    
    SLICE_X72Y169        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     5.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.302    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.413%)  route 0.678ns (74.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 5.255 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.362ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.439     2.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.091     5.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.154     5.408    
                         clock uncertainty           -0.046     5.362    
    SLICE_X72Y169        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     5.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.302    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.413%)  route 0.678ns (74.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 5.255 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.362ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.439     2.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.091     5.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.154     5.408    
                         clock uncertainty           -0.046     5.362    
    SLICE_X72Y169        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     5.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.302    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.231ns (25.413%)  route 0.678ns (74.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 5.255 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.362ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.439     2.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.091     5.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.154     5.408    
                         clock uncertainty           -0.046     5.362    
    SLICE_X72Y169        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     5.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.302    
                         arrival time                          -2.402    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.892%)  route 0.628ns (73.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 5.253 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.362ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.389     2.352    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.089     5.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.154     5.406    
                         clock uncertainty           -0.046     5.360    
    SLICE_X72Y170        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     5.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.892%)  route 0.628ns (73.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 5.253 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.362ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.389     2.352    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.089     5.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.154     5.406    
                         clock uncertainty           -0.046     5.360    
    SLICE_X72Y170        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060     5.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.892%)  route 0.628ns (73.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 5.253 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.362ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.389     2.352    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.089     5.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.154     5.406    
                         clock uncertainty           -0.046     5.360    
    SLICE_X72Y170        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     5.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.231ns (26.892%)  route 0.628ns (73.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 5.253 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.089ns (routing 0.362ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.389     2.352    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.089     5.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.154     5.406    
                         clock uncertainty           -0.046     5.360    
    SLICE_X72Y170        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     5.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                  2.948    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.231ns (27.831%)  route 0.599ns (72.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 5.255 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.362ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.360     2.323    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.091     5.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.154     5.408    
                         clock uncertainty           -0.046     5.362    
    SLICE_X72Y170        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     5.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.302    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[2] rise@3.951ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.231ns (27.831%)  route 0.599ns (72.169%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 5.255 - 3.951 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.250ns (routing 0.401ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.362ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.250     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.572 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.811    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X71Y168        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.360     2.323    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          1.091     5.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.154     5.408    
                         clock uncertainty           -0.046     5.362    
    SLICE_X72Y170        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     5.302    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.302    
                         arrival time                          -2.323    
  -------------------------------------------------------------------
                         slack                                  2.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.690ns (routing 0.219ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.243ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.690     0.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y168        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.874 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.784     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y168        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.109     0.842    
    SLICE_X71Y168        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.689ns (routing 0.219ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.243ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.689     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.874 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.923    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.940 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.782     0.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.108     0.841    
    SLICE_X72Y170        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.689ns (routing 0.219ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.243ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.689     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y169        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.874 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.923    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X72Y169        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.940 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.947    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.782     0.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.108     0.841    
    SLICE_X72Y169        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.666ns (routing 0.219ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.243ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.666     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X85Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y163        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.851 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.049     0.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X85Y163        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.917 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[10]
    SLICE_X85Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.757     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X85Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.106     0.818    
    SLICE_X85Y163        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.864    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.666ns (routing 0.219ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.243ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.666     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X85Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.851 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.049     0.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X85Y162        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.917 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[2]
    SLICE_X85Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.757     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X85Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.106     0.818    
    SLICE_X85Y162        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.864    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.692ns (routing 0.219ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.786ns (routing 0.243ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.692     0.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y169        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.877 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.050     0.927    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X72Y169        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.944 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.007     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[8]
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.786     0.953    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.109     0.844    
    SLICE_X72Y169        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.890    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.689ns (routing 0.219ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.243ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.689     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.874 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X72Y170        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.941 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.782     0.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y170        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.108     0.841    
    SLICE_X72Y170        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.949ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.689ns (routing 0.219ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.782ns (routing 0.243ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.689     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y169        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.874 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X72Y169        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.941 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.948    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[3]
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.782     0.949    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X72Y169        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.108     0.841    
    SLICE_X72Y169        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.666ns (routing 0.219ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.243ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.666     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X85Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y163        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.851 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.050     0.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X85Y163        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[11]
    SLICE_X85Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.757     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X85Y163        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.106     0.818    
    SLICE_X85Y163        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.864    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.442%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Net Delay (Source):      0.666ns (routing 0.219ns, distribution 0.447ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.243ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.666     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X85Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y162        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.851 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.050     0.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X85Y162        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.918 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[3]
    SLICE_X85Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y71        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X2Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.757     0.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X85Y162        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.106     0.818    
    SLICE_X85Y162        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.864    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[2]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      1.954         3.951       1.997      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X85Y162        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X71Y165        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y164        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X85Y163        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.563         0.181       0.382      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.114       0.458      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[2]
  To Clock:  txusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.424ns (27.658%)  route 1.109ns (72.342%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 5.355 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.367ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.517     2.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X110Y152       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.311 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.305     2.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X108Y149       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.765 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2/O
                         net (fo=1, routed)           0.228     2.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2_n_341
    SLICE_X109Y152       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.093 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_1/O
                         net (fo=1, routed)           0.059     3.152    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[6]
    SLICE_X109Y152       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.191     5.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X109Y152       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                         clock pessimism              0.110     5.464    
                         clock uncertainty           -0.046     5.418    
    SLICE_X109Y152       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.518ns  (logic 0.325ns (21.410%)  route 1.193ns (78.590%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 5.360 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.367ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.517     2.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X110Y152       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.311 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.325     2.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X107Y149       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     2.686 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2/O
                         net (fo=1, routed)           0.292     2.978    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2_n_341
    SLICE_X109Y156       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     3.078 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_1/O
                         net (fo=1, routed)           0.059     3.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[21]
    SLICE_X109Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.196     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X109Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/C
                         clock pessimism              0.110     5.469    
                         clock uncertainty           -0.046     5.423    
    SLICE_X109Y156       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.448    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.358ns (23.851%)  route 1.143ns (76.149%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 5.353 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.367ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.517     2.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X110Y152       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.311 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.402     2.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X107Y150       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     2.748 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_2/O
                         net (fo=1, routed)           0.175     2.923    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_2_n_341
    SLICE_X107Y156       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.071 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_1/O
                         net (fo=1, routed)           0.049     3.120    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[23]
    SLICE_X107Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.189     5.353    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/C
                         clock pessimism              0.110     5.462    
                         clock uncertainty           -0.046     5.416    
    SLICE_X107Y156       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.474ns (30.699%)  route 1.070ns (69.301%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 5.344 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.367ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.368     2.063    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X109Y152       LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.224 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.375     2.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X107Y148       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     2.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2/O
                         net (fo=1, routed)           0.276     3.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2_n_341
    SLICE_X106Y155       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     3.112 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_1/O
                         net (fo=1, routed)           0.051     3.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[25]
    SLICE_X106Y155       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.180     5.344    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y155       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/C
                         clock pessimism              0.165     5.508    
                         clock uncertainty           -0.046     5.462    
    SLICE_X106Y155       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.299ns (20.081%)  route 1.190ns (79.919%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 5.355 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.367ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.517     2.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X110Y152       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.311 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.262     2.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X107Y148       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     2.661 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2/O
                         net (fo=1, routed)           0.360     3.021    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2_n_341
    SLICE_X110Y156       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.057 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.051     3.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X110Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.191     5.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X110Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism              0.110     5.464    
                         clock uncertainty           -0.046     5.418    
    SLICE_X110Y156       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -3.108    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.474ns  (logic 0.351ns (23.813%)  route 1.123ns (76.187%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.406ns = ( 5.357 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.367ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.517     2.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X110Y152       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.311 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.301     2.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X106Y151       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     2.735 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.247     2.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X109Y154       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.058     3.093    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X109Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.193     5.357    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X109Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.110     5.466    
                         clock uncertainty           -0.046     5.420    
    SLICE_X109Y154       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          5.445    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.413ns (28.191%)  route 1.052ns (71.809%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 5.351 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.367ns, distribution 0.820ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.517     2.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X110Y152       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.311 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.306     2.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X108Y149       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.148     2.765 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2/O
                         net (fo=1, routed)           0.180     2.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2_n_341
    SLICE_X108Y154       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     3.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_1/O
                         net (fo=1, routed)           0.049     3.084    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[2]
    SLICE_X108Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.187     5.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                         clock pessimism              0.110     5.460    
                         clock uncertainty           -0.046     5.414    
    SLICE_X108Y154       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          5.439    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.388ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.354ns (23.919%)  route 1.126ns (76.081%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.393ns = ( 5.344 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.180ns (routing 0.367ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.517     2.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X110Y152       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.311 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.345     2.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X108Y151       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     2.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2/O
                         net (fo=1, routed)           0.216     2.962    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2_n_341
    SLICE_X106Y155       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     3.051 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.048     3.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X106Y155       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.180     5.344    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y155       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism              0.165     5.508    
                         clock uncertainty           -0.046     5.462    
    SLICE_X106Y155       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.487    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                          5.487    
                         arrival time                          -3.099    
  -------------------------------------------------------------------
                         slack                                  2.388    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.427ns  (logic 0.475ns (33.287%)  route 0.952ns (66.713%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 5.355 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.367ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.368     2.063    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X109Y152       LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.161     2.224 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.338     2.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X106Y152       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.711 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2/O
                         net (fo=1, routed)           0.198     2.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2_n_341
    SLICE_X107Y156       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.998 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_1/O
                         net (fo=1, routed)           0.048     3.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[37]
    SLICE_X107Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.191     5.355    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                         clock pessimism              0.110     5.464    
                         clock uncertainty           -0.046     5.418    
    SLICE_X107Y156       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.443    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                          5.443    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i[2] rise@3.951ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        1.431ns  (logic 0.395ns (27.603%)  route 1.036ns (72.397%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.409ns = ( 5.360 - 3.951 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.376ns (routing 0.406ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.367ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.376     1.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.517     2.212    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X110Y152       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.311 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.238     2.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X108Y151       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2/O
                         net (fo=1, routed)           0.215     2.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2_n_341
    SLICE_X109Y156       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     2.984 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_1/O
                         net (fo=1, routed)           0.066     3.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[20]
    SLICE_X109Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.196     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X109Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/C
                         clock pessimism              0.110     5.469    
                         clock uncertainty           -0.046     5.423    
    SLICE_X109Y156       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     5.448    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -3.050    
  -------------------------------------------------------------------
                         slack                                  2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.082ns (42.708%)  route 0.110ns (57.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.184ns (routing 0.367ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.372ns (routing 0.406ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.184     1.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X106Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y156       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[30]/Q
                         net (fo=1, routed)           0.086     1.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[5]
    SLICE_X107Y154       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.565 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[30]_i_1/O
                         net (fo=1, routed)           0.024     1.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[30]
    SLICE_X107Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.372     1.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
                         clock pessimism             -0.110     1.505    
    SLICE_X107Y154       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.053ns (44.538%)  route 0.066ns (55.462%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.749ns (routing 0.221ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.246ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.749     0.895    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X110Y152       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y152       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.934 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/Q
                         net (fo=1, routed)           0.049     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[16]
    SLICE_X111Y152       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.997 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[16]_i_1/O
                         net (fo=1, routed)           0.017     1.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[16]_i_1_n_341
    SLICE_X111Y152       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.842     1.009    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X111Y152       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
                         clock pessimism             -0.071     0.938    
    SLICE_X111Y152       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.984    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.081ns (40.099%)  route 0.121ns (59.901%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      1.189ns (routing 0.367ns, distribution 0.822ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.406ns, distribution 0.974ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.189     1.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y156       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.461 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/Q
                         net (fo=1, routed)           0.091     1.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[23]
    SLICE_X109Y156       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     1.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[23]_i_1/O
                         net (fo=1, routed)           0.030     1.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[23]_i_1_n_341
    SLICE_X109Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         1.380     1.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X109Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[23]/C
                         clock pessimism             -0.110     1.513    
    SLICE_X109Y156       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     1.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Net Delay (Source):      0.737ns (routing 0.221ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.246ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.737     0.883    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X102Y150       FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y150       FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.922 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.058     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X102Y150       FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.837     1.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X102Y150       FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.115     0.889    
    SLICE_X102Y150       FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.936    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Net Delay (Source):      0.754ns (routing 0.221ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.246ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.754     0.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y154       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.939 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/Q
                         net (fo=1, routed)           0.026     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[29]
    SLICE_X105Y154       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.979 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[29]_i_1/O
                         net (fo=1, routed)           0.021     1.000    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[29]_i_1_n_341
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.857     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X105Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/C
                         clock pessimism             -0.118     0.906    
    SLICE_X105Y154       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.952    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Net Delay (Source):      0.743ns (routing 0.221ns, distribution 0.522ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.246ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.743     0.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y155       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y155       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.928 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/Q
                         net (fo=1, routed)           0.023     0.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[13]
    SLICE_X106Y155       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     0.974 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[13]_i_1/O
                         net (fo=1, routed)           0.015     0.989    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[13]_i_1_n_341
    SLICE_X106Y155       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.842     1.009    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X106Y155       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
                         clock pessimism             -0.114     0.895    
    SLICE_X106Y155       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.748ns (routing 0.221ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.246ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.748     0.894    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y153       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y153       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.933 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/Q
                         net (fo=1, routed)           0.024     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[15]
    SLICE_X108Y153       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.979 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[15]_i_1/O
                         net (fo=1, routed)           0.016     0.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[15]_i_1_n_341
    SLICE_X108Y153       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.850     1.017    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X108Y153       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
                         clock pessimism             -0.117     0.900    
    SLICE_X108Y153       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.089ns (54.938%)  route 0.073ns (45.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.747ns (routing 0.221ns, distribution 0.526ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.246ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.747     0.893    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X108Y157       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y157       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.932 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[28]/Q
                         net (fo=1, routed)           0.056     0.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[23]
    SLICE_X110Y156       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     1.038 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.017     1.055    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X110Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.857     1.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X110Y156       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism             -0.071     0.953    
    SLICE_X110Y156       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.999    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.062ns (40.260%)  route 0.092ns (59.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.018ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Net Delay (Source):      0.749ns (routing 0.221ns, distribution 0.528ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.246ns, distribution 0.605ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.749     0.895    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y154       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.934 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/Q
                         net (fo=1, routed)           0.077     1.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[17]
    SLICE_X110Y154       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[17]_i_1/O
                         net (fo=1, routed)           0.015     1.049    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[17]_i_1_n_341
    SLICE_X110Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.851     1.018    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X110Y154       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
                         clock pessimism             -0.071     0.947    
    SLICE_X110Y154       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.482%)  route 0.047ns (43.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      0.748ns (routing 0.221ns, distribution 0.527ns)
  Clock Net Delay (Destination): 0.850ns (routing 0.246ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.748     0.894    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X109Y153       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y153       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.933 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/Q
                         net (fo=1, routed)           0.026     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[7]
    SLICE_X109Y153       LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     0.981 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[7]_i_1/O
                         net (fo=1, routed)           0.021     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[7]_i_1_n_341
    SLICE_X109Y153       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y70        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X2Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.850     1.017    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X109Y153       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]/C
                         clock pessimism             -0.117     0.900    
    SLICE_X109Y153       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.946    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[2]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.954         3.951       1.997      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X92Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X108Y155       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X111Y152       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y153       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X110Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y153       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X106Y155       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X110Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X108Y153       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y153       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y153       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X105Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X105Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[36]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y153       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[4]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X92Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X92Y157        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X108Y155       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X111Y152       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X111Y152       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y153       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X110Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X110Y154       u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.751         0.193       0.558      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.121       0.662      GTHE4_CHANNEL_X0Y10  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_3
  To Clock:  txoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_3
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y69  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.290         3.951       2.661      BUFG_GT_X0Y68  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[3]
  To Clock:  txoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.231ns (24.012%)  route 0.731ns (75.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 4.785 - 3.951 ) 
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.714ns (routing 0.002ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.001ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.714     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.036 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     1.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y171        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.405 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.514     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.621     4.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.090     4.874    
                         clock uncertainty           -0.046     4.828    
    SLICE_X74Y175        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     4.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          4.767    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.231ns (24.012%)  route 0.731ns (75.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 4.785 - 3.951 ) 
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.714ns (routing 0.002ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.001ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.714     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.036 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     1.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y171        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.405 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.514     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.621     4.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.090     4.874    
                         clock uncertainty           -0.046     4.828    
    SLICE_X74Y175        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     4.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          4.767    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.231ns (24.012%)  route 0.731ns (75.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 4.785 - 3.951 ) 
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.714ns (routing 0.002ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.001ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.714     0.957    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.036 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.217     1.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y171        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.405 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.514     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.621     4.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.090     4.874    
                         clock uncertainty           -0.046     4.828    
    SLICE_X74Y175        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     4.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.767    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.190%)  route 0.651ns (73.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 4.785 - 3.951 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.002ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.001ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.716     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y177        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.429 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.412     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.621     4.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.090     4.874    
                         clock uncertainty           -0.046     4.828    
    SLICE_X74Y178        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     4.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.767    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.190%)  route 0.651ns (73.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 4.785 - 3.951 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.002ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.001ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.716     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y177        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.429 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.412     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.621     4.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.090     4.874    
                         clock uncertainty           -0.046     4.828    
    SLICE_X74Y178        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     4.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.767    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.190%)  route 0.651ns (73.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 4.785 - 3.951 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.002ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.001ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.716     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y177        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.429 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.412     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.621     4.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.090     4.874    
                         clock uncertainty           -0.046     4.828    
    SLICE_X74Y178        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     4.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.767    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.231ns (26.190%)  route 0.651ns (73.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 4.785 - 3.951 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.002ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.621ns (routing 0.001ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.716     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y177        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.429 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.412     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.621     4.785    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.090     4.874    
                         clock uncertainty           -0.046     4.828    
    SLICE_X74Y178        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     4.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.767    
                         arrival time                          -1.841    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.613%)  route 0.637ns (73.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 4.786 - 3.951 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.002ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.001ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.716     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y177        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.429 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.398     1.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.622     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.089     4.875    
                         clock uncertainty           -0.046     4.829    
    SLICE_X74Y179        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.768    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.613%)  route 0.637ns (73.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 4.786 - 3.951 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.002ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.001ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.716     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y177        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.429 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.398     1.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.622     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.089     4.875    
                         clock uncertainty           -0.046     4.829    
    SLICE_X74Y179        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.768    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txoutclk_o[3] rise@3.951ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.231ns (26.613%)  route 0.637ns (73.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 4.786 - 3.951 ) 
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.716ns (routing 0.002ns, distribution 0.714ns)
  Clock Net Delay (Destination): 0.622ns (routing 0.001ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.716     0.959    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.038 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.239     1.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y177        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.429 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2/O
                         net (fo=16, routed)          0.398     1.827    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__2_n_341
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.622     4.786    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.089     4.875    
                         clock uncertainty           -0.046     4.829    
    SLICE_X74Y179        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          4.768    
                         arrival time                          -1.827    
  -------------------------------------------------------------------
                         slack                                  2.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.622ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.401ns (routing 0.001ns, distribution 0.400ns)
  Clock Net Delay (Destination): 0.455ns (routing 0.001ns, distribution 0.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.401     0.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y171        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.585 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.066     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X74Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.455     0.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y171        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.069     0.553    
    SLICE_X74Y171        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.623ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.402ns (routing 0.001ns, distribution 0.401ns)
  Clock Net Delay (Destination): 0.456ns (routing 0.001ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.402     0.548    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDSE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y177        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.456     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y177        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.069     0.554    
    SLICE_X74Y177        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.616ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.396ns (routing 0.001ns, distribution 0.395ns)
  Clock Net Delay (Destination): 0.449ns (routing 0.001ns, distribution 0.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.396     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.583 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.078     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X75Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.449     0.616    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y176        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.068     0.548    
    SLICE_X75Y176        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.595    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.403ns (routing 0.001ns, distribution 0.402ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.403     0.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X74Y179        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[10]
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.458     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.070     0.555    
    SLICE_X74Y179        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.403ns (routing 0.001ns, distribution 0.402ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.403     0.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X74Y178        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[2]
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.458     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.070     0.555    
    SLICE_X74Y178        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.403ns (routing 0.001ns, distribution 0.402ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.403     0.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.055     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X74Y175        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.007     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.458     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.070     0.555    
    SLICE_X74Y175        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.403ns (routing 0.001ns, distribution 0.402ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.403     0.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y174        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.055     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X74Y174        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.007     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X74Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.458     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y174        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.070     0.555    
    SLICE_X74Y174        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.403ns (routing 0.001ns, distribution 0.402ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.403     0.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y179        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X74Y179        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[11]
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.458     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y179        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.070     0.555    
    SLICE_X74Y179        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.403ns (routing 0.001ns, distribution 0.402ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.403     0.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y178        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.058     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X74Y178        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[2]
                         net (fo=1, routed)           0.007     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__10[3]
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.458     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism             -0.070     0.555    
    SLICE_X74Y178        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.625ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.403ns (routing 0.001ns, distribution 0.402ns)
  Clock Net Delay (Destination): 0.458ns (routing 0.001ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.403     0.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y175        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.058     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X74Y175        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.007     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/p_0_in__1[11]
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y69        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y2 (CLOCK_ROOT)    net (fo=47, routed)          0.458     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y175        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.070     0.555    
    SLICE_X74Y175        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/enable_cal_block.cpll_cal_inst_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[3]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK  n/a                      1.954         3.951       1.997      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         3.951       3.401      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK  n/a                      0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y179        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y178        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
High Pulse Width  Fast    FDSE/C                  n/a                      0.275         1.975       1.700      SLICE_X74Y177        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.563         0.101       0.462      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK  GTHE4_CHANNEL/TXUSRCLK2  0.572         0.064       0.508      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i__0[3]
  To Clock:  txusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.463ns (26.809%)  route 1.264ns (73.191%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.706ns = ( 4.657 - 3.951 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.566     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y173       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.888 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.489     1.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X104Y169       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     1.522 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.485     2.007    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X106Y175       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.156 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_2/O
                         net (fo=1, routed)           0.241     2.397    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_2_n_341
    SLICE_X106Y178       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.487 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.049     2.536    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.493     4.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism              0.031     4.688    
                         clock uncertainty           -0.046     4.642    
    SLICE_X106Y178       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.383ns (23.354%)  route 1.257ns (76.646%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.704ns = ( 4.655 - 3.951 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.566     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y173       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.888 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.489     1.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X104Y169       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     1.535 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.719     2.254    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[9]_0
    SLICE_X108Y177       LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.400 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_1/O
                         net (fo=1, routed)           0.049     2.449    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[11]
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.491     4.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                         clock pessimism              0.032     4.686    
                         clock uncertainty           -0.046     4.640    
    SLICE_X108Y177       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     4.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                          4.665    
                         arrival time                          -2.449    
  -------------------------------------------------------------------
                         slack                                  2.216    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXCTRL1[2]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.387ns  (logic 0.076ns (5.479%)  route 1.311ns (94.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 4.636 - 3.951 ) 
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.592ns (routing 0.002ns, distribution 0.590ns)
  Clock Net Delay (Destination): 0.472ns (routing 0.001ns, distribution 0.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.592     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X105Y175       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y175       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.911 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[29]/Q
                         net (fo=1, routed)           1.311     2.222    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/txdata_gen[29]
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXCTRL1[2]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.472     4.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/txusrclk2_i
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
                         clock pessimism              0.031     4.667    
                         clock uncertainty           -0.046     4.621    
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Setup_GTHE4_CHANNEL_TXUSRCLK2_TXCTRL1[2])
                                                     -0.151     4.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel
  -------------------------------------------------------------------
                         required time                          4.470    
                         arrival time                          -2.222    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.435ns (27.497%)  route 1.147ns (72.503%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.695ns = ( 4.646 - 3.951 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.001ns, distribution 0.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.566     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y173       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.888 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.489     1.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X104Y169       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     1.522 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.419     1.941    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X106Y174       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     2.064 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2/O
                         net (fo=1, routed)           0.189     2.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2_n_341
    SLICE_X107Y176       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     2.341 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_1/O
                         net (fo=1, routed)           0.050     2.391    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[20]
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.482     4.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/C
                         clock pessimism              0.032     4.677    
                         clock uncertainty           -0.046     4.631    
    SLICE_X107Y176       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     4.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          4.656    
                         arrival time                          -2.391    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.351ns (22.173%)  route 1.232ns (77.827%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 4.661 - 3.951 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.566     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y173       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.888 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.489     1.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X104Y169       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     1.522 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.430     1.952    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X106Y174       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.042 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2/O
                         net (fo=1, routed)           0.247     2.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_2_n_341
    SLICE_X105Y178       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.326 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[6]_i_1/O
                         net (fo=1, routed)           0.066     2.392    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[6]
    SLICE_X105Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.497     4.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                         clock pessimism              0.031     4.692    
                         clock uncertainty           -0.046     4.646    
    SLICE_X105Y178       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     4.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          4.671    
                         arrival time                          -2.392    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.463ns (29.699%)  route 1.096ns (70.301%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.709ns = ( 4.660 - 3.951 ) 
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.571ns (routing 0.002ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.571     0.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y171       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y171       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.895 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.414     1.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X105Y170       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     1.467 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.417     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X104Y174       LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     2.008 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2/O
                         net (fo=1, routed)           0.206     2.214    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2_n_341
    SLICE_X105Y178       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     2.314 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.059     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X105Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.496     4.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism              0.031     4.691    
                         clock uncertainty           -0.046     4.645    
    SLICE_X105Y178       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     4.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                          4.670    
                         arrival time                          -2.373    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.397ns (25.596%)  route 1.154ns (74.404%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.708ns = ( 4.659 - 3.951 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.001ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.566     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y173       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.888 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.489     1.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X104Y169       LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     1.522 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.436     1.958    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X106Y174       LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.082 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_2/O
                         net (fo=1, routed)           0.178     2.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_2_n_341
    SLICE_X106Y178       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     2.309 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_1/O
                         net (fo=1, routed)           0.051     2.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[19]
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.495     4.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/C
                         clock pessimism              0.031     4.690    
                         clock uncertainty           -0.046     4.644    
    SLICE_X106Y178       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     4.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                          4.669    
                         arrival time                          -2.360    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 0.419ns (27.314%)  route 1.115ns (72.686%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.706ns = ( 4.657 - 3.951 ) 
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.571ns (routing 0.002ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.571     0.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y171       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y171       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.895 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.414     1.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X105Y170       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     1.467 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.423     1.890    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X104Y174       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2/O
                         net (fo=1, routed)           0.230     2.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_2_n_341
    SLICE_X107Y174       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     2.300 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_1/O
                         net (fo=1, routed)           0.048     2.348    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[16]
    SLICE_X107Y174       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.493     4.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y174       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                         clock pessimism              0.031     4.688    
                         clock uncertainty           -0.046     4.642    
    SLICE_X107Y174       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -2.348    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.287ns (18.734%)  route 1.245ns (81.266%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.704ns = ( 4.655 - 3.951 ) 
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.566ns (routing 0.002ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.566     0.809    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y173       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y173       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.888 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[4]/Q
                         net (fo=45, routed)          0.489     1.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[4]
    SLICE_X104Y169       LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     1.535 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.706     2.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[9]_0
    SLICE_X108Y177       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[8]_i_1/O
                         net (fo=1, routed)           0.050     2.341    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[8]
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.491     4.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]/C
                         clock pessimism              0.032     4.686    
                         clock uncertainty           -0.046     4.640    
    SLICE_X108Y177       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     4.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[8]
  -------------------------------------------------------------------
                         required time                          4.665    
                         arrival time                          -2.341    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.951ns  (txusrclk2_i__0[3] rise@3.951ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.460ns (30.026%)  route 1.072ns (69.974%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.710ns = ( 4.661 - 3.951 ) 
    Source Clock Delay      (SCD):    0.814ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.571ns (routing 0.002ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.571     0.814    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X103Y171       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y171       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.895 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.414     1.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X105Y170       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     1.467 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.270     1.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X106Y171       LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     1.860 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2/O
                         net (fo=1, routed)           0.322     2.182    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2_n_341
    SLICE_X105Y175       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     2.280 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.066     2.346    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X105Y175       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      3.951     3.951 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     3.951 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     4.050    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.497     4.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y175       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism              0.031     4.692    
                         clock uncertainty           -0.046     4.646    
    SLICE_X105Y175       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     4.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          4.671    
                         arrival time                          -2.346    
  -------------------------------------------------------------------
                         slack                                  2.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.094ns (51.366%)  route 0.089ns (48.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.493ns (routing 0.001ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.002ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.493     0.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X106Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y177       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     0.765 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/Q
                         net (fo=1, routed)           0.067     0.832    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[10]
    SLICE_X108Y177       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     0.867 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_1/O
                         net (fo=1, routed)           0.022     0.889    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[11]
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.585     0.828    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                         clock pessimism             -0.031     0.797    
    SLICE_X108Y177       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     0.857    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.082ns (44.324%)  route 0.103ns (55.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.497ns (routing 0.001ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.002ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.497     0.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/tx_clk_i
    SLICE_X105Y175       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y175       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     0.770 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/o_reg/Q
                         net (fo=41, routed)          0.079     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/forward_i
    SLICE_X107Y175       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.022     0.871 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[20]_i_1/O
                         net (fo=1, routed)           0.024     0.895    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[20]_i_1_n_341
    SLICE_X107Y175       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.589     0.832    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X107Y175       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]/C
                         clock pessimism             -0.031     0.801    
    SLICE_X107Y175       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     0.861    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.055ns (45.455%)  route 0.066ns (54.545%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.328     0.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X105Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y176       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     0.515 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[7]/Q
                         net (fo=1, routed)           0.050     0.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[7]
    SLICE_X107Y176       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.014     0.579 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[7]_i_1/O
                         net (fo=1, routed)           0.016     0.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[7]
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.368     0.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
                         clock pessimism             -0.022     0.513    
    SLICE_X107Y176       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.595    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.061ns (46.565%)  route 0.070ns (53.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.535ns
    Source Clock Delay      (SCD):    0.473ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.327     0.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X105Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y176       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.512 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/Q
                         net (fo=1, routed)           0.052     0.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[13]
    SLICE_X107Y176       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[13]_i_1/O
                         net (fo=1, routed)           0.018     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[13]_i_1_n_341
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.368     0.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
                         clock pessimism             -0.022     0.513    
    SLICE_X107Y176       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.541ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 0.374ns (routing 0.001ns, distribution 0.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.325     0.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y178       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.510 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/Q
                         net (fo=1, routed)           0.023     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[3]
    SLICE_X106Y178       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     0.556 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.015     0.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.374     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism             -0.064     0.477    
    SLICE_X106Y178       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.523    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.062ns (62.000%)  route 0.038ns (38.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.540ns
    Source Clock Delay      (SCD):    0.470ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.324ns (routing 0.001ns, distribution 0.323ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.324     0.470    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y177       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.509 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/Q
                         net (fo=1, routed)           0.023     0.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[11]
    SLICE_X108Y177       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     0.555 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[11]_i_1/O
                         net (fo=1, routed)           0.015     0.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[11]_i_1_n_341
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.373     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X108Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
                         clock pessimism             -0.064     0.476    
    SLICE_X108Y177       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.082ns (40.594%)  route 0.120ns (59.406%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.706ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.493ns (routing 0.001ns, distribution 0.492ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.002ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.493     0.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X107Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y177       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.766 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[19]/Q
                         net (fo=5, routed)           0.098     0.864    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_2_in
    SLICE_X106Y178       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.886 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o[3]_i_1__3/O
                         net (fo=1, routed)           0.022     0.908    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/i_36
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.588     0.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]/C
                         clock pessimism             -0.031     0.800    
    SLICE_X106Y178       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     0.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.531ns
    Source Clock Delay      (SCD):    0.463ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      0.317ns (routing 0.001ns, distribution 0.316ns)
  Clock Net Delay (Destination): 0.364ns (routing 0.001ns, distribution 0.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.317     0.463    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y176       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.502 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/Q
                         net (fo=1, routed)           0.024     0.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[26]
    SLICE_X107Y176       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.548 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[26]_i_1/O
                         net (fo=1, routed)           0.016     0.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[26]_i_1_n_341
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.364     0.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X107Y176       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]/C
                         clock pessimism             -0.062     0.469    
    SLICE_X107Y176       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.564    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.061ns (60.396%)  route 0.040ns (39.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.541ns
    Source Clock Delay      (SCD):    0.471ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.325ns (routing 0.001ns, distribution 0.324ns)
  Clock Net Delay (Destination): 0.374ns (routing 0.001ns, distribution 0.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.325     0.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y178       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.510 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/Q
                         net (fo=1, routed)           0.024     0.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[3]
    SLICE_X106Y178       LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.022     0.556 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[3]_i_1/O
                         net (fo=1, routed)           0.016     0.572    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[3]_i_1_n_341
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.374     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X106Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/C
                         clock pessimism             -0.064     0.477    
    SLICE_X106Y178       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.523    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.572    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@1.975ns period=3.951ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.060ns (50.000%)  route 0.060ns (50.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.541ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Net Delay (Source):      0.321ns (routing 0.001ns, distribution 0.320ns)
  Clock Net Delay (Destination): 0.374ns (routing 0.001ns, distribution 0.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.321     0.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X104Y178       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y178       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.504 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[16]/Q
                         net (fo=4, routed)           0.052     0.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_1_in
    SLICE_X104Y177       LUT5 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     0.579 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.008     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[0]_i_1_n_341
    SLICE_X104Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXOUTCLK
                         net (fo=3, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y68        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y2 (CLOCK_ROOT)    net (fo=408, routed)         0.374     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X104Y177       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[0]/C
                         clock pessimism             -0.051     0.490    
    SLICE_X104Y177       FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.587    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i__0[3]
Waveform(ns):       { 0.000 1.975 }
Period(ns):         3.951
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                     1.954         3.951       1.997      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X92Y176        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y176       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X109Y177       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X108Y174       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X108Y177       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X108Y175       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X107Y176       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X108Y175       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         3.951       3.401      SLICE_X108Y174       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X107Y176       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y176       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y176       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y177       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y177       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X107Y176       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[39]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X109Y176       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[60]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X107Y176       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                     0.880         1.975       1.095      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X92Y176        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X106Y178       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X100Y171       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/u_lev/out_d_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X100Y171       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/forward_dly1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X100Y171       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/forward_dly2_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X106Y175       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X106Y175       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         1.975       1.700      SLICE_X107Y173       u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[30]/C
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.751         0.101       0.650      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK  0.783         0.065       0.718      GTHE4_CHANNEL_X0Y11  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.709ns  (logic 0.639ns (37.390%)  route 1.070ns (62.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.782ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.539ns (routing 0.002ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.539     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.639     1.421 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUT[1]
                         net (fo=2, routed)           1.070     2.491    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X104Y120       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X104Y120       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.035     4.756    
                         clock uncertainty           -0.046     4.710    
    SLICE_X104Y120       RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079     4.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.631    
                         arrival time                          -2.491    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_C5LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_C6LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_D5LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_D6LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WE
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.176ns (12.403%)  route 1.243ns (87.597%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.558     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/CLK
    SLICE_X104Y122       FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y122       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.878 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/wr_en_reg/Q
                         net (fo=1, routed)           0.503     1.381    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X97Y121        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc1.count_d1[3]_i_1/O
                         net (fo=49, routed)          0.740     2.220    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y121       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism              0.080     4.801    
                         clock uncertainty           -0.046     4.754    
    SLICE_X104Y121       RAMD32 (Setup_E5LUT_SLICEM_CLK_WE)
                                                     -0.180     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.220    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.352ns (routing 0.001ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.001ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.352     0.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.537 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/Q
                         net (fo=2, routed)           0.042     0.579    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]_0[2]
    SLICE_X97Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.404     0.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.067     0.504    
    SLICE_X97Y120        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.550    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.343ns (routing 0.001ns, distribution 0.342ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.343     0.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.528 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.029     0.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X98Y120        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.590 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[1]_i_1/O
                         net (fo=1, routed)           0.006     0.596    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X98Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.065     0.495    
    SLICE_X98Y120        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.059ns (52.212%)  route 0.054ns (47.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.343ns (routing 0.001ns, distribution 0.342ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.343     0.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.528 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/Q
                         net (fo=3, routed)           0.048     0.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[2]
    SLICE_X98Y120        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.020     0.596 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[3]_i_1/O
                         net (fo=1, routed)           0.006     0.602    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.065     0.495    
    SLICE_X98Y120        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.041ns (34.167%)  route 0.079ns (65.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.537ns
    Source Clock Delay      (SCD):    0.468ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.322ns (routing 0.001ns, distribution 0.321ns)
  Clock Net Delay (Destination): 0.370ns (routing 0.001ns, distribution 0.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.322     0.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X100Y120       FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y120       FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.509 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.079     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X100Y120       FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.370     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X100Y120       FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.063     0.474    
    SLICE_X100Y120       FDPE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.185%)  route 0.045ns (37.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.343ns (routing 0.001ns, distribution 0.342ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.343     0.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.528 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.029     0.557    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X98Y120        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.592 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[0]_i_1/O
                         net (fo=1, routed)           0.016     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[0]
    SLICE_X98Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism             -0.065     0.495    
    SLICE_X98Y120        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.062ns (40.789%)  route 0.090ns (59.211%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.355ns (routing 0.001ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.001ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.355     0.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.540 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.073     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[0]
    SLICE_X98Y120        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.636 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[0]_i_1/O
                         net (fo=1, routed)           0.017     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[0]
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.397     0.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.024     0.540    
    SLICE_X98Y120        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.339ns (routing 0.001ns, distribution 0.338ns)
  Clock Net Delay (Destination): 0.389ns (routing 0.001ns, distribution 0.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.339     0.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X98Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y121        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.525 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.084     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X98Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.389     0.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.065     0.491    
    SLICE_X98Y121        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.571ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.352ns (routing 0.001ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.001ns, distribution 0.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.352     0.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.538 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.085     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X97Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.404     0.571    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.067     0.504    
    SLICE_X97Y120        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.061ns (48.413%)  route 0.065ns (51.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.343ns (routing 0.001ns, distribution 0.342ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.343     0.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y120        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.528 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/Q
                         net (fo=3, routed)           0.048     0.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[2]
    SLICE_X98Y120        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     0.598 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[2]_i_1/O
                         net (fo=1, routed)           0.017     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[2]
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.065     0.495    
    SLICE_X98Y120        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.078ns (48.750%)  route 0.082ns (51.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.501ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.355ns (routing 0.001ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.397ns (routing 0.001ns, distribution 0.396ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.355     0.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X97Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y120        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.541 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.076     0.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[1]
    SLICE_X98Y120        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.038     0.655 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc[1]_i_1/O
                         net (fo=1, routed)           0.006     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/bin2gray[1]
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.397     0.564    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.024     0.540    
    SLICE_X98Y120        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.587    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I   n/a            1.290         4.000       2.710      BUFG_GT_X0Y52   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y122  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y122  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y122  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y120  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.638ns (36.815%)  route 1.095ns (63.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[2])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[2]
                         net (fo=2, routed)           1.095     2.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.056     4.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          4.688    
                         arrival time                          -2.490    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.638ns (38.998%)  route 0.998ns (61.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[0])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[0]
                         net (fo=2, routed)           0.998     2.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.056     4.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          4.688    
                         arrival time                          -2.393    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.638ns (39.456%)  route 0.979ns (60.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[12])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[12]
                         net (fo=2, routed)           0.979     2.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.056     4.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                          4.688    
                         arrival time                          -2.374    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.638ns (41.482%)  route 0.900ns (58.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[3]
                         net (fo=2, routed)           0.900     2.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.080     4.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.638ns (42.336%)  route 0.869ns (57.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.757ns = ( 4.757 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.544ns (routing 0.001ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[15]
                         net (fo=2, routed)           0.869     2.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.544     4.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.035     4.792    
                         clock uncertainty           -0.046     4.746    
    SLICE_X96Y143        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -2.264    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.638ns (41.836%)  route 0.887ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[10]
                         net (fo=2, routed)           0.887     2.282    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057     4.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -2.282    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.430ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.638ns (42.533%)  route 0.862ns (57.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[8]
                         net (fo=2, routed)           0.862     2.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.057     4.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          4.687    
                         arrival time                          -2.257    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.638ns (42.704%)  route 0.856ns (57.296%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[6])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[6]
                         net (fo=2, routed)           0.856     2.251    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID0
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_D5LUT_SLICEM_CLK_I)
                                                     -0.058     4.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -2.251    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.638ns (43.490%)  route 0.829ns (56.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.638     1.395 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[5]
                         net (fo=2, routed)           0.829     2.224    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.080     4.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -2.224    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.639ns (44.283%)  route 0.804ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.755ns = ( 4.755 - 4.000 ) 
    Source Clock Delay      (SCD):    0.757ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.514ns (routing 0.002ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.542ns (routing 0.001ns, distribution 0.541ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.514     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.639     1.396 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUT[1]
                         net (fo=2, routed)           0.804     2.200    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.542     4.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y144        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.035     4.790    
                         clock uncertainty           -0.046     4.744    
    SLICE_X96Y144        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079     4.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.665    
                         arrival time                          -2.200    
  -------------------------------------------------------------------
                         slack                                  2.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.058ns (26.728%)  route 0.159ns (73.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.737ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Net Delay (Source):      0.524ns (routing 0.001ns, distribution 0.523ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     0.795 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          0.159     0.954    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.632     0.875    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y143        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
                         clock pessimism             -0.035     0.840    
    SLICE_X96Y143        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR0)
                                                      0.085     0.925    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I   n/a            1.290         4.000       2.710      BUFG_GT_X0Y48  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X94Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y143  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X94Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y144  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.638ns (37.729%)  route 1.053ns (62.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.699ns = ( 4.699 - 4.000 ) 
    Source Clock Delay      (SCD):    0.754ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.511ns (routing 0.002ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.511     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.638     1.392 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUT[10]
                         net (fo=2, routed)           1.053     2.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X104Y153       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.486     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X104Y153       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.036     4.735    
                         clock uncertainty           -0.046     4.689    
    SLICE_X104Y153       RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057     4.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          4.632    
                         arrival time                          -2.445    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_A5LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_A6LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_B5LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_B6LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_C5LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_C6LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_D5LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_D6LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.079ns (5.284%)  route 1.416ns (94.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.701 - 4.000 ) 
    Source Clock Delay      (SCD):    0.826ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.583ns (routing 0.002ns, distribution 0.581ns)
  Clock Net Delay (Destination): 0.488ns (routing 0.001ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.583     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.905 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/Q
                         net (fo=33, routed)          1.416     2.321    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH0
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.488     4.701    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X104Y154       RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism              0.036     4.737    
                         clock uncertainty           -0.046     4.691    
    SLICE_X104Y154       RAMD32 (Setup_E5LUT_SLICEM_CLK_WADR0)
                                                     -0.117     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                          4.574    
                         arrival time                          -2.321    
  -------------------------------------------------------------------
                         slack                                  2.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.040ns (35.088%)  route 0.074ns (64.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.334ns (routing 0.001ns, distribution 0.333ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.001ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.334     0.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.520 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.074     0.594    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[3]
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.384     0.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.053     0.498    
    SLICE_X98Y155        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.328     0.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y156        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y156        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.513 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.029     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X98Y156        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.575 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[1]_i_1/O
                         net (fo=1, routed)           0.006     0.581    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X98Y156        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.377     0.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y156        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.064     0.480    
    SLICE_X98Y156        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.527    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           0.581    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.378ns (routing 0.001ns, distribution 0.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.328     0.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y156        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y156        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.513 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.117     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.378     0.545    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.024     0.521    
    SLICE_X99Y154        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.567    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.567    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.185%)  route 0.045ns (37.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.328ns (routing 0.001ns, distribution 0.327ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.328     0.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y156        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y156        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.513 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.029     0.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X98Y156        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     0.577 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[0]_i_1/O
                         net (fo=1, routed)           0.016     0.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[0]
    SLICE_X98Y156        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.377     0.544    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y156        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism             -0.064     0.480    
    SLICE_X98Y156        FDPE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.526    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.040ns (31.496%)  route 0.087ns (68.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.335ns (routing 0.001ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.379ns (routing 0.001ns, distribution 0.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.335     0.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.521 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.087     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.379     0.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.053     0.493    
    SLICE_X98Y154        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.551ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.335ns (routing 0.001ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.001ns, distribution 0.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.335     0.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.521 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.083     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.384     0.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.064     0.487    
    SLICE_X98Y155        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.534    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.334ns (routing 0.001ns, distribution 0.333ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.001ns, distribution 0.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.334     0.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.520 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.084     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.383     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.064     0.486    
    SLICE_X98Y154        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.547ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.380ns (routing 0.001ns, distribution 0.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.084     0.602    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.380     0.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.063     0.484    
    SLICE_X98Y155        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.602    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.329ns (routing 0.001ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.378ns (routing 0.001ns, distribution 0.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.329     0.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.515 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/Q
                         net (fo=2, routed)           0.085     0.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.378     0.545    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.064     0.481    
    SLICE_X99Y154        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.073ns (55.725%)  route 0.058ns (44.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.335ns (routing 0.001ns, distribution 0.334ns)
  Clock Net Delay (Destination): 0.379ns (routing 0.001ns, distribution 0.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.335     0.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.521 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.052     0.573    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg[2]
    SLICE_X98Y154        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     0.606 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/gnxpm_cdc.rd_pntr_bin[2]_i_1/O
                         net (fo=1, routed)           0.006     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_345
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.379     0.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.053     0.493    
    SLICE_X98Y154        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.612    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I   n/a            1.290         4.000       2.710      BUFG_GT_X0Y49   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y152  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y152  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y152  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y153  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.638ns (39.456%)  route 0.979ns (60.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.638     1.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[3]
                         net (fo=2, routed)           0.979     2.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.080     4.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          4.676    
                         arrival time                          -2.394    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.638ns (40.227%)  route 0.948ns (59.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.638     1.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[14]
                         net (fo=2, routed)           0.948     2.363    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X96Y177        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X96Y177        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y177        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.056     4.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          4.700    
                         arrival time                          -2.363    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.352ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.637ns (41.150%)  route 0.911ns (58.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.637     1.414 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[9]
                         net (fo=2, routed)           0.911     2.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079     4.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -2.325    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.357ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.542ns  (logic 0.638ns (41.375%)  route 0.904ns (58.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.638     1.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[5]
                         net (fo=2, routed)           0.904     2.319    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.080     4.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          4.676    
                         arrival time                          -2.319    
  -------------------------------------------------------------------
                         slack                                  2.357    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.638ns (41.055%)  route 0.916ns (58.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[2])
                                                      0.638     1.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[2]
                         net (fo=2, routed)           0.916     2.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.056     4.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          4.700    
                         arrival time                          -2.331    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.410ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.638ns (42.876%)  route 0.850ns (57.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[11])
                                                      0.638     1.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[11]
                         net (fo=2, routed)           0.850     2.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.081     4.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.638ns (42.533%)  route 0.862ns (57.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.638     1.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[10]
                         net (fo=2, routed)           0.862     2.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.057     4.699    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          4.699    
                         arrival time                          -2.277    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.638ns (42.819%)  route 0.852ns (57.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[12])
                                                      0.638     1.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[12]
                         net (fo=2, routed)           0.852     2.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.056     4.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                          4.700    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.461ns  (logic 0.638ns (43.669%)  route 0.823ns (56.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.638     1.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[7]
                         net (fo=2, routed)           0.823     2.238    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.080     4.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          4.676    
                         arrival time                          -2.238    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.445ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.639ns (43.918%)  route 0.816ns (56.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.768ns = ( 4.768 - 4.000 ) 
    Source Clock Delay      (SCD):    0.777ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.534ns (routing 0.002ns, distribution 0.532ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.001ns, distribution 0.554ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.639     1.416 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUT[1]
                         net (fo=2, routed)           0.816     2.232    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.555     4.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.035     4.803    
                         clock uncertainty           -0.046     4.756    
    SLICE_X96Y178        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.079     4.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.677    
                         arrival time                          -2.232    
  -------------------------------------------------------------------
                         slack                                  2.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Net Delay (Source):      0.351ns (routing 0.001ns, distribution 0.350ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.351     0.497    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.536 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/Q
                         net (fo=2, routed)           0.046     0.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]_0[2]
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.403     0.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.067     0.503    
    SLICE_X95Y179        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.549    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.582    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.058ns (27.488%)  route 0.153ns (72.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.745ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.532ns (routing 0.001ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.002ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.532     0.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y179        FDPE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     0.803 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/Q
                         net (fo=5, routed)           0.153     0.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[0]
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.034     0.850    
    SLICE_X95Y179        FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     0.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.538     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.180     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.644     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -0.034     0.853    
    SLICE_X96Y178        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.538     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.180     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.644     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -0.034     0.853    
    SLICE_X96Y178        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.538     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.180     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.644     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -0.034     0.853    
    SLICE_X96Y178        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.538     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.180     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.644     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -0.034     0.853    
    SLICE_X96Y178        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.538     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.180     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.644     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism             -0.034     0.853    
    SLICE_X96Y178        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.091     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.538     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.180     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.644     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism             -0.034     0.853    
    SLICE_X96Y178        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.091     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.538     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.180     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.644     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                         clock pessimism             -0.034     0.853    
    SLICE_X96Y178        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.091     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.059ns (24.686%)  route 0.180ns (75.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.751ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.538ns (routing 0.001ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.002ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     0.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.538     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y179        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     0.810 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.180     0.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.644     0.887    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X96Y178        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.034     0.853    
    SLICE_X96Y178        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.091     0.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I   n/a            1.290         4.000       2.710      BUFG_GT_X0Y51   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         4.000       2.936      SLICE_X104Y178  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         4.000       2.936      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         2.000       1.468      SLICE_X104Y178  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/dmon_fifo_push_dly_2_reg_srl2/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         2.000       1.468      SLICE_X96Y178   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       49.563ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.462ns  (logic 0.078ns (16.883%)  route 0.384ns (83.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X84Y152        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.384     0.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y152        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                 49.563    

Slack (MET) :             49.643ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.382ns  (logic 0.079ns (20.681%)  route 0.303ns (79.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X73Y136        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.303     0.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X73Y135        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                 49.643    

Slack (MET) :             49.648ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.377ns  (logic 0.077ns (20.424%)  route 0.300ns (79.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y152                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X84Y152        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.300     0.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X86Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y152        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                 49.648    

Slack (MET) :             49.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.355ns  (logic 0.081ns (22.817%)  route 0.274ns (77.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y151                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X85Y151        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.274     0.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y151        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y151        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                 49.670    

Slack (MET) :             49.680ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.345ns  (logic 0.079ns (22.899%)  route 0.266ns (77.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y152                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X85Y152        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.266     0.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X86Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y152        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                 49.680    

Slack (MET) :             49.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.328ns  (logic 0.079ns (24.085%)  route 0.249ns (75.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X72Y136        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.249     0.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X71Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X71Y136        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                 49.697    

Slack (MET) :             49.726ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.299ns  (logic 0.078ns (26.087%)  route 0.221ns (73.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X73Y138        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.221     0.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X73Y135        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                 49.726    

Slack (MET) :             49.738ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.287ns  (logic 0.079ns (27.526%)  route 0.208ns (72.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X73Y138        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.208     0.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X73Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X73Y135        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                 49.738    





---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.494ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.494ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.531ns  (logic 0.077ns (14.501%)  route 0.454ns (85.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y152                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X86Y152        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X84Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y152        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  9.494    

Slack (MET) :             9.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.509ns  (logic 0.076ns (14.931%)  route 0.433ns (85.069%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X73Y135        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.433     0.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X73Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y136        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  9.516    

Slack (MET) :             9.554ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.471ns  (logic 0.078ns (16.561%)  route 0.393ns (83.439%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y152                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X86Y152        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.393     0.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X84Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y152        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  9.554    

Slack (MET) :             9.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.420ns  (logic 0.078ns (18.571%)  route 0.342ns (81.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X73Y135        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.342     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X73Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y136        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  9.605    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.359ns  (logic 0.076ns (21.170%)  route 0.283ns (78.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X73Y135        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.283     0.359    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X73Y138        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y138        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.674ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.351ns  (logic 0.080ns (22.792%)  route 0.271ns (77.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X73Y135        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.271     0.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X73Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y136        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  9.674    

Slack (MET) :             9.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.329ns  (logic 0.078ns (23.708%)  route 0.251ns (76.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y152                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X86Y152        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.251     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X85Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X85Y152        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  9.696    

Slack (MET) :             9.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.245ns  (logic 0.076ns (31.020%)  route 0.169ns (68.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y152                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X86Y152        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.169     0.245    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X84Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y152        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  9.780    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        7.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.241ns (12.513%)  route 1.685ns (87.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 13.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.699ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.635ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.798     3.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X89Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.190 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.906     4.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X101Y139       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.261 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.779     5.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X83Y139        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.514    13.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X83Y139        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/C
                         clock pessimism             -0.432    12.947    
                         clock uncertainty           -0.064    12.884    
    SLICE_X83Y139        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    12.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.241ns (12.513%)  route 1.685ns (87.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 13.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.699ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.635ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.798     3.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X89Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.190 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.906     4.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X101Y139       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.261 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.779     5.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X83Y139        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.514    13.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X83Y139        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.432    12.947    
                         clock uncertainty           -0.064    12.884    
    SLICE_X83Y139        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    12.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.241ns (12.513%)  route 1.685ns (87.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 13.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.699ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.635ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.798     3.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X89Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.190 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.906     4.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X101Y139       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.261 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.779     5.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X83Y139        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.514    13.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X83Y139        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.432    12.947    
                         clock uncertainty           -0.064    12.884    
    SLICE_X83Y139        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066    12.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.777ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 0.241ns (12.513%)  route 1.685ns (87.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 13.379 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.699ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.635ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.798     3.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X89Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.190 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.906     4.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X101Y139       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.261 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.779     5.040    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X83Y139        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.514    13.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X83Y139        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.432    12.947    
                         clock uncertainty           -0.064    12.884    
    SLICE_X83Y139        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    12.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         12.818    
                         arrival time                          -5.040    
  -------------------------------------------------------------------
                         slack                                  7.777    

Slack (MET) :             7.779ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.241ns (12.532%)  route 1.682ns (87.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 13.378 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.798ns (routing 0.699ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.635ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.798     3.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X89Y142        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y142        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.190 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.906     4.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X101Y139       LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.165     4.261 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.776     5.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X83Y139        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.513    13.378    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X83Y139        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/C
                         clock pessimism             -0.432    12.946    
                         clock uncertainty           -0.064    12.883    
    SLICE_X83Y139        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    12.817    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         12.817    
                         arrival time                          -5.037    
  -------------------------------------------------------------------
                         slack                                  7.779    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.202ns (13.041%)  route 1.347ns (86.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.699ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.635ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.791     3.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.186 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.827     4.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X99Y160        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.136 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.520     4.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X88Y160        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.512    13.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X88Y160        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg/C
                         clock pessimism             -0.432    12.945    
                         clock uncertainty           -0.064    12.882    
    SLICE_X88Y160        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066    12.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.202ns (13.041%)  route 1.347ns (86.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.699ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.635ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.791     3.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.186 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.827     4.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X99Y160        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.136 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.520     4.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X88Y160        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.512    13.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X88Y160        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.432    12.945    
                         clock uncertainty           -0.064    12.882    
    SLICE_X88Y160        FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.066    12.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.202ns (13.041%)  route 1.347ns (86.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.699ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.635ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.791     3.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.186 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.827     4.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X99Y160        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.136 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.520     4.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X88Y160        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.512    13.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X88Y160        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.432    12.945    
                         clock uncertainty           -0.064    12.882    
    SLICE_X88Y160        FDPE (Recov_BFF2_SLICEM_C_PRE)
                                                     -0.066    12.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.202ns (13.041%)  route 1.347ns (86.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 13.377 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.699ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.635ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.791     3.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.186 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.827     4.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X99Y160        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.136 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.520     4.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X88Y160        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.512    13.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X88Y160        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.432    12.945    
                         clock uncertainty           -0.064    12.882    
    SLICE_X88Y160        FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.066    12.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.202ns (13.066%)  route 1.344ns (86.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 13.376 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.791ns (routing 0.699ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.635ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.724     0.724 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.774    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.774 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.171    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.044 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.244     1.288    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.791     3.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y159        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y159        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.186 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_440/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/Q
                         net (fo=12, routed)          0.827     4.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/resetfsm_override_o
    SLICE_X99Y160        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     4.136 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.517     4.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/RESET_IN0
    SLICE_X88Y160        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AJ9                                               0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.613    10.613 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.653    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.653 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.997    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.214    11.841    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.865 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.511    13.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/drp_dclk_o
    SLICE_X88Y160        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg/C
                         clock pessimism             -0.432    12.944    
                         clock uncertainty           -0.064    12.881    
    SLICE_X88Y160        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066    12.815    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/enable_cal_block.cpll_cal_inst_i/reset_synchronizer_resetin_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  8.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.998ns (routing 0.387ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.433ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.998     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.060 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     2.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X95Y176        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.130     1.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_dclk_o
    SLICE_X95Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.278     2.073    
    SLICE_X95Y176        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     2.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.998ns (routing 0.387ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.433ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.998     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.060 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     2.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X95Y176        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.130     1.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_dclk_o
    SLICE_X95Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.278     2.073    
    SLICE_X95Y176        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     2.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.998ns (routing 0.387ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.433ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.998     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.060 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     2.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X95Y176        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.130     1.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X95Y176        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.278     2.073    
    SLICE_X95Y176        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.998ns (routing 0.387ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.433ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.998     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.060 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     2.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X95Y176        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.130     1.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X95Y176        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.278     2.073    
    SLICE_X95Y176        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.998ns (routing 0.387ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.433ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.998     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.060 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     2.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X95Y176        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.130     1.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X95Y176        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.278     2.073    
    SLICE_X95Y176        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.998ns (routing 0.387ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.433ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.998     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.060 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     2.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X95Y176        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.130     1.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X95Y176        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.278     2.073    
    SLICE_X95Y176        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.053    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      1.006ns (routing 0.387ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.433ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.006     2.030    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X102Y151       FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y151       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.070 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.066     2.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X101Y151       FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.138     1.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X101Y151       FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.241     2.044    
    SLICE_X101Y151       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      0.944ns (routing 0.387ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.433ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.944     1.968    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y137        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.008 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.073     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X71Y137        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.075     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.247     1.987    
    SLICE_X71Y137        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.998ns (routing 0.387ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.433ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.998     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.060 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     2.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X95Y176        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.126     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X95Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.278     2.069    
    SLICE_X95Y176        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.049    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.038ns (26.950%)  route 0.103ns (73.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Net Delay (Source):      0.998ns (routing 0.387ns, distribution 0.611ns)
  Clock Net Delay (Destination): 1.126ns (routing 0.433ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.389     0.389 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.429    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.429 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.632    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.862 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.145     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       0.998     2.022    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X96Y176        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y176        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.060 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.103     2.163    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X95Y176        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AJ9                                               0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X1Y83 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.495     0.495 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.545    u_ibufgds/OUT
    AJ9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.545 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.775    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.480 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALEPLUS.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.165     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.664 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y2 (CLOCK_ROOT)    net (fo=12904, routed)       1.126     1.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_dclk_o
    SLICE_X95Y176        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.278     2.069    
    SLICE_X95Y176        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.049    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.500ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.372ns (28.354%)  route 0.940ns (71.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 52.318 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.517     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.045    52.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.246    56.564    
                         clock uncertainty           -0.035    56.529    
    SLICE_X84Y160        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    56.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.463    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 48.500    

Slack (MET) :             48.500ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.312ns  (logic 0.372ns (28.354%)  route 0.940ns (71.646%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 52.318 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.155ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.517     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.045    52.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.246    56.564    
                         clock uncertainty           -0.035    56.529    
    SLICE_X84Y160        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    56.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.463    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 48.500    

Slack (MET) :             48.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.372ns (28.419%)  route 0.937ns (71.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 52.317 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.514     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.044    52.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.246    56.563    
                         clock uncertainty           -0.035    56.528    
    SLICE_X84Y160        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.462    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 48.502    

Slack (MET) :             48.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.372ns (28.419%)  route 0.937ns (71.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 52.317 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.514     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.044    52.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.246    56.563    
                         clock uncertainty           -0.035    56.528    
    SLICE_X84Y160        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.462    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 48.502    

Slack (MET) :             48.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.372ns (28.419%)  route 0.937ns (71.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 52.317 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.514     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.044    52.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.246    56.563    
                         clock uncertainty           -0.035    56.528    
    SLICE_X84Y160        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.462    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 48.502    

Slack (MET) :             48.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.372ns (28.419%)  route 0.937ns (71.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 52.317 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.514     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.044    52.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.246    56.563    
                         clock uncertainty           -0.035    56.528    
    SLICE_X84Y160        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    56.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.462    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 48.502    

Slack (MET) :             48.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.372ns (28.419%)  route 0.937ns (71.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 52.317 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.514     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.044    52.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.246    56.563    
                         clock uncertainty           -0.035    56.528    
    SLICE_X84Y160        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    56.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.462    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 48.502    

Slack (MET) :             48.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.372ns (28.419%)  route 0.937ns (71.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 52.317 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.514     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.044    52.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.246    56.563    
                         clock uncertainty           -0.035    56.528    
    SLICE_X84Y160        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    56.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.462    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 48.502    

Slack (MET) :             48.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.372ns (28.419%)  route 0.937ns (71.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 52.317 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.514     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.044    52.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.246    56.563    
                         clock uncertainty           -0.035    56.528    
    SLICE_X84Y160        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    56.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.462    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 48.502    

Slack (MET) :             48.502ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.372ns (28.419%)  route 0.937ns (71.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 52.317 - 50.000 ) 
    Source Clock Delay      (SCD):    6.651ns
    Clock Pessimism Removal (CPR):    4.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.202ns (routing 0.171ns, distribution 1.031ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.121     5.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.202     6.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y165        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y165        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.730 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.202     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X83Y165        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     7.082 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.221     7.303    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y163        LUT4 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.143     7.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.514     7.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y160        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.784    51.249    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         1.044    52.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y160        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.246    56.563    
                         clock uncertainty           -0.035    56.528    
    SLICE_X84Y160        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    56.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.462    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                 48.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.880ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    4.078ns
  Clock Net Delay (Source):      0.672ns (routing 0.096ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.773ns (routing 0.108ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.672     1.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X83Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y145        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.785 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.130     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X84Y144        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.773     5.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.078     1.802    
    SLICE_X84Y144        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.870ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    4.108ns
  Clock Net Delay (Source):      0.671ns (routing 0.096ns, distribution 0.575ns)
  Clock Net Delay (Destination): 0.763ns (routing 0.108ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.671     1.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.785 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.090     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X72Y133        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.763     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X72Y133        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.108     1.762    
    SLICE_X72Y133        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.883ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.108ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.678     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X85Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.776     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.109     1.774    
    SLICE_X85Y152        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.883ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.108ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.678     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X85Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.776     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -4.109     1.774    
    SLICE_X85Y152        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.273%)  route 0.104ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.883ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.108ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.678     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.104     1.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.776     5.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -4.109     1.774    
    SLICE_X85Y152        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.678     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.777     5.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.109     1.775    
    SLICE_X84Y152        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.678     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.777     5.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X84Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.109     1.775    
    SLICE_X84Y152        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.678     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.777     5.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.109     1.775    
    SLICE_X84Y152        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.678     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X84Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.777     5.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X84Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.109     1.775    
    SLICE_X84Y152        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.039ns (26.000%)  route 0.111ns (74.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.884ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    4.109ns
  Clock Net Delay (Source):      0.678ns (routing 0.096ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.777ns (routing 0.108ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.592     1.057    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.678     1.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X84Y150        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y150        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.791 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.111     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X84Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.788     5.088    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y68         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.107 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=506, routed)         0.777     5.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X84Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.109     1.775    
    SLICE_X84Y152        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.128%)  route 0.488ns (67.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 4.747 - 4.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.650ns (routing 0.002ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     0.893    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X96Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.972 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     1.182    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X96Y120        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.334 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.278     1.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X97Y121        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     4.747    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.083     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X97Y121        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     4.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.128%)  route 0.488ns (67.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 4.747 - 4.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.650ns (routing 0.002ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     0.893    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X96Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.972 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     1.182    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X96Y120        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.334 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.278     1.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X97Y121        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     4.747    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.083     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X97Y121        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     4.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.231ns (32.128%)  route 0.488ns (67.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.747ns = ( 4.747 - 4.000 ) 
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.650ns (routing 0.002ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.534ns (routing 0.001ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.650     0.893    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X96Y120        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y120        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.972 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     1.182    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X96Y120        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.334 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.278     1.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X97Y121        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.534     4.747    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.083     4.830    
                         clock uncertainty           -0.046     4.784    
    SLICE_X97Y121        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066     4.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -1.612    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.238ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.081ns (12.796%)  route 0.552ns (87.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 4.761 - 4.000 ) 
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.569ns (routing 0.002ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.548ns (routing 0.001ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.569     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X100Y120       FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y120       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.552     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X96Y120        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.548     4.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X96Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.035     4.796    
                         clock uncertainty           -0.046     4.749    
    SLICE_X96Y120        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066     4.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          4.683    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  3.238    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.081ns (17.089%)  route 0.393ns (82.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 4.740 - 4.000 ) 
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.622ns (routing 0.002ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.527ns (routing 0.001ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.622     0.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.946 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.393     1.339    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y120        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.527     4.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism              0.034     4.774    
                         clock uncertainty           -0.046     4.728    
    SLICE_X98Y120        FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066     4.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.081ns (17.089%)  route 0.393ns (82.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 4.740 - 4.000 ) 
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.622ns (routing 0.002ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.527ns (routing 0.001ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.622     0.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.946 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.393     1.339    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y120        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.527     4.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism              0.034     4.774    
                         clock uncertainty           -0.046     4.728    
    SLICE_X98Y120        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     4.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.081ns (17.089%)  route 0.393ns (82.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 4.740 - 4.000 ) 
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.622ns (routing 0.002ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.527ns (routing 0.001ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.622     0.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.946 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.393     1.339    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y120        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.527     4.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism              0.034     4.774    
                         clock uncertainty           -0.046     4.728    
    SLICE_X98Y120        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     4.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.081ns (17.089%)  route 0.393ns (82.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 4.740 - 4.000 ) 
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.622ns (routing 0.002ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.527ns (routing 0.001ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.622     0.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.946 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.393     1.339    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y120        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.527     4.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism              0.034     4.774    
                         clock uncertainty           -0.046     4.728    
    SLICE_X98Y120        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     4.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.662    
                         arrival time                          -1.339    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.079ns (17.995%)  route 0.360ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.742ns = ( 4.742 - 4.000 ) 
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.622ns (routing 0.002ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.529ns (routing 0.001ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.622     0.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.944 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.360     1.304    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X98Y120        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.529     4.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.034     4.776    
                         clock uncertainty           -0.046     4.730    
    SLICE_X98Y120        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     4.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.079ns (17.995%)  route 0.360ns (82.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.742ns = ( 4.742 - 4.000 ) 
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.622ns (routing 0.002ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.529ns (routing 0.001ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.622     0.865    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.944 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.360     1.304    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X98Y120        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.529     4.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y120        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.034     4.776    
                         clock uncertainty           -0.046     4.730    
    SLICE_X98Y120        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     4.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.664    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  3.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.389ns (routing 0.001ns, distribution 0.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.120     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X98Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.389     0.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X98Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.024     0.532    
    SLICE_X98Y121        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.389ns (routing 0.001ns, distribution 0.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.120     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X98Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.389     0.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X98Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.024     0.532    
    SLICE_X98Y121        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.389ns (routing 0.001ns, distribution 0.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.120     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X98Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.389     0.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.024     0.532    
    SLICE_X98Y121        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     0.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.389ns (routing 0.001ns, distribution 0.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.120     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X98Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.389     0.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.024     0.532    
    SLICE_X98Y121        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.512    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.395ns (routing 0.001ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.094     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X97Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.395     0.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X97Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.060     0.502    
    SLICE_X97Y121        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.395ns (routing 0.001ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.094     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X97Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.395     0.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X97Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.060     0.502    
    SLICE_X97Y121        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     0.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.395ns (routing 0.001ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.094     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X97Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.395     0.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X97Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.060     0.502    
    SLICE_X97Y121        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.395ns (routing 0.001ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.094     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X97Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.395     0.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X97Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.060     0.502    
    SLICE_X97Y121        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.395ns (routing 0.001ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.094     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X97Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.395     0.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X97Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.060     0.502    
    SLICE_X97Y121        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.348ns (routing 0.001ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.395ns (routing 0.001ns, distribution 0.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.348     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X97Y121        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y121        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.533 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.094     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X97Y121        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y8   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFG_GT_X0Y52        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.395     0.562    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X97Y121        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.060     0.502    
    SLICE_X97Y121        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.482    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.231ns (26.829%)  route 0.630ns (73.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.735ns = ( 4.735 - 4.000 ) 
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.615ns (routing 0.002ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.615     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X94Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y145        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.937 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     1.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y145        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.299 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.420     1.719    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X92Y142        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.522     4.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.035     4.770    
                         clock uncertainty           -0.046     4.723    
    SLICE_X92Y142        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     4.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.231ns (26.829%)  route 0.630ns (73.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.735ns = ( 4.735 - 4.000 ) 
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.615ns (routing 0.002ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.615     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X94Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y145        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.937 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     1.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y145        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.299 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.420     1.719    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X92Y142        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.522     4.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.035     4.770    
                         clock uncertainty           -0.046     4.723    
    SLICE_X92Y142        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     4.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.231ns (26.829%)  route 0.630ns (73.171%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.735ns = ( 4.735 - 4.000 ) 
    Source Clock Delay      (SCD):    0.858ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.615ns (routing 0.002ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.615     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X94Y145        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y145        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.937 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.210     1.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y145        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.299 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.420     1.719    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X92Y142        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.522     4.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.035     4.770    
                         clock uncertainty           -0.046     4.723    
    SLICE_X92Y142        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066     4.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.657    
                         arrival time                          -1.719    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.079ns (16.390%)  route 0.403ns (83.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.738ns = ( 4.738 - 4.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.001ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.606     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.928 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X93Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.525     4.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X93Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.035     4.773    
                         clock uncertainty           -0.046     4.726    
    SLICE_X93Y142        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066     4.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.079ns (16.390%)  route 0.403ns (83.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.738ns = ( 4.738 - 4.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.001ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.606     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.928 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X93Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.525     4.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X93Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.035     4.773    
                         clock uncertainty           -0.046     4.726    
    SLICE_X93Y142        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066     4.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.079ns (16.390%)  route 0.403ns (83.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.738ns = ( 4.738 - 4.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.001ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.606     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.928 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X93Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.525     4.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X93Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.035     4.773    
                         clock uncertainty           -0.046     4.726    
    SLICE_X93Y142        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     4.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.079ns (16.390%)  route 0.403ns (83.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.738ns = ( 4.738 - 4.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.525ns (routing 0.001ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.606     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.928 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.403     1.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X93Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.525     4.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X93Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.035     4.773    
                         clock uncertainty           -0.046     4.726    
    SLICE_X93Y142        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066     4.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.660    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.079ns (16.493%)  route 0.400ns (83.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.737ns = ( 4.737 - 4.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.606     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.928 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.400     1.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X93Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     4.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X93Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.035     4.772    
                         clock uncertainty           -0.046     4.725    
    SLICE_X93Y142        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     4.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.659    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.079ns (16.493%)  route 0.400ns (83.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.737ns = ( 4.737 - 4.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.524ns (routing 0.001ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.606     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.928 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.400     1.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X93Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.524     4.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X93Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.035     4.772    
                         clock uncertainty           -0.046     4.725    
    SLICE_X93Y142        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     4.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.659    
                         arrival time                          -1.328    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.562%)  route 0.398ns (83.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.734ns = ( 4.734 - 4.000 ) 
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.521ns (routing 0.001ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.606     0.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.928 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.398     1.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X92Y143        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.521     4.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X92Y143        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism              0.084     4.818    
                         clock uncertainty           -0.046     4.772    
    SLICE_X92Y143        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     4.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          4.706    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                  3.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.073     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y142        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism             -0.059     0.501    
    SLICE_X92Y142        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     0.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.073     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.059     0.501    
    SLICE_X92Y142        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.073     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.059     0.501    
    SLICE_X92Y142        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.398%)  route 0.073ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.059ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.393ns (routing 0.001ns, distribution 0.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.073     0.599    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y142        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.393     0.560    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y142        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.059     0.501    
    SLICE_X92Y142        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.481    
                         arrival time                           0.599    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.001ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.097     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y143        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.392     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y143        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.053     0.506    
    SLICE_X92Y143        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.001ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.097     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y143        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.392     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y143        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism             -0.053     0.506    
    SLICE_X92Y143        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.001ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.097     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y143        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.392     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y143        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.053     0.506    
    SLICE_X92Y143        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.001ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.097     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y143        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.392     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y143        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.053     0.506    
    SLICE_X92Y143        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.001ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.097     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y143        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.392     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y143        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.053     0.506    
    SLICE_X92Y143        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.040ns (29.197%)  route 0.097ns (70.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.053ns
  Clock Net Delay (Source):      0.340ns (routing 0.001ns, distribution 0.339ns)
  Clock Net Delay (Destination): 0.392ns (routing 0.001ns, distribution 0.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.340     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X92Y142        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.526 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.097     0.623    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y143        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y9   GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFG_GT_X0Y48        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.392     0.559    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X92Y143        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.053     0.506    
    SLICE_X92Y143        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.486    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.137    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.230ns (32.670%)  route 0.474ns (67.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 4.717 - 4.000 ) 
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.595ns (routing 0.002ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.595     0.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X98Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y153        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214     1.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X98Y153        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     1.282 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.260     1.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X99Y152        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.504     4.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.036     4.753    
                         clock uncertainty           -0.046     4.706    
    SLICE_X99Y152        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     4.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.640    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.230ns (32.670%)  route 0.474ns (67.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 4.717 - 4.000 ) 
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.595ns (routing 0.002ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.595     0.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X98Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y153        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214     1.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X98Y153        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     1.282 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.260     1.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X99Y152        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.504     4.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.036     4.753    
                         clock uncertainty           -0.046     4.706    
    SLICE_X99Y152        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     4.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.640    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.230ns (32.670%)  route 0.474ns (67.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.717ns = ( 4.717 - 4.000 ) 
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.595ns (routing 0.002ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.595     0.838    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X98Y153        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y153        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.919 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.214     1.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X98Y153        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     1.282 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.260     1.542    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X99Y152        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.504     4.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.036     4.753    
                         clock uncertainty           -0.046     4.706    
    SLICE_X99Y152        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066     4.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.640    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.081ns (13.941%)  route 0.500ns (86.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns = ( 4.715 - 4.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.002ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.591     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.915 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.500     1.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.502     4.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism              0.083     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X99Y154        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     4.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.081ns (13.941%)  route 0.500ns (86.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns = ( 4.715 - 4.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.002ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.591     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.915 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.500     1.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y154        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.502     4.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.083     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X99Y154        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     4.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.081ns (13.941%)  route 0.500ns (86.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns = ( 4.715 - 4.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.002ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.591     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.915 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.500     1.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y154        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.502     4.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism              0.083     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X99Y154        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066     4.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.081ns (13.941%)  route 0.500ns (86.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns = ( 4.715 - 4.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.002ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.591     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.915 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.500     1.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.502     4.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism              0.083     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X99Y154        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     4.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.081ns (13.941%)  route 0.500ns (86.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns = ( 4.715 - 4.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.002ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.591     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.915 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.500     1.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.502     4.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism              0.083     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X99Y154        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     4.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.081ns (13.941%)  route 0.500ns (86.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.715ns = ( 4.715 - 4.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.002ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.001ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.591     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.915 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.500     1.415    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X99Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.502     4.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X99Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism              0.083     4.798    
                         clock uncertainty           -0.046     4.752    
    SLICE_X99Y154        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     4.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                          4.686    
                         arrival time                          -1.415    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.079ns (18.161%)  route 0.356ns (81.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.721ns = ( 4.721 - 4.000 ) 
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.591ns (routing 0.002ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.001ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.591     0.834    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.913 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.356     1.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X98Y155        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.508     4.721    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X98Y155        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.036     4.757    
                         clock uncertainty           -0.046     4.710    
    SLICE_X98Y155        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     4.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.644    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                  3.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.378ns (routing 0.001ns, distribution 0.377ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.517 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.098     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X98Y152        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.378     0.545    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X98Y152        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.024     0.521    
    SLICE_X98Y152        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.501    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.040ns (26.316%)  route 0.112ns (73.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.329ns (routing 0.001ns, distribution 0.328ns)
  Clock Net Delay (Destination): 0.379ns (routing 0.001ns, distribution 0.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.329     0.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.515 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.112     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y153        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.379     0.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X98Y153        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.024     0.522    
    SLICE_X98Y153        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.627    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.001ns, distribution 0.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.518 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.383     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.024     0.526    
    SLICE_X98Y154        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.001ns, distribution 0.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.518 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.383     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.024     0.526    
    SLICE_X98Y154        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.001ns, distribution 0.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.518 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.383     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.024     0.526    
    SLICE_X98Y154        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.001ns, distribution 0.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.518 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.383     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.024     0.526    
    SLICE_X98Y154        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.001ns, distribution 0.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.518 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.383     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.024     0.526    
    SLICE_X98Y154        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.096%)  route 0.126ns (75.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.383ns (routing 0.001ns, distribution 0.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.518 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.126     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.383     0.550    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.024     0.526    
    SLICE_X98Y154        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.644    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.379ns (routing 0.001ns, distribution 0.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.517 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.128     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X98Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.379     0.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.024     0.522    
    SLICE_X98Y154        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.546ns
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      0.332ns (routing 0.001ns, distribution 0.331ns)
  Clock Net Delay (Destination): 0.379ns (routing 0.001ns, distribution 0.378ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.332     0.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X99Y152        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y152        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.517 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.128     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X98Y154        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y10  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.379     0.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X98Y154        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.024     0.522    
    SLICE_X98Y154        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     0.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.143    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.169ns (27.170%)  route 0.453ns (72.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 4.754 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.541ns (routing 0.001ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X94Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y178        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.232     1.195    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y178        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     1.285 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.221     1.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X94Y179        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.541     4.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.081     4.835    
                         clock uncertainty           -0.046     4.789    
    SLICE_X94Y179        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     4.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.169ns (27.170%)  route 0.453ns (72.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 4.754 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.541ns (routing 0.001ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X94Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y178        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.232     1.195    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y178        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     1.285 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.221     1.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X94Y179        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.541     4.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.081     4.835    
                         clock uncertainty           -0.046     4.789    
    SLICE_X94Y179        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066     4.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.169ns (27.170%)  route 0.453ns (72.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.754ns = ( 4.754 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.541ns (routing 0.001ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X94Y178        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y178        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.963 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.232     1.195    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y178        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     1.285 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.221     1.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X94Y179        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.541     4.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.081     4.835    
                         clock uncertainty           -0.046     4.789    
    SLICE_X94Y179        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066     4.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.723    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.076ns (18.009%)  route 0.346ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 4.744 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.531ns (routing 0.001ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.960 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.346     1.306    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X96Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.531     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X96Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.034     4.778    
                         clock uncertainty           -0.046     4.732    
    SLICE_X96Y179        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     4.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.076ns (18.009%)  route 0.346ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 4.744 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.531ns (routing 0.001ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.960 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.346     1.306    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X96Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.531     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X96Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.034     4.778    
                         clock uncertainty           -0.046     4.732    
    SLICE_X96Y179        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     4.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.076ns (18.009%)  route 0.346ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 4.744 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.531ns (routing 0.001ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.960 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.346     1.306    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X96Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.531     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X96Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.034     4.778    
                         clock uncertainty           -0.046     4.732    
    SLICE_X96Y179        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     4.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.076ns (18.009%)  route 0.346ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 4.744 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.531ns (routing 0.001ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.960 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.346     1.306    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X96Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.531     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X96Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.034     4.778    
                         clock uncertainty           -0.046     4.732    
    SLICE_X96Y179        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     4.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.076ns (18.009%)  route 0.346ns (81.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 4.744 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.531ns (routing 0.001ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.960 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.346     1.306    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X96Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.531     4.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X96Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.034     4.778    
                         clock uncertainty           -0.046     4.732    
    SLICE_X96Y179        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     4.666    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          4.666    
                         arrival time                          -1.306    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.765%)  route 0.240ns (75.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 4.745 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.532ns (routing 0.001ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.963 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.240     1.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y179        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.532     4.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism              0.034     4.779    
                         clock uncertainty           -0.046     4.733    
    SLICE_X96Y179        FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.079ns (24.765%)  route 0.240ns (75.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 4.745 - 4.000 ) 
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.641ns (routing 0.002ns, distribution 0.639ns)
  Clock Net Delay (Destination): 0.532ns (routing 0.001ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.113     0.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.641     0.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.963 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.240     1.203    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X96Y179        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      4.000     4.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.099     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     4.213 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.532     4.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X96Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism              0.034     4.779    
                         clock uncertainty           -0.046     4.733    
    SLICE_X96Y179        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  3.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.407     0.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.060     0.514    
    SLICE_X95Y179        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.407     0.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism             -0.060     0.514    
    SLICE_X95Y179        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.407     0.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism             -0.060     0.514    
    SLICE_X95Y179        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.407     0.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.060     0.514    
    SLICE_X95Y179        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.407     0.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.060     0.514    
    SLICE_X95Y179        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.407ns (routing 0.001ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.407     0.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.060     0.514    
    SLICE_X95Y179        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     0.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.403     0.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.060     0.510    
    SLICE_X95Y179        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.403     0.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.060     0.510    
    SLICE_X95Y179        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.403     0.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.060     0.510    
    SLICE_X95Y179        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.570ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Net Delay (Source):      0.353ns (routing 0.001ns, distribution 0.352ns)
  Clock Net Delay (Destination): 0.403ns (routing 0.001ns, distribution 0.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.073     0.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.353     0.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X94Y179        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.538 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.075     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X95Y179        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y11  GTHE4_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe4_channel/DMONITOROUTCLK
                         net (fo=2, routed)           0.085     0.085    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFG_GT_X0Y51        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y2 (CLOCK_ROOT)    net (fo=77, routed)          0.403     0.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X95Y179        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.060     0.510    
    SLICE_X95Y179        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     0.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.123    





