// Seed: 3365651720
module module_0 (
    input supply1 id_0,
    input wor id_1
);
  always id_3 <= id_3;
  assign module_2.id_0 = 0;
  uwire id_4 = 1'h0;
endmodule
macromodule module_1 (
    output wand id_0,
    output tri  id_1,
    output wand id_2,
    input  wand id_3
);
  id_5(
      id_2
  );
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
  assign id_0 = -1;
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    output logic id_2,
    input supply0 id_3,
    input tri id_4,
    input wor id_5,
    output tri0 id_6,
    input tri id_7
);
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_7,
      id_5
  );
  wor id_9;
  id_10 :
  assert property (@(id_10) 1) id_2 <= 1;
  always_ff if (1) $display(1, $display(1'b0), -1'b0 * id_9);
endmodule
