AMD_PG_SUPPORT_VCN,VAR_0
RREG32_SOC15,FUNC_0
SOC15_WAIT_ON_RREG,FUNC_1
UVD_PGFSM_CONFIG__UVDB_PWR_CONFIG__SHIFT,VAR_1
UVD_PGFSM_CONFIG__UVDC_PWR_CONFIG__SHIFT,VAR_2
UVD_PGFSM_CONFIG__UVDE_PWR_CONFIG__SHIFT,VAR_3
UVD_PGFSM_CONFIG__UVDF_PWR_CONFIG__SHIFT,VAR_4
UVD_PGFSM_CONFIG__UVDIL_PWR_CONFIG__SHIFT,VAR_5
UVD_PGFSM_CONFIG__UVDIR_PWR_CONFIG__SHIFT,VAR_6
UVD_PGFSM_CONFIG__UVDM_PWR_CONFIG__SHIFT,VAR_7
UVD_PGFSM_CONFIG__UVDTD_PWR_CONFIG__SHIFT,VAR_8
UVD_PGFSM_CONFIG__UVDTE_PWR_CONFIG__SHIFT,VAR_9
UVD_PGFSM_CONFIG__UVDU_PWR_CONFIG__SHIFT,VAR_10
UVD_PGFSM_STATUS__UVDB_PWR_STATUS__SHIFT,VAR_11
UVD_PGFSM_STATUS__UVDC_PWR_STATUS__SHIFT,VAR_12
UVD_PGFSM_STATUS__UVDE_PWR_STATUS__SHIFT,VAR_13
UVD_PGFSM_STATUS__UVDF_PWR_STATUS__SHIFT,VAR_14
UVD_PGFSM_STATUS__UVDIL_PWR_STATUS__SHIFT,VAR_15
UVD_PGFSM_STATUS__UVDIR_PWR_STATUS__SHIFT,VAR_16
UVD_PGFSM_STATUS__UVDM_PWR_STATUS__SHIFT,VAR_17
UVD_PGFSM_STATUS__UVDTD_PWR_STATUS__SHIFT,VAR_18
UVD_PGFSM_STATUS__UVDTE_PWR_STATUS__SHIFT,VAR_19
UVD_PGFSM_STATUS__UVDU_PWR_STATUS__SHIFT,VAR_20
UVD_POWER_STATUS__UVD_POWER_STATUS_MASK,VAR_21
UVD_POWER_STATUS__UVD_POWER_STATUS_TILES_OFF,VAR_22
VCN,VAR_23
WREG32_SOC15,FUNC_2
mmUVD_PGFSM_CONFIG,VAR_24
mmUVD_PGFSM_STATUS,VAR_25
mmUVD_POWER_STATUS,VAR_26
vcn_v2_0_enable_static_power_gating,FUNC_3
adev,VAR_27
data,VAR_28
ret,VAR_29
