// ARGS: --verilog protocols/tests/adders/adder_d1/add_d1.v --protocol protocols/tests/adders/adder_d1/add_d1.prot
add(1, 2, 3);
add(4, 5, 9);