<html><head><title>Icestorm: LD1R (8B) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD1R (8B)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld1r { v0.8b }, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 2.000</p><p>Issues: 2.001</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 1.001</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>62005</td><td>30003</td><td>2036</td><td>1</td><td>1029</td><td>1006</td><td>0</td><td>1006</td><td>1000</td><td>3000</td><td>7770</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29434</td><td>2003</td><td>1</td><td>1002</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29417</td><td>2002</td><td>1</td><td>1001</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29419</td><td>2002</td><td>1</td><td>1001</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29402</td><td>2002</td><td>1</td><td>1001</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29416</td><td>2002</td><td>1</td><td>1001</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29419</td><td>2002</td><td>1</td><td>1001</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29516</td><td>2002</td><td>1</td><td>1001</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29576</td><td>2002</td><td>1</td><td>1001</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr><tr><td>62004</td><td>29522</td><td>2002</td><td>1</td><td>1001</td><td>1000</td><td>0</td><td>1000</td><td>1000</td><td>3000</td><td>7762</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld1r { v0.8b }, [x6]
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0049</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60205</td><td>120154</td><td>70114</td><td>40101</td><td>20012</td><td>10001</td><td>30130</td><td>20030</td><td>10004</td><td>3208929</td><td>1269132</td><td>2587423</td><td>60114</td><td>30212</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120053</td><td>70105</td><td>40101</td><td>20004</td><td>10000</td><td>30103</td><td>20006</td><td>10004</td><td>3209037</td><td>1306180</td><td>2625460</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120049</td><td>70105</td><td>40101</td><td>20004</td><td>10000</td><td>30103</td><td>20006</td><td>10004</td><td>3209010</td><td>1306168</td><td>2625438</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120049</td><td>70105</td><td>40101</td><td>20004</td><td>10000</td><td>30103</td><td>20006</td><td>10004</td><td>3209010</td><td>1306168</td><td>2625438</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60205</td><td>120086</td><td>70115</td><td>40105</td><td>20008</td><td>10002</td><td>30133</td><td>20030</td><td>10004</td><td>3209334</td><td>1306312</td><td>2625706</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120049</td><td>70105</td><td>40101</td><td>20004</td><td>10000</td><td>30103</td><td>20006</td><td>10004</td><td>3209010</td><td>1306168</td><td>2625438</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60205</td><td>120082</td><td>70114</td><td>40106</td><td>20007</td><td>10001</td><td>30133</td><td>20030</td><td>10004</td><td>3209010</td><td>1306168</td><td>2625438</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120049</td><td>70105</td><td>40101</td><td>20004</td><td>10000</td><td>30103</td><td>20006</td><td>10004</td><td>3209010</td><td>1306168</td><td>2625438</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120049</td><td>70105</td><td>40101</td><td>20004</td><td>10000</td><td>30103</td><td>20006</td><td>10004</td><td>3209010</td><td>1306168</td><td>2625438</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr><tr><td>60204</td><td>120049</td><td>70105</td><td>40101</td><td>20004</td><td>10000</td><td>30103</td><td>20006</td><td>10004</td><td>3209010</td><td>1306168</td><td>2625438</td><td>60113</td><td>30211</td><td>10004</td><td>20008</td><td>60222</td><td>10004</td><td>20008</td><td>40001</td><td>10000</td><td>10000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0047</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60025</td><td>120158</td><td>70024</td><td>40011</td><td>20012</td><td>10001</td><td>30040</td><td>20031</td><td>10004</td><td>3209188</td><td>1259361</td><td>2578845</td><td>60024</td><td>30032</td><td>10004</td><td>20008</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120049</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10000</td><td>3209087</td><td>1259264</td><td>2578656</td><td>60010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120049</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10016</td><td>3209472</td><td>1259453</td><td>2579036</td><td>60090</td><td>30071</td><td>10016</td><td>20033</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120049</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10000</td><td>3209087</td><td>1259264</td><td>2578656</td><td>60010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120049</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10000</td><td>3209087</td><td>1259264</td><td>2578656</td><td>60010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120049</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10000</td><td>3209087</td><td>1259264</td><td>2578656</td><td>60010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120049</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10000</td><td>3209114</td><td>1259275</td><td>2578678</td><td>60010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120052</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10011</td><td>3209613</td><td>1306540</td><td>2626225</td><td>60074</td><td>30057</td><td>10012</td><td>20025</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120050</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10000</td><td>3209087</td><td>1259264</td><td>2578656</td><td>60010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr><tr><td>60024</td><td>120049</td><td>70015</td><td>40011</td><td>20004</td><td>10000</td><td>30010</td><td>20000</td><td>10000</td><td>3209168</td><td>1259299</td><td>2578725</td><td>60010</td><td>30020</td><td>10000</td><td>20000</td><td>60020</td><td>10000</td><td>20000</td><td>40001</td><td>10000</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld1r { v0.8b }, [x6]
  ld1r { v0.8b }, [x6]
  ld1r { v0.8b }, [x6]
  ld1r { v0.8b }, [x6]
  ld1r { v0.8b }, [x6]
  ld1r { v0.8b }, [x6]
  ld1r { v0.8b }, [x6]
  ld1r { v0.8b }, [x6]</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5014</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160205</td><td>40250</td><td>160267</td><td>101</td><td>80128</td><td>80038</td><td>100</td><td>80038</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40111</td><td>160153</td><td>101</td><td>80044</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>259180</td><td>665287</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40109</td><td>160151</td><td>101</td><td>80042</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40109</td><td>160151</td><td>101</td><td>80042</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40111</td><td>160151</td><td>101</td><td>80042</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40109</td><td>160151</td><td>101</td><td>80042</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40109</td><td>160151</td><td>101</td><td>80042</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40109</td><td>160151</td><td>101</td><td>80042</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40109</td><td>160151</td><td>101</td><td>80042</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr><tr><td>160204</td><td>40109</td><td>160151</td><td>101</td><td>80042</td><td>80008</td><td>100</td><td>80012</td><td>80012</td><td>300</td><td>240278</td><td>640660</td><td>160124</td><td>200</td><td>80012</td><td>80012</td><td>200</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5007</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>160025</td><td>40748</td><td>160177</td><td>11</td><td>80128</td><td>80038</td><td>10</td><td>80038</td><td>80000</td><td>30</td><td>240232</td><td>641052</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40089</td><td>160049</td><td>11</td><td>80038</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>306530</td><td>730795</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40054</td><td>160035</td><td>11</td><td>80024</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240134</td><td>640424</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40105</td><td>160035</td><td>11</td><td>80024</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240134</td><td>640424</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40054</td><td>160035</td><td>11</td><td>80024</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240134</td><td>640424</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40054</td><td>160035</td><td>11</td><td>80024</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240134</td><td>640424</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40054</td><td>160035</td><td>11</td><td>80024</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240134</td><td>640424</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40107</td><td>160035</td><td>11</td><td>80024</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>313242</td><td>737101</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80012</td><td>80012</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40067</td><td>160031</td><td>11</td><td>80020</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240168</td><td>640340</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr><tr><td>160024</td><td>40056</td><td>160031</td><td>11</td><td>80020</td><td>80000</td><td>10</td><td>80000</td><td>80000</td><td>30</td><td>240168</td><td>640340</td><td>160010</td><td>20</td><td>80000</td><td>80000</td><td>20</td><td>80000</td><td>80000</td><td>1</td><td>80000</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>