#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 20 21:00:07 2022
# Process ID: 2816
# Current directory: C:/Archlabs/lab03
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8896 C:\Archlabs\lab03\lab03.xpr
# Log file: C:/Archlabs/lab03/vivado.log
# Journal file: C:/Archlabs/lab03\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Archlabs/lab03/lab03.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 680.363 ; gain = 109.785
update_compile_order -fileset sources_1
set_property top Ctr_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab03/lab03.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Ctr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab03/lab03.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Ctr_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab03/lab03.srcs/sim_1/new/Ctr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab03/lab03.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f04ca53afbf54b5085f321db8df2d902 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Ctr_tb_behav xil_defaultlib.Ctr_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Ctr_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Ctr_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Archlabs/lab03/lab03.sim/sim_1/behav/xsim/xsim.dir/Ctr_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 21 09:50:45 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 726.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab03/lab03.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Ctr_tb_behav -key {Behavioral:sim_1:Functional:Ctr_tb} -tclbatch {Ctr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Ctr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Ctr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 745.461 ; gain = 19.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Archlabs/lab04/lab04.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
set_property top dataMemory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dataMemory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dataMemory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab04/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab04/lab04.srcs/sim_1/new/data_Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5eaf7bd47de84bb3ad7a812883f533d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dataMemory_tb_behav xil_defaultlib.dataMemory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.dataMemory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dataMemory_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim/xsim.dir/dataMemory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 21 14:47:16 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 794.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dataMemory_tb_behav -key {Behavioral:sim_1:Functional:dataMemory_tb} -tclbatch {dataMemory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dataMemory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dataMemory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 794.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dataMemory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dataMemory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab04/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab04/lab04.srcs/sim_1/new/data_Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5eaf7bd47de84bb3ad7a812883f533d6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dataMemory_tb_behav xil_defaultlib.dataMemory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.dataMemory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dataMemory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab04/lab04.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dataMemory_tb_behav -key {Behavioral:sim_1:Functional:dataMemory_tb} -tclbatch {dataMemory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source dataMemory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dataMemory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 794.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Archlabs/lab05/lab05.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/single_cycle_cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 00:17:51 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 832.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 832.148 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 832.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1016.871 ; gain = 121.191
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/single_cycle_cpu_tb/processor/inst_memory/instFile}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/single_cycle_cpu_tb/processor/memory/memFile}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/single_cycle_cpu_tb/processor/registers}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/single_cycle_cpu_tb/processor/memory}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/single_cycle_cpu_tb/processor/memory/memFile}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/single_cycle_cpu_tb/processor/inst_memory/instFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/single_cycle_cpu_tb/processor/memory/memFile}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/single_cycle_cpu_tb/processor/inst_memory/instFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.367 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.367 ; gain = 0.000
open_project C:/Archlabs/lab05_test/lab05_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.367 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/instMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sim_1/new/single_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.single_cycle_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_mips_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim/xsim.dir/single_cycle_mips_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 15:00:14 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_mips_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_mips_tb} -tclbatch {single_cycle_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         12

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[18] =          0

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =          1

PC:         20

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         24

Register Reading:
    Reg[ 5] =          1
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         28

Register Reading:
    Reg[ 9] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[ 9] =          1

PC:         32

Register Reading:
    Reg[10] =          0
    Reg[10] =          0

Register Writing:
    Reg[10] =          1

PC:         36

Register Reading:
    Reg[ 9] =          1
    Reg[10] =          1

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =          1

PC:         40

Register Reading:
    Reg[10] =          1
    Reg[11] =          0

Register Writing:
    Reg[11] =        257

PC:         44

Register Reading:
    Reg[12] =          0
    Reg[12] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[12] =          1

PC:         48

Register Reading:
    Reg[14] =          0
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =          0

PC:         52

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         56

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         60

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          1

Register Writing:
    Reg[22] =          0

PC:         72

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         76

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         80

Register Reading:
    Reg[20] =         16
    Reg[22] =          0

PC:         84

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[18] =          0

PC:         88

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Writing:
    Reg[31] =        100

PC:        104

Register Reading:
    Reg[31] =        100
    Reg[ 0] =          0

PC:        100

Register Reading:
    Reg[ 5] =          1
    Reg[ 6] =          1

INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1033.367 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/single_cycle_mips_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         12

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[18] =          0

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =          1

PC:         20

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         24

Register Reading:
    Reg[ 5] =          1
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         28

Register Reading:
    Reg[ 9] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[ 9] =          1

PC:         32

Register Reading:
    Reg[10] =          0
    Reg[10] =          0

Register Writing:
    Reg[10] =          1

PC:         36

Register Reading:
    Reg[ 9] =          1
    Reg[10] =          1

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =          1

PC:         40

Register Reading:
    Reg[10] =          1
    Reg[11] =          0

Register Writing:
    Reg[11] =        257

PC:         44

Register Reading:
    Reg[12] =          0
    Reg[12] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[12] =          1

PC:         48

Register Reading:
    Reg[14] =          0
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =          0

PC:         52

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         56

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         60

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          1

Register Writing:
    Reg[22] =          0

PC:         72

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         76

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         80

Register Reading:
    Reg[20] =         16
    Reg[22] =          0

PC:         84

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[18] =          0

PC:         88

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Writing:
    Reg[31] =        100

PC:        104

Register Reading:
    Reg[31] =        100
    Reg[ 0] =          0

PC:        100

Register Reading:
    Reg[ 5] =          1
    Reg[ 6] =          1

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1058.211 ; gain = 24.844
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/instMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sim_1/new/single_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.single_cycle_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =          0

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        255

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =          0

Register Writing:
    Reg[ 8] =          7

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =          7

Memory Writing:
    Mem[        12] =          7

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =          7

Register Writing:
    Reg[ 9] =          7

PC:         56

Register Reading:
    Reg[ 9] =          7
    Reg[ 8] =          7

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1058.574 ; gain = 0.008
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =          0

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        255

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =          0

Register Writing:
    Reg[ 8] =          7

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =          7

Memory Writing:
    Mem[        12] =          7

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =          7

Register Writing:
    Reg[ 9] =          7

PC:         56

Register Reading:
    Reg[ 9] =          7
    Reg[ 8] =          7

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.750 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project C:/Archlabs/lab05_test/lab05_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_mips_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_mips_tb} -tclbatch {single_cycle_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =          0

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        255

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =          0

Register Writing:
    Reg[ 8] =          7

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =          7

Memory Writing:
    Mem[        12] =          7

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =          7

Register Writing:
    Reg[ 9] =          7

PC:         56

Register Reading:
    Reg[ 9] =          7
    Reg[ 8] =          7

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.750 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/single_cycle_mips_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =          0

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        255

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =          0

Register Writing:
    Reg[ 8] =          7

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =          7

Memory Writing:
    Mem[        12] =          7

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =          7

Register Writing:
    Reg[ 9] =          7

PC:         56

Register Reading:
    Reg[ 9] =          7
    Reg[ 8] =          7

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.750 ; gain = 0.000
current_project lab05
current_sim simulation_11
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.750 ; gain = 0.000
current_project lab05_test
current_sim simulation_13
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/instMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sim_1/new/single_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.single_cycle_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =          0

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        255

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =          0

Register Writing:
    Reg[ 8] =          7

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =          7

Memory Writing:
    Mem[        12] =          7

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =          7

Register Writing:
    Reg[ 9] =          7

PC:         56

Register Reading:
    Reg[ 9] =          7
    Reg[ 8] =          7

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

Register Writing:
    Reg[ 0] =         92

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.801 ; gain = 0.000
current_project lab05
current_project lab05_test
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/single_cycle_mips_tb/processor/main_controller/jalSign}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/single_cycle_mips_tb/processor/main_controller/regWrite}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/instMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sim_1/new/single_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.single_cycle_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =          0

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        255

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =          0

Register Writing:
    Reg[ 8] =          7

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =          7

Memory Writing:
    Mem[        12] =          7

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =          7

Register Writing:
    Reg[ 9] =          7

PC:         56

Register Reading:
    Reg[ 9] =          7
    Reg[ 8] =          7

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1474.801 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/single_cycle_mips_tb/processor/alu_controller/jrSign}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =          0

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        255

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =          0

Register Writing:
    Reg[ 8] =          7

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =          7

Memory Writing:
    Mem[        12] =          7

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =          7

Register Writing:
    Reg[ 9] =          7

PC:         56

Register Reading:
    Reg[ 9] =          7
    Reg[ 8] =          7

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         12

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         16

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =          0

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        255

PC:         20

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         24

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         28

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         32

Register Reading:
    Reg[16] =          7
    Reg[ 2] =          0

Register Writing:
    Reg[ 8] =          7

PC:         36

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =          7

Memory Writing:
    Mem[        12] =          7

PC:         40

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         44

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         48

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         52

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =          7

Register Writing:
    Reg[ 9] =          7

PC:         56

Register Reading:
    Reg[ 9] =          7
    Reg[ 8] =          7

Memory Reading:
    Mem[         1] =        256

PC:         64

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         72

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         80

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Writing:
    Reg[31] =         92

PC:         96

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        100

Register Reading:
    Reg[31] =         92
    Reg[ 0] =          0

PC:         92

Register Reading:
    Reg[16] =          7
    Reg[11] =          7

PC:        108

Register Reading:
    Reg[11] =          7
    Reg[11] =          7

Register Writing:
    Reg[11] =          9

PC:        112

Register Reading:
    Reg[ x] =          x
    Reg[ x] =          x

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =        255

PC:          0

Register Writing:
    Reg[ 1] =        255

PC:          4

PC:          8

Register Reading:
    Reg[ 0] =          0
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =        256

Register Writing:
    Reg[ 2] =        256

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         7] =          3

Register Writing:
    Reg[ 3] =          3

PC:         16

Register Reading:
    Reg[ 3] =          3
    Reg[ 4] =          0

Memory Reading:
    Mem[        11] =          7

Memory Reading:
    Mem[        14] =        261

Register Writing:
    Reg[ 4] =        261

PC:         20

Register Reading:
    Reg[ 1] =        255
    Reg[ 2] =        256

Memory Reading:
    Mem[     12323] =          0

Register Writing:
    Reg[ 6] =        511

PC:         24

Register Reading:
    Reg[ 4] =        261
    Reg[ 1] =        255

Register Writing:
    Reg[ 7] =          6

PC:         28

Register Reading:
    Reg[ 7] =          6
    Reg[16] =          0

Memory Reading:
    Mem[         6] =          2

Memory Reading:
    Mem[         1] =        256

Memory Reading:
    Mem[        11] =          7

Register Writing:
    Reg[16] =          7

PC:         32

Register Reading:
    Reg[ 1] =        255
    Reg[ 4] =        261

Memory Reading:
    Mem[     10282] =          0

Register Writing:
    Reg[ 5] =          5

PC:         36

Register Reading:
    Reg[16] =          7
    Reg[ 2] =        256

Register Writing:
    Reg[ 8] =        263

PC:         40

Register Reading:
    Reg[ 5] =          5
    Reg[ 8] =        263

Memory Writing:
    Mem[        12] =        263

PC:         44

Register Reading:
    Reg[ 1] =        255
    Reg[10] =          0

Register Writing:
    Reg[10] =        511

PC:         48

Register Reading:
    Reg[ 4] =        261
    Reg[11] =          0

Register Writing:
    Reg[11] =          5

PC:         52

Register Reading:
    Reg[16] =          7
    Reg[12] =          0

Register Writing:
    Reg[12] =        263

PC:         56

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[        15] =        262

Memory Reading:
    Mem[        12] =        263

Register Writing:
    Reg[ 9] =        263

PC:         60

Register Reading:
    Reg[ 9] =        263
    Reg[ 8] =        263

Memory Reading:
    Mem[         1] =        256

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[11] =          5

Register Writing:
    Reg[14] =         80

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        511

Register Writing:
    Reg[15] =         31

PC:         76

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[17] =          1

PC:         80

Register Reading:
    Reg[15] =         31
    Reg[16] =          7

Register Writing:
    Reg[18] =          0

PC:         84

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         88

Register Reading:
    Reg[15] =         31
    Reg[14] =         80

Register Writing:
    Reg[18] =          1

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =         96

PC:         96

Register Reading:
    Reg[16] =          7
    Reg[11] =          5

PC:        100

Register Reading:
    Reg[11] =          5
    Reg[11] =          5

Register Writing:
    Reg[11] =          7

PC:        104

Register Reading:
    Reg[31] =         96
    Reg[ 0] =          0

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Mux5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sources_1/new/instMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05_test/lab05_test.srcs/sim_1/new/single_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux5
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.single_cycle_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[18] =          0

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =          1

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =          1
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 9] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[ 9] =          1

PC:         36

Register Reading:
    Reg[10] =          0
    Reg[10] =          0

Register Writing:
    Reg[10] =          1

PC:         40

Register Reading:
    Reg[ 9] =          1
    Reg[10] =          1

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =          1

PC:         44

Register Reading:
    Reg[10] =          1
    Reg[11] =          0

Register Writing:
    Reg[11] =        257

PC:         48

Register Reading:
    Reg[12] =          0
    Reg[12] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[12] =          1

PC:         52

Register Reading:
    Reg[14] =          0
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =          0

PC:         56

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         60

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          1

Register Writing:
    Reg[22] =          0

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =          0

PC:         88

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[18] =          0

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Reading:
    Reg[11] =        257
    Reg[11] =        257

Register Writing:
    Reg[11] =        259

PC:        100

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =        104

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =        257

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 9] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[ 9] =          1

PC:         36

Register Reading:
    Reg[10] =          0
    Reg[10] =          0

Register Writing:
    Reg[10] =          1

PC:         40

Register Reading:
    Reg[ 9] =          1
    Reg[10] =          1

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =          1

PC:         44

Register Reading:
    Reg[10] =          1
    Reg[11] =          0

Register Writing:
    Reg[11] =        257

PC:         48

Register Reading:
    Reg[12] =          0
    Reg[12] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[12] =          1

PC:         52

Register Reading:
    Reg[14] =          0
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =          0

PC:         56

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         60

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          1

Register Writing:
    Reg[22] =          0

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =          0

PC:         88

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[18] =          0

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Reading:
    Reg[11] =        257
    Reg[11] =        257

Register Writing:
    Reg[11] =        259

PC:        100

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =        104

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =        257

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 9] =          0
    Reg[ 0] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[         9] =        273

Register Writing:
    Reg[ 0] =        273

PC:         36

Register Reading:
    Reg[10] =          0
    Reg[10] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[10] =          1

PC:         40

Register Reading:
    Reg[ 9] =          0
    Reg[10] =          1

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =          1

PC:         44

Register Reading:
    Reg[10] =          1
    Reg[11] =          0

Register Writing:
    Reg[11] =        257

PC:         48

Register Reading:
    Reg[12] =          0
    Reg[12] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[12] =          1

PC:         52

Register Reading:
    Reg[14] =          0
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =          0

PC:         56

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         60

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         68

Register Reading:
    Reg[ 0] =        273
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =        273
    Reg[10] =          1

Register Writing:
    Reg[22] =          0

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =          0

PC:         88

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[18] =          0

PC:         92

Register Reading:
    Reg[ 0] =        273
    Reg[ 0] =        273

PC:         96

Register Reading:
    Reg[11] =        257
    Reg[11] =        257

Register Writing:
    Reg[11] =        259

PC:        100

Register Reading:
    Reg[ 0] =        273
    Reg[ 0] =        273

Register Writing:
    Reg[31] =        104

relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =        257

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[         9] =        273

Register Writing:
    Reg[ 9] =        273

PC:         36

Register Reading:
    Reg[10] =          0
    Reg[10] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[10] =          1

PC:         40

Register Reading:
    Reg[ 9] =        273
    Reg[10] =          1

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =        273

PC:         44

Register Reading:
    Reg[10] =          1
    Reg[11] =          0

Register Writing:
    Reg[11] =        257

PC:         48

Register Reading:
    Reg[12] =          0
    Reg[12] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[12] =          1

PC:         52

Register Reading:
    Reg[14] =          0
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =          0

PC:         56

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         60

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          1

Register Writing:
    Reg[22] =          0

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =          0

PC:         88

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[18] =          0

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Reading:
    Reg[11] =        257
    Reg[11] =        257

Register Writing:
    Reg[11] =        259

PC:        100

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =        104

relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =        257

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[         9] =        273

Register Writing:
    Reg[ 9] =        273

PC:         36

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          0

Memory Reading:
    Mem[        10] =        256

Register Writing:
    Reg[10] =        256

PC:         40

Register Reading:
    Reg[ 9] =        273
    Reg[10] =        256

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =        273

PC:         44

Register Reading:
    Reg[10] =        256
    Reg[11] =          0

Register Writing:
    Reg[11] =        512

PC:         48

Register Reading:
    Reg[12] =          0
    Reg[12] =          0

Memory Reading:
    Mem[       256] =          x

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[12] =          1

PC:         52

Register Reading:
    Reg[14] =          0
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =          0

PC:         56

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         60

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        256

Register Writing:
    Reg[22] =         16

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =         16

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Reading:
    Reg[11] =        512
    Reg[11] =        512

Register Writing:
    Reg[11] =        514

PC:        100

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =        104

PC:        104

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =        257

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[         9] =        273

Register Writing:
    Reg[ 9] =        273

PC:         36

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          0

Memory Reading:
    Mem[        10] =        256

Register Writing:
    Reg[10] =        256

PC:         40

Register Reading:
    Reg[ 9] =        273
    Reg[10] =        256

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =        273

PC:         44

Register Reading:
    Reg[10] =        256
    Reg[11] =          0

Register Writing:
    Reg[11] =        512

PC:         48

Register Reading:
    Reg[ 0] =          0
    Reg[12] =          0

Memory Reading:
    Mem[       268] =          x

Memory Reading:
    Mem[        12] =        255

Register Writing:
    Reg[12] =        255

PC:         52

Register Reading:
    Reg[14] =          0
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =          0

PC:         56

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         60

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        256

Register Writing:
    Reg[22] =         16

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =         16

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Reading:
    Reg[11] =        512
    Reg[11] =        512

Register Writing:
    Reg[11] =        514

PC:        100

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =        104

PC:        104

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =        257

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[         9] =        273

Register Writing:
    Reg[ 9] =        273

PC:         36

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          0

Memory Reading:
    Mem[        10] =        256

Register Writing:
    Reg[10] =        256

PC:         40

Register Reading:
    Reg[ 9] =        273
    Reg[10] =        256

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =        273

PC:         44

Register Reading:
    Reg[10] =        256
    Reg[11] =          0

Register Writing:
    Reg[11] =        512

PC:         48

Register Reading:
    Reg[ 0] =          0
    Reg[12] =          0

Memory Reading:
    Mem[       268] =          x

Memory Reading:
    Mem[        12] =         16

Register Writing:
    Reg[12] =         16

PC:         52

Register Reading:
    Reg[12] =         16
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =         16

PC:         56

Register Reading:
    Reg[16] =          0
    Reg[16] =          0

Memory Reading:
    Mem[         0] =          1

Register Writing:
    Reg[16] =          1

PC:         60

Register Reading:
    Reg[16] =          1
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        257

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        257

Memory Writing:
    Mem[         7] =        257

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        256

Register Writing:
    Reg[22] =         16

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        257
    Reg[16] =          1

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =         16

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Reading:
    Reg[11] =        512
    Reg[11] =        512

Register Writing:
    Reg[11] =        514

PC:        100

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =        104

PC:        104

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.801 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =        257

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[         9] =        273

Register Writing:
    Reg[ 9] =        273

PC:         36

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          0

Memory Reading:
    Mem[        10] =        256

Register Writing:
    Reg[10] =        256

PC:         40

Register Reading:
    Reg[ 9] =        273
    Reg[10] =        256

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =        273

PC:         44

Register Reading:
    Reg[10] =        256
    Reg[11] =          0

Register Writing:
    Reg[11] =        512

PC:         48

Register Reading:
    Reg[ 0] =          0
    Reg[12] =          0

Memory Reading:
    Mem[       268] =          x

Memory Reading:
    Mem[        12] =         16

Register Writing:
    Reg[12] =         16

PC:         52

Register Reading:
    Reg[12] =         16
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =         16

PC:         56

Register Reading:
    Reg[ 0] =          0
    Reg[16] =          0

Memory Reading:
    Mem[        16] =        255

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[16] =        255

PC:         60

Register Reading:
    Reg[16] =        255
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        511

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        511

Memory Writing:
    Mem[         7] =        511

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        256

Register Writing:
    Reg[22] =         16

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        511
    Reg[16] =        255

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =         16

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Reading:
    Reg[11] =        512
    Reg[11] =        512

Register Writing:
    Reg[11] =        514

PC:        100

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =        104

PC:        104

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1474.801 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/single_cycle_mips_tb/processor/data_memory/memFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05_test/lab05_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e0349b0545ef40088bb0811c89049390 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_mips_tb_behav xil_defaultlib.single_cycle_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
PC:          0

Register Reading:
    Reg[ 0] =          0
    Reg[ 1] =          0

Memory Reading:
    Mem[         x] =          0

Memory Reading:
    Mem[         0] =          1

PC:          0

Register Writing:
    Reg[ 1] =          1

PC:          4

Register Reading:
    Reg[ 1] =          1
    Reg[ 2] =          0

Memory Reading:
    Mem[         1] =         16

PC:          8

Register Writing:
    Reg[ 2] =         16

PC:         12

Register Reading:
    Reg[ 0] =          0
    Reg[ 3] =          0

Memory Reading:
    Mem[         3] =       4096

Memory Reading:
    Mem[         2] =        256

Register Writing:
    Reg[ 3] =        256

PC:         16

Register Reading:
    Reg[ 1] =          1
    Reg[ 4] =          0

Memory Reading:
    Mem[        15] =       4095

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[ 4] =        255

PC:         20

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Memory Reading:
    Mem[     10273] =          0

Register Writing:
    Reg[ 5] =        257

PC:         24

Register Reading:
    Reg[ 3] =        256
    Reg[ 4] =        255

Register Writing:
    Reg[ 6] =          1

PC:         28

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

Register Writing:
    Reg[ 7] =          1

PC:         32

Register Reading:
    Reg[ 0] =          0
    Reg[ 9] =          0

Memory Reading:
    Mem[         1] =         16

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[         9] =        273

Register Writing:
    Reg[ 9] =        273

PC:         36

Register Reading:
    Reg[ 0] =          0
    Reg[10] =          0

Memory Reading:
    Mem[        10] =        256

Register Writing:
    Reg[10] =        256

PC:         40

Register Reading:
    Reg[ 9] =        273
    Reg[10] =        256

Memory Reading:
    Mem[     16421] =          0

Register Writing:
    Reg[ 8] =        273

PC:         44

Register Reading:
    Reg[10] =        256
    Reg[11] =          0

Register Writing:
    Reg[11] =        512

PC:         48

Register Reading:
    Reg[ 0] =          0
    Reg[12] =          0

Memory Reading:
    Mem[       268] =          x

Memory Reading:
    Mem[        12] =         16

Register Writing:
    Reg[12] =         16

PC:         52

Register Reading:
    Reg[12] =         16
    Reg[13] =          0

Memory Reading:
    Mem[       255] =          x

Register Writing:
    Reg[13] =         16

PC:         56

Register Reading:
    Reg[ 0] =          0
    Reg[16] =          0

Memory Reading:
    Mem[        16] =        255

Memory Reading:
    Mem[         0] =          1

Memory Reading:
    Mem[        16] =        255

Register Writing:
    Reg[16] =        255

PC:         60

Register Reading:
    Reg[16] =        255
    Reg[15] =          0

Memory Reading:
    Mem[       256] =          x

Register Writing:
    Reg[15] =        511

PC:         64

Register Reading:
    Reg[14] =          0
    Reg[15] =        511

Memory Writing:
    Mem[         7] =        511

PC:         68

Register Reading:
    Reg[ 0] =          0
    Reg[ 6] =          1

Register Writing:
    Reg[20] =         16

PC:         72

Register Reading:
    Reg[ 0] =          0
    Reg[10] =        256

Register Writing:
    Reg[22] =         16

PC:         76

Register Reading:
    Reg[ 1] =          1
    Reg[ 3] =        256

Register Writing:
    Reg[24] =          1

PC:         80

Register Reading:
    Reg[15] =        511
    Reg[16] =        255

Register Writing:
    Reg[25] =          0

PC:         84

Register Reading:
    Reg[20] =         16
    Reg[22] =         16

PC:         92

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

PC:         96

Register Reading:
    Reg[11] =        512
    Reg[11] =        512

Register Writing:
    Reg[11] =        514

PC:        100

Register Reading:
    Reg[ 0] =          0
    Reg[ 0] =          0

Register Writing:
    Reg[31] =        104

PC:        104

Register Reading:
    Reg[ 5] =        257
    Reg[ 6] =          1

relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1474.801 ; gain = 0.000
current_project lab05
current_sim simulation_11
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim/xsim.dir/single_cycle_cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 24 10:57:16 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1903.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "single_cycle_cpu_tb_behav -key {Behavioral:sim_1:Functional:single_cycle_cpu_tb} -tclbatch {single_cycle_cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source single_cycle_cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'single_cycle_cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1903.313 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/single_cycle_cpu_tb/processor/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'single_cycle_cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj single_cycle_cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab03/lab03.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/InstMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/REGMUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sources_1/imports/Administrator/lab04.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab05/lab05.srcs/sim_1/new/single_cycle_cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab05/lab05.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 044c4f971551497baa760991114d88af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot single_cycle_cpu_tb_behav xil_defaultlib.single_cycle_cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.RegMux
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.single_cycle_cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1903.313 ; gain = 0.000
create_project lab06 C:/Archlabs/lab06 -part xc7k325tffg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1903.313 ; gain = 0.000
create_project lab06_test C:/Archlabs/lab06_test -part xc7k325tffg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1903.313 ; gain = 0.000
file mkdir C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new
current_project lab05_test
current_sim simulation_13
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1903.313 ; gain = 0.000
close_project
add_files -norecurse -scan_for_includes {C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/MEMWB.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALUCtr.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Ctr.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/signext.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IDEX.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/EXMEM.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/dataMemory.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALU.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Registers.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/instrMemory.v C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IFID.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project lab05
current_project lab06_test
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 11dea3d80652483a90298b459442fcca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluSrc' [C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 25 14:01:31 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File mem_data.txt referenced on C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top_tb.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File inst.txt referenced on C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top_tb.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1903.313 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/top_tb/top/registers/regFile}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 11dea3d80652483a90298b459442fcca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluSrc' [C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top.v:93]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File mem_data.txt referenced on C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top_tb.v at line 30 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File inst.txt referenced on C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top_tb.v at line 32 cannot be opened for reading. Please ensure that this file is available in the current working directory.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1903.313 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 11dea3d80652483a90298b459442fcca --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'aluSrc' [C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/top.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instrMemory
Compiling module xil_defaultlib.IFID
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.IDEX
Compiling module xil_defaultlib.ALUCtr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXMEM
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.MEMWB
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: Too many words specified in data file C:/Archlabs/lab06_test/mem_data.txt
WARNING: Too many words specified in data file C:/Archlabs/lab06_test/inst.txt
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1903.313 ; gain = 0.000
current_project lab05
current_project lab06_test
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Archlabs/lab06_test/lab06_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/EXMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IDEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/IFID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/MEMWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/dataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab06_test/lab06_test.srcs/sources_1/new/instrMemory.v" into library xil_defaultlib
INFO: [VRFC 10-