// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
// Date        : Fri Nov 24 18:44:23 2017
// Host        : L3712-09 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/TEMP/Labo4/lab4/lab4.srcs/sources_1/bd/design_1/ip/design_1_sobel_filter_0_0_1/design_1_sobel_filter_0_0_sim_netlist.v
// Design      : design_1_sobel_filter_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_sobel_filter_0_0,sobel_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "sobel_filter,Vivado 2017.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module design_1_sobel_filter_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RRESP,
    m_axi_gmem_RLAST,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR" *) output [31:0]m_axi_gmem2_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN" *) output [7:0]m_axi_gmem2_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE" *) output [2:0]m_axi_gmem2_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST" *) output [1:0]m_axi_gmem2_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK" *) output [1:0]m_axi_gmem2_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION" *) output [3:0]m_axi_gmem2_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE" *) output [3:0]m_axi_gmem2_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT" *) output [2:0]m_axi_gmem2_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS" *) output [3:0]m_axi_gmem2_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID" *) output m_axi_gmem2_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY" *) input m_axi_gmem2_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA" *) output [31:0]m_axi_gmem2_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB" *) output [3:0]m_axi_gmem2_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST" *) output m_axi_gmem2_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID" *) output m_axi_gmem2_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY" *) input m_axi_gmem2_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP" *) input [1:0]m_axi_gmem2_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID" *) input m_axi_gmem2_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY" *) output m_axi_gmem2_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR" *) output [31:0]m_axi_gmem2_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN" *) output [7:0]m_axi_gmem2_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE" *) output [2:0]m_axi_gmem2_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST" *) output [1:0]m_axi_gmem2_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK" *) output [1:0]m_axi_gmem2_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION" *) output [3:0]m_axi_gmem2_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE" *) output [3:0]m_axi_gmem2_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT" *) output [2:0]m_axi_gmem2_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS" *) output [3:0]m_axi_gmem2_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID" *) output m_axi_gmem2_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY" *) input m_axi_gmem2_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA" *) input [31:0]m_axi_gmem2_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP" *) input [1:0]m_axi_gmem2_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST" *) input m_axi_gmem2_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID" *) input m_axi_gmem2_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY" *) output m_axi_gmem2_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_gmem2_ARADDR;
  wire [1:0]m_axi_gmem2_ARBURST;
  wire [3:0]m_axi_gmem2_ARCACHE;
  wire [7:0]m_axi_gmem2_ARLEN;
  wire [1:0]m_axi_gmem2_ARLOCK;
  wire [2:0]m_axi_gmem2_ARPROT;
  wire [3:0]m_axi_gmem2_ARQOS;
  wire m_axi_gmem2_ARREADY;
  wire [3:0]m_axi_gmem2_ARREGION;
  wire [2:0]m_axi_gmem2_ARSIZE;
  wire m_axi_gmem2_ARVALID;
  wire [31:0]m_axi_gmem2_AWADDR;
  wire [1:0]m_axi_gmem2_AWBURST;
  wire [3:0]m_axi_gmem2_AWCACHE;
  wire [7:0]m_axi_gmem2_AWLEN;
  wire [1:0]m_axi_gmem2_AWLOCK;
  wire [2:0]m_axi_gmem2_AWPROT;
  wire [3:0]m_axi_gmem2_AWQOS;
  wire m_axi_gmem2_AWREADY;
  wire [3:0]m_axi_gmem2_AWREGION;
  wire [2:0]m_axi_gmem2_AWSIZE;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire [1:0]m_axi_gmem2_BRESP;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_RDATA;
  wire m_axi_gmem2_RLAST;
  wire m_axi_gmem2_RREADY;
  wire [1:0]m_axi_gmem2_RRESP;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [31:0]m_axi_gmem_ARADDR;
  wire [1:0]m_axi_gmem_ARBURST;
  wire [3:0]m_axi_gmem_ARCACHE;
  wire [7:0]m_axi_gmem_ARLEN;
  wire [1:0]m_axi_gmem_ARLOCK;
  wire [2:0]m_axi_gmem_ARPROT;
  wire [3:0]m_axi_gmem_ARQOS;
  wire m_axi_gmem_ARREADY;
  wire [3:0]m_axi_gmem_ARREGION;
  wire [2:0]m_axi_gmem_ARSIZE;
  wire m_axi_gmem_ARVALID;
  wire [31:0]m_axi_gmem_AWADDR;
  wire [1:0]m_axi_gmem_AWBURST;
  wire [3:0]m_axi_gmem_AWCACHE;
  wire [7:0]m_axi_gmem_AWLEN;
  wire [1:0]m_axi_gmem_AWLOCK;
  wire [2:0]m_axi_gmem_AWPROT;
  wire [3:0]m_axi_gmem_AWQOS;
  wire m_axi_gmem_AWREADY;
  wire [3:0]m_axi_gmem_AWREGION;
  wire [2:0]m_axi_gmem_AWSIZE;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire [1:0]m_axi_gmem_BRESP;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_gmem2_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "15'b001000000000000" *) 
  (* ap_ST_fsm_pp0_stage1 = "15'b010000000000000" *) 
  (* ap_ST_fsm_state1 = "15'b000000000000001" *) 
  (* ap_ST_fsm_state10 = "15'b000001000000000" *) 
  (* ap_ST_fsm_state11 = "15'b000010000000000" *) 
  (* ap_ST_fsm_state12 = "15'b000100000000000" *) 
  (* ap_ST_fsm_state2 = "15'b000000000000010" *) 
  (* ap_ST_fsm_state3 = "15'b000000000000100" *) 
  (* ap_ST_fsm_state33 = "15'b100000000000000" *) 
  (* ap_ST_fsm_state4 = "15'b000000000001000" *) 
  (* ap_ST_fsm_state5 = "15'b000000000010000" *) 
  (* ap_ST_fsm_state6 = "15'b000000000100000" *) 
  (* ap_ST_fsm_state7 = "15'b000000001000000" *) 
  (* ap_ST_fsm_state8 = "15'b000000010000000" *) 
  (* ap_ST_fsm_state9 = "15'b000000100000000" *) 
  design_1_sobel_filter_0_0_sobel_filter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem2_ARADDR(m_axi_gmem2_ARADDR),
        .m_axi_gmem2_ARBURST(m_axi_gmem2_ARBURST),
        .m_axi_gmem2_ARCACHE(m_axi_gmem2_ARCACHE),
        .m_axi_gmem2_ARID(NLW_inst_m_axi_gmem2_ARID_UNCONNECTED[0]),
        .m_axi_gmem2_ARLEN(m_axi_gmem2_ARLEN),
        .m_axi_gmem2_ARLOCK(m_axi_gmem2_ARLOCK),
        .m_axi_gmem2_ARPROT(m_axi_gmem2_ARPROT),
        .m_axi_gmem2_ARQOS(m_axi_gmem2_ARQOS),
        .m_axi_gmem2_ARREADY(m_axi_gmem2_ARREADY),
        .m_axi_gmem2_ARREGION(m_axi_gmem2_ARREGION),
        .m_axi_gmem2_ARSIZE(m_axi_gmem2_ARSIZE),
        .m_axi_gmem2_ARUSER(NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem2_ARVALID(m_axi_gmem2_ARVALID),
        .m_axi_gmem2_AWADDR(m_axi_gmem2_AWADDR),
        .m_axi_gmem2_AWBURST(m_axi_gmem2_AWBURST),
        .m_axi_gmem2_AWCACHE(m_axi_gmem2_AWCACHE),
        .m_axi_gmem2_AWID(NLW_inst_m_axi_gmem2_AWID_UNCONNECTED[0]),
        .m_axi_gmem2_AWLEN(m_axi_gmem2_AWLEN),
        .m_axi_gmem2_AWLOCK(m_axi_gmem2_AWLOCK),
        .m_axi_gmem2_AWPROT(m_axi_gmem2_AWPROT),
        .m_axi_gmem2_AWQOS(m_axi_gmem2_AWQOS),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREGION(m_axi_gmem2_AWREGION),
        .m_axi_gmem2_AWSIZE(m_axi_gmem2_AWSIZE),
        .m_axi_gmem2_AWUSER(NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BID(1'b0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BRESP(m_axi_gmem2_BRESP),
        .m_axi_gmem2_BUSER(1'b0),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RDATA(m_axi_gmem2_RDATA),
        .m_axi_gmem2_RID(1'b0),
        .m_axi_gmem2_RLAST(m_axi_gmem2_RLAST),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP(m_axi_gmem2_RRESP),
        .m_axi_gmem2_RUSER(1'b0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WID(NLW_inst_m_axi_gmem2_WID_UNCONNECTED[0]),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WUSER(NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED[0]),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARBURST(m_axi_gmem_ARBURST),
        .m_axi_gmem_ARCACHE(m_axi_gmem_ARCACHE),
        .m_axi_gmem_ARID(NLW_inst_m_axi_gmem_ARID_UNCONNECTED[0]),
        .m_axi_gmem_ARLEN(m_axi_gmem_ARLEN),
        .m_axi_gmem_ARLOCK(m_axi_gmem_ARLOCK),
        .m_axi_gmem_ARPROT(m_axi_gmem_ARPROT),
        .m_axi_gmem_ARQOS(m_axi_gmem_ARQOS),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARREGION(m_axi_gmem_ARREGION),
        .m_axi_gmem_ARSIZE(m_axi_gmem_ARSIZE),
        .m_axi_gmem_ARUSER(NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWBURST(m_axi_gmem_AWBURST),
        .m_axi_gmem_AWCACHE(m_axi_gmem_AWCACHE),
        .m_axi_gmem_AWID(NLW_inst_m_axi_gmem_AWID_UNCONNECTED[0]),
        .m_axi_gmem_AWLEN(m_axi_gmem_AWLEN),
        .m_axi_gmem_AWLOCK(m_axi_gmem_AWLOCK),
        .m_axi_gmem_AWPROT(m_axi_gmem_AWPROT),
        .m_axi_gmem_AWQOS(m_axi_gmem_AWQOS),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWREGION(m_axi_gmem_AWREGION),
        .m_axi_gmem_AWSIZE(m_axi_gmem_AWSIZE),
        .m_axi_gmem_AWUSER(NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BID(1'b0),
        .m_axi_gmem_BREADY(m_axi_gmem_BREADY),
        .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
        .m_axi_gmem_BUSER(1'b0),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
        .m_axi_gmem_RID(1'b0),
        .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RUSER(1'b0),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WID(NLW_inst_m_axi_gmem_WID_UNCONNECTED[0]),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .m_axi_gmem_WUSER(NLW_inst_m_axi_gmem_WUSER_UNCONNECTED[0]),
        .m_axi_gmem_WVALID(m_axi_gmem_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_USER_VALUE = "0" *) (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_ADDR_WIDTH = "32" *) (* C_M_AXI_GMEM_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_GMEM_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM_ID_WIDTH = "1" *) (* C_M_AXI_GMEM_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_GMEM_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM_USER_VALUE = "0" *) (* C_M_AXI_GMEM_WSTRB_WIDTH = "4" *) 
(* C_M_AXI_GMEM_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
(* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) 
(* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "sobel_filter" *) (* ap_ST_fsm_pp0_stage0 = "15'b001000000000000" *) 
(* ap_ST_fsm_pp0_stage1 = "15'b010000000000000" *) (* ap_ST_fsm_state1 = "15'b000000000000001" *) (* ap_ST_fsm_state10 = "15'b000001000000000" *) 
(* ap_ST_fsm_state11 = "15'b000010000000000" *) (* ap_ST_fsm_state12 = "15'b000100000000000" *) (* ap_ST_fsm_state2 = "15'b000000000000010" *) 
(* ap_ST_fsm_state3 = "15'b000000000000100" *) (* ap_ST_fsm_state33 = "15'b100000000000000" *) (* ap_ST_fsm_state4 = "15'b000000000001000" *) 
(* ap_ST_fsm_state5 = "15'b000000000010000" *) (* ap_ST_fsm_state6 = "15'b000000000100000" *) (* ap_ST_fsm_state7 = "15'b000000001000000" *) 
(* ap_ST_fsm_state8 = "15'b000000010000000" *) (* ap_ST_fsm_state9 = "15'b000000100000000" *) (* hls_module = "yes" *) 
module design_1_sobel_filter_0_0_sobel_filter
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWUSER,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WID,
    m_axi_gmem2_WUSER,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARUSER,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RID,
    m_axi_gmem2_RUSER,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BID,
    m_axi_gmem2_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem_AWVALID;
  input m_axi_gmem_AWREADY;
  output [31:0]m_axi_gmem_AWADDR;
  output [0:0]m_axi_gmem_AWID;
  output [7:0]m_axi_gmem_AWLEN;
  output [2:0]m_axi_gmem_AWSIZE;
  output [1:0]m_axi_gmem_AWBURST;
  output [1:0]m_axi_gmem_AWLOCK;
  output [3:0]m_axi_gmem_AWCACHE;
  output [2:0]m_axi_gmem_AWPROT;
  output [3:0]m_axi_gmem_AWQOS;
  output [3:0]m_axi_gmem_AWREGION;
  output [0:0]m_axi_gmem_AWUSER;
  output m_axi_gmem_WVALID;
  input m_axi_gmem_WREADY;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output [0:0]m_axi_gmem_WID;
  output [0:0]m_axi_gmem_WUSER;
  output m_axi_gmem_ARVALID;
  input m_axi_gmem_ARREADY;
  output [31:0]m_axi_gmem_ARADDR;
  output [0:0]m_axi_gmem_ARID;
  output [7:0]m_axi_gmem_ARLEN;
  output [2:0]m_axi_gmem_ARSIZE;
  output [1:0]m_axi_gmem_ARBURST;
  output [1:0]m_axi_gmem_ARLOCK;
  output [3:0]m_axi_gmem_ARCACHE;
  output [2:0]m_axi_gmem_ARPROT;
  output [3:0]m_axi_gmem_ARQOS;
  output [3:0]m_axi_gmem_ARREGION;
  output [0:0]m_axi_gmem_ARUSER;
  input m_axi_gmem_RVALID;
  output m_axi_gmem_RREADY;
  input [31:0]m_axi_gmem_RDATA;
  input m_axi_gmem_RLAST;
  input [0:0]m_axi_gmem_RID;
  input [0:0]m_axi_gmem_RUSER;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_BVALID;
  output m_axi_gmem_BREADY;
  input [1:0]m_axi_gmem_BRESP;
  input [0:0]m_axi_gmem_BID;
  input [0:0]m_axi_gmem_BUSER;
  output m_axi_gmem2_AWVALID;
  input m_axi_gmem2_AWREADY;
  output [31:0]m_axi_gmem2_AWADDR;
  output [0:0]m_axi_gmem2_AWID;
  output [7:0]m_axi_gmem2_AWLEN;
  output [2:0]m_axi_gmem2_AWSIZE;
  output [1:0]m_axi_gmem2_AWBURST;
  output [1:0]m_axi_gmem2_AWLOCK;
  output [3:0]m_axi_gmem2_AWCACHE;
  output [2:0]m_axi_gmem2_AWPROT;
  output [3:0]m_axi_gmem2_AWQOS;
  output [3:0]m_axi_gmem2_AWREGION;
  output [0:0]m_axi_gmem2_AWUSER;
  output m_axi_gmem2_WVALID;
  input m_axi_gmem2_WREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]m_axi_gmem2_WID;
  output [0:0]m_axi_gmem2_WUSER;
  output m_axi_gmem2_ARVALID;
  input m_axi_gmem2_ARREADY;
  output [31:0]m_axi_gmem2_ARADDR;
  output [0:0]m_axi_gmem2_ARID;
  output [7:0]m_axi_gmem2_ARLEN;
  output [2:0]m_axi_gmem2_ARSIZE;
  output [1:0]m_axi_gmem2_ARBURST;
  output [1:0]m_axi_gmem2_ARLOCK;
  output [3:0]m_axi_gmem2_ARCACHE;
  output [2:0]m_axi_gmem2_ARPROT;
  output [3:0]m_axi_gmem2_ARQOS;
  output [3:0]m_axi_gmem2_ARREGION;
  output [0:0]m_axi_gmem2_ARUSER;
  input m_axi_gmem2_RVALID;
  output m_axi_gmem2_RREADY;
  input [31:0]m_axi_gmem2_RDATA;
  input m_axi_gmem2_RLAST;
  input [0:0]m_axi_gmem2_RID;
  input [0:0]m_axi_gmem2_RUSER;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_BVALID;
  output m_axi_gmem2_BREADY;
  input [1:0]m_axi_gmem2_BRESP;
  input [0:0]m_axi_gmem2_BID;
  input [0:0]m_axi_gmem2_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire [7:0]I3;
  wire [7:0]I6;
  wire [7:0]I7;
  wire [7:0]I8;
  wire [7:0]I9;
  wire I_RREADY1;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3 ;
  wire \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3 ;
  wire ap_CS_fsm_reg_gate_n_3;
  wire \ap_CS_fsm_reg_n_3_[0] ;
  wire \ap_CS_fsm_reg_n_3_[8] ;
  wire \ap_CS_fsm_reg_n_3_[9] ;
  wire ap_CS_fsm_reg_r_0_n_3;
  wire ap_CS_fsm_reg_r_1_n_3;
  wire ap_CS_fsm_reg_r_2_n_3;
  wire ap_CS_fsm_reg_r_3_n_3;
  wire ap_CS_fsm_reg_r_n_3;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state33;
  wire [14:0]ap_NS_fsm;
  wire ap_NS_fsm354_out;
  wire ap_block_pp0_stage0_flag00011001;
  wire ap_block_pp0_stage1_flag00011001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_reg_n_3;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_reg_n_3;
  wire ap_reg_ioackin_gmem2_AWREADY;
  wire ap_reg_ioackin_gmem2_WREADY;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[0]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[10]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[1]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[2]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[3]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[4]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[5]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[6]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[7]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[8]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_j_reg_1128_reg[9]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_i_1_n_3 ;
  wire \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_n_3 ;
  wire \ap_reg_pp0_iter2_tmp_46_reg_1134_reg[0]_srl2_n_3 ;
  wire \ap_reg_pp0_iter2_tmp_49_reg_1138_reg[0]_srl2_n_3 ;
  wire [10:0]ap_reg_pp0_iter3_j_reg_1128;
  wire [10:0]ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[0]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[10]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[1]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[2]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[3]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[4]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[5]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[6]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[7]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[8]_srl3_n_3 ;
  wire \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[9]_srl3_n_3 ;
  wire ap_reg_pp0_iter3_tmp_46_reg_1134;
  wire ap_reg_pp0_iter3_tmp_49_reg_1138;
  wire [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg_n_3_[0] ;
  wire \ap_reg_pp0_iter4_tmp_49_reg_1138_reg_n_3_[0] ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[0]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[10]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[11]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[12]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[13]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[14]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[15]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[16]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[17]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[18]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[19]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[1]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[20]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[21]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[22]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[23]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[24]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[25]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[26]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[27]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[28]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[29]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[2]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[3]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[4]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[5]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[6]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[7]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[8]_srl5_n_3 ;
  wire \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[9]_srl5_n_3 ;
  wire ap_reg_pp0_iter5_tmp_46_reg_1134;
  wire ap_reg_pp0_iter5_tmp_49_reg_1138;
  wire [29:0]ap_reg_pp0_iter6_gmem2_addr_reg_1119;
  wire ap_reg_pp0_iter6_tmp_46_reg_1134;
  wire ap_reg_pp0_iter6_tmp_49_reg_1138;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]dout;
  wire [7:0]edge_val_1_i_reg_1306;
  wire \edge_val_1_i_reg_1306[0]_i_1_n_3 ;
  wire \edge_val_1_i_reg_1306[1]_i_1_n_3 ;
  wire \edge_val_1_i_reg_1306[1]_i_2_n_3 ;
  wire \edge_val_1_i_reg_1306[2]_i_1_n_3 ;
  wire \edge_val_1_i_reg_1306[3]_i_1_n_3 ;
  wire \edge_val_1_i_reg_1306[4]_i_1_n_3 ;
  wire \edge_val_1_i_reg_1306[5]_i_3_n_3 ;
  wire \edge_val_1_i_reg_1306[5]_i_4_n_3 ;
  wire \edge_val_1_i_reg_1306[6]_i_2_n_3 ;
  wire gmem2_WREADY;
  wire gmem2_WVALID;
  wire \gmem2_addr_reg_1119[11]__0_i_3_n_3 ;
  wire \gmem2_addr_reg_1119[11]__0_i_4_n_3 ;
  wire \gmem2_addr_reg_1119[11]__0_i_5_n_3 ;
  wire \gmem2_addr_reg_1119[11]__0_i_6_n_3 ;
  wire \gmem2_addr_reg_1119[11]__0_i_7_n_3 ;
  wire \gmem2_addr_reg_1119[11]__0_i_8_n_3 ;
  wire \gmem2_addr_reg_1119[11]__0_i_9_n_3 ;
  wire \gmem2_addr_reg_1119[15]__0_i_10_n_3 ;
  wire \gmem2_addr_reg_1119[15]__0_i_3_n_3 ;
  wire \gmem2_addr_reg_1119[15]__0_i_4_n_3 ;
  wire \gmem2_addr_reg_1119[15]__0_i_5_n_3 ;
  wire \gmem2_addr_reg_1119[15]__0_i_6_n_3 ;
  wire \gmem2_addr_reg_1119[15]__0_i_7_n_3 ;
  wire \gmem2_addr_reg_1119[15]__0_i_8_n_3 ;
  wire \gmem2_addr_reg_1119[15]__0_i_9_n_3 ;
  wire \gmem2_addr_reg_1119[19]__0_i_10_n_3 ;
  wire \gmem2_addr_reg_1119[19]__0_i_3_n_3 ;
  wire \gmem2_addr_reg_1119[19]__0_i_4_n_3 ;
  wire \gmem2_addr_reg_1119[19]__0_i_5_n_3 ;
  wire \gmem2_addr_reg_1119[19]__0_i_6_n_3 ;
  wire \gmem2_addr_reg_1119[19]__0_i_7_n_3 ;
  wire \gmem2_addr_reg_1119[19]__0_i_8_n_3 ;
  wire \gmem2_addr_reg_1119[19]__0_i_9_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_10_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_11_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_13_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_2_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_4_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_5_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_6_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_7_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_8_n_3 ;
  wire \gmem2_addr_reg_1119[23]__0_i_9_n_3 ;
  wire \gmem2_addr_reg_1119[27]__0_i_2_n_3 ;
  wire \gmem2_addr_reg_1119[27]__0_i_3_n_3 ;
  wire \gmem2_addr_reg_1119[27]__0_i_4_n_3 ;
  wire \gmem2_addr_reg_1119[27]__0_i_5_n_3 ;
  wire \gmem2_addr_reg_1119[29]__0_i_2_n_3 ;
  wire \gmem2_addr_reg_1119[29]__0_i_3_n_3 ;
  wire \gmem2_addr_reg_1119[3]__0_i_2_n_3 ;
  wire \gmem2_addr_reg_1119[3]__0_i_3_n_3 ;
  wire \gmem2_addr_reg_1119[3]__0_i_4_n_3 ;
  wire \gmem2_addr_reg_1119[3]__0_i_5_n_3 ;
  wire \gmem2_addr_reg_1119[7]__0_i_2_n_3 ;
  wire \gmem2_addr_reg_1119[7]__0_i_3_n_3 ;
  wire \gmem2_addr_reg_1119[7]__0_i_4_n_3 ;
  wire \gmem2_addr_reg_1119[7]__0_i_5_n_3 ;
  wire \gmem2_addr_reg_1119_reg[0]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[10]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_i_1_n_3 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_i_1_n_4 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_i_1_n_5 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_i_1_n_6 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_i_2_n_3 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_i_2_n_4 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_i_2_n_5 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_i_2_n_6 ;
  wire \gmem2_addr_reg_1119_reg[11]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[12]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[13]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[14]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_i_1_n_3 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_i_1_n_4 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_i_1_n_5 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_i_1_n_6 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_i_2_n_3 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_i_2_n_4 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_i_2_n_5 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_i_2_n_6 ;
  wire \gmem2_addr_reg_1119_reg[15]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[16]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[17]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[18]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_i_1_n_3 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_i_1_n_4 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_i_1_n_5 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_i_1_n_6 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_i_2_n_3 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_i_2_n_4 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_i_2_n_5 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_i_2_n_6 ;
  wire \gmem2_addr_reg_1119_reg[19]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[1]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[20]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[21]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[22]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_i_1_n_3 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_i_1_n_4 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_i_1_n_5 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_i_1_n_6 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_i_3_n_3 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_i_3_n_4 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_i_3_n_5 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_i_3_n_6 ;
  wire \gmem2_addr_reg_1119_reg[23]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[24]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[25]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[26]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[27]__0_i_1_n_3 ;
  wire \gmem2_addr_reg_1119_reg[27]__0_i_1_n_4 ;
  wire \gmem2_addr_reg_1119_reg[27]__0_i_1_n_5 ;
  wire \gmem2_addr_reg_1119_reg[27]__0_i_1_n_6 ;
  wire \gmem2_addr_reg_1119_reg[27]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[28]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[29]__0_i_1_n_6 ;
  wire \gmem2_addr_reg_1119_reg[29]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[2]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[3]__0_i_1_n_3 ;
  wire \gmem2_addr_reg_1119_reg[3]__0_i_1_n_4 ;
  wire \gmem2_addr_reg_1119_reg[3]__0_i_1_n_5 ;
  wire \gmem2_addr_reg_1119_reg[3]__0_i_1_n_6 ;
  wire \gmem2_addr_reg_1119_reg[3]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[4]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[5]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[6]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[7]__0_i_1_n_3 ;
  wire \gmem2_addr_reg_1119_reg[7]__0_i_1_n_4 ;
  wire \gmem2_addr_reg_1119_reg[7]__0_i_1_n_5 ;
  wire \gmem2_addr_reg_1119_reg[7]__0_i_1_n_6 ;
  wire \gmem2_addr_reg_1119_reg[7]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[8]__0_n_3 ;
  wire \gmem2_addr_reg_1119_reg[9]__0_n_3 ;
  wire gmem_ARREADY;
  wire [7:0]gmem_RDATA;
  wire gmem_RREADY;
  wire [31:0]gmem_addr_1_reg_1113;
  wire \gmem_addr_1_reg_1113[11]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1113[11]_i_3_n_3 ;
  wire \gmem_addr_1_reg_1113[11]_i_4_n_3 ;
  wire \gmem_addr_1_reg_1113[11]_i_5_n_3 ;
  wire \gmem_addr_1_reg_1113[11]_i_6_n_3 ;
  wire \gmem_addr_1_reg_1113[11]_i_7_n_3 ;
  wire \gmem_addr_1_reg_1113[11]_i_8_n_3 ;
  wire \gmem_addr_1_reg_1113[11]_i_9_n_3 ;
  wire \gmem_addr_1_reg_1113[15]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1113[15]_i_3_n_3 ;
  wire \gmem_addr_1_reg_1113[15]_i_4_n_3 ;
  wire \gmem_addr_1_reg_1113[15]_i_5_n_3 ;
  wire \gmem_addr_1_reg_1113[15]_i_6_n_3 ;
  wire \gmem_addr_1_reg_1113[15]_i_7_n_3 ;
  wire \gmem_addr_1_reg_1113[15]_i_8_n_3 ;
  wire \gmem_addr_1_reg_1113[15]_i_9_n_3 ;
  wire \gmem_addr_1_reg_1113[19]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1113[19]_i_3_n_3 ;
  wire \gmem_addr_1_reg_1113[19]_i_4_n_3 ;
  wire \gmem_addr_1_reg_1113[19]_i_5_n_3 ;
  wire \gmem_addr_1_reg_1113[19]_i_6_n_3 ;
  wire \gmem_addr_1_reg_1113[19]_i_7_n_3 ;
  wire \gmem_addr_1_reg_1113[19]_i_8_n_3 ;
  wire \gmem_addr_1_reg_1113[19]_i_9_n_3 ;
  wire \gmem_addr_1_reg_1113[23]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1113[23]_i_3_n_3 ;
  wire \gmem_addr_1_reg_1113[23]_i_4_n_3 ;
  wire \gmem_addr_1_reg_1113[23]_i_5_n_3 ;
  wire \gmem_addr_1_reg_1113[23]_i_6_n_3 ;
  wire \gmem_addr_1_reg_1113[23]_i_7_n_3 ;
  wire \gmem_addr_1_reg_1113[23]_i_8_n_3 ;
  wire \gmem_addr_1_reg_1113[23]_i_9_n_3 ;
  wire \gmem_addr_1_reg_1113[27]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1113[27]_i_3_n_3 ;
  wire \gmem_addr_1_reg_1113[27]_i_4_n_3 ;
  wire \gmem_addr_1_reg_1113[27]_i_5_n_3 ;
  wire \gmem_addr_1_reg_1113[27]_i_6_n_3 ;
  wire \gmem_addr_1_reg_1113[27]_i_7_n_3 ;
  wire \gmem_addr_1_reg_1113[27]_i_8_n_3 ;
  wire \gmem_addr_1_reg_1113[27]_i_9_n_3 ;
  wire \gmem_addr_1_reg_1113[31]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1113[31]_i_3_n_3 ;
  wire \gmem_addr_1_reg_1113[31]_i_4_n_3 ;
  wire \gmem_addr_1_reg_1113[31]_i_5_n_3 ;
  wire \gmem_addr_1_reg_1113[31]_i_6_n_3 ;
  wire \gmem_addr_1_reg_1113[31]_i_7_n_3 ;
  wire \gmem_addr_1_reg_1113[31]_i_8_n_3 ;
  wire \gmem_addr_1_reg_1113[3]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1113[3]_i_3_n_3 ;
  wire \gmem_addr_1_reg_1113[3]_i_4_n_3 ;
  wire \gmem_addr_1_reg_1113[3]_i_5_n_3 ;
  wire \gmem_addr_1_reg_1113[3]_i_6_n_3 ;
  wire \gmem_addr_1_reg_1113[3]_i_7_n_3 ;
  wire \gmem_addr_1_reg_1113[3]_i_8_n_3 ;
  wire \gmem_addr_1_reg_1113[7]_i_2_n_3 ;
  wire \gmem_addr_1_reg_1113[7]_i_3_n_3 ;
  wire \gmem_addr_1_reg_1113[7]_i_4_n_3 ;
  wire \gmem_addr_1_reg_1113[7]_i_5_n_3 ;
  wire \gmem_addr_1_reg_1113[7]_i_6_n_3 ;
  wire \gmem_addr_1_reg_1113[7]_i_7_n_3 ;
  wire \gmem_addr_1_reg_1113[7]_i_8_n_3 ;
  wire \gmem_addr_1_reg_1113[7]_i_9_n_3 ;
  wire \gmem_addr_1_reg_1113_reg[11]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1113_reg[11]_i_1_n_4 ;
  wire \gmem_addr_1_reg_1113_reg[11]_i_1_n_5 ;
  wire \gmem_addr_1_reg_1113_reg[11]_i_1_n_6 ;
  wire \gmem_addr_1_reg_1113_reg[15]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1113_reg[15]_i_1_n_4 ;
  wire \gmem_addr_1_reg_1113_reg[15]_i_1_n_5 ;
  wire \gmem_addr_1_reg_1113_reg[15]_i_1_n_6 ;
  wire \gmem_addr_1_reg_1113_reg[19]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1113_reg[19]_i_1_n_4 ;
  wire \gmem_addr_1_reg_1113_reg[19]_i_1_n_5 ;
  wire \gmem_addr_1_reg_1113_reg[19]_i_1_n_6 ;
  wire \gmem_addr_1_reg_1113_reg[23]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1113_reg[23]_i_1_n_4 ;
  wire \gmem_addr_1_reg_1113_reg[23]_i_1_n_5 ;
  wire \gmem_addr_1_reg_1113_reg[23]_i_1_n_6 ;
  wire \gmem_addr_1_reg_1113_reg[27]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1113_reg[27]_i_1_n_4 ;
  wire \gmem_addr_1_reg_1113_reg[27]_i_1_n_5 ;
  wire \gmem_addr_1_reg_1113_reg[27]_i_1_n_6 ;
  wire \gmem_addr_1_reg_1113_reg[31]_i_1_n_4 ;
  wire \gmem_addr_1_reg_1113_reg[31]_i_1_n_5 ;
  wire \gmem_addr_1_reg_1113_reg[31]_i_1_n_6 ;
  wire \gmem_addr_1_reg_1113_reg[3]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1113_reg[3]_i_1_n_4 ;
  wire \gmem_addr_1_reg_1113_reg[3]_i_1_n_5 ;
  wire \gmem_addr_1_reg_1113_reg[3]_i_1_n_6 ;
  wire \gmem_addr_1_reg_1113_reg[7]_i_1_n_3 ;
  wire \gmem_addr_1_reg_1113_reg[7]_i_1_n_4 ;
  wire \gmem_addr_1_reg_1113_reg[7]_i_1_n_5 ;
  wire \gmem_addr_1_reg_1113_reg[7]_i_1_n_6 ;
  wire [31:0]gmem_addr_reg_1028;
  wire gmem_addr_reg_10280;
  wire \gmem_addr_reg_1028[13]_i_2_n_3 ;
  wire \gmem_addr_reg_1028[13]_i_3_n_3 ;
  wire \gmem_addr_reg_1028[13]_i_4_n_3 ;
  wire \gmem_addr_reg_1028[13]_i_5_n_3 ;
  wire \gmem_addr_reg_1028[13]_i_6_n_3 ;
  wire \gmem_addr_reg_1028[17]_i_2_n_3 ;
  wire \gmem_addr_reg_1028[17]_i_3_n_3 ;
  wire \gmem_addr_reg_1028[17]_i_4_n_3 ;
  wire \gmem_addr_reg_1028[17]_i_5_n_3 ;
  wire \gmem_addr_reg_1028[21]_i_2_n_3 ;
  wire \gmem_addr_reg_1028[21]_i_3_n_3 ;
  wire \gmem_addr_reg_1028[21]_i_4_n_3 ;
  wire \gmem_addr_reg_1028[21]_i_5_n_3 ;
  wire \gmem_addr_reg_1028[25]_i_2_n_3 ;
  wire \gmem_addr_reg_1028[25]_i_3_n_3 ;
  wire \gmem_addr_reg_1028[25]_i_4_n_3 ;
  wire \gmem_addr_reg_1028[25]_i_5_n_3 ;
  wire \gmem_addr_reg_1028[29]_i_2_n_3 ;
  wire \gmem_addr_reg_1028[29]_i_3_n_3 ;
  wire \gmem_addr_reg_1028[29]_i_4_n_3 ;
  wire \gmem_addr_reg_1028[29]_i_5_n_3 ;
  wire \gmem_addr_reg_1028[31]_i_3_n_3 ;
  wire \gmem_addr_reg_1028[31]_i_4_n_3 ;
  wire \gmem_addr_reg_1028[9]_i_2_n_3 ;
  wire \gmem_addr_reg_1028[9]_i_3_n_3 ;
  wire \gmem_addr_reg_1028[9]_i_4_n_3 ;
  wire \gmem_addr_reg_1028[9]_i_5_n_3 ;
  wire \gmem_addr_reg_1028_reg[13]_i_1_n_3 ;
  wire \gmem_addr_reg_1028_reg[13]_i_1_n_4 ;
  wire \gmem_addr_reg_1028_reg[13]_i_1_n_5 ;
  wire \gmem_addr_reg_1028_reg[13]_i_1_n_6 ;
  wire \gmem_addr_reg_1028_reg[17]_i_1_n_3 ;
  wire \gmem_addr_reg_1028_reg[17]_i_1_n_4 ;
  wire \gmem_addr_reg_1028_reg[17]_i_1_n_5 ;
  wire \gmem_addr_reg_1028_reg[17]_i_1_n_6 ;
  wire \gmem_addr_reg_1028_reg[21]_i_1_n_3 ;
  wire \gmem_addr_reg_1028_reg[21]_i_1_n_4 ;
  wire \gmem_addr_reg_1028_reg[21]_i_1_n_5 ;
  wire \gmem_addr_reg_1028_reg[21]_i_1_n_6 ;
  wire \gmem_addr_reg_1028_reg[25]_i_1_n_3 ;
  wire \gmem_addr_reg_1028_reg[25]_i_1_n_4 ;
  wire \gmem_addr_reg_1028_reg[25]_i_1_n_5 ;
  wire \gmem_addr_reg_1028_reg[25]_i_1_n_6 ;
  wire \gmem_addr_reg_1028_reg[29]_i_1_n_3 ;
  wire \gmem_addr_reg_1028_reg[29]_i_1_n_4 ;
  wire \gmem_addr_reg_1028_reg[29]_i_1_n_5 ;
  wire \gmem_addr_reg_1028_reg[29]_i_1_n_6 ;
  wire \gmem_addr_reg_1028_reg[31]_i_2_n_6 ;
  wire \gmem_addr_reg_1028_reg[9]_i_1_n_3 ;
  wire \gmem_addr_reg_1028_reg[9]_i_1_n_4 ;
  wire \gmem_addr_reg_1028_reg[9]_i_1_n_5 ;
  wire \gmem_addr_reg_1028_reg[9]_i_1_n_6 ;
  wire grp_fu_393_p2;
  wire [10:0]i1_reg_356;
  wire \i1_reg_356[10]_i_1_n_3 ;
  wire [10:0]i_1_fu_491_p2;
  wire [10:0]i_1_reg_1037;
  wire \i_1_reg_1037[10]_i_3_n_3 ;
  wire [10:0]i_2_fu_555_p2;
  wire [10:0]i_2_reg_1071;
  wire \i_2_reg_1071[10]_i_2_n_3 ;
  wire \i_2_reg_1071[2]_i_1_n_3 ;
  wire \i_2_reg_1071[6]_i_2_n_3 ;
  wire i_reg_333;
  wire \i_reg_333_reg_n_3_[0] ;
  wire \i_reg_333_reg_n_3_[10] ;
  wire \i_reg_333_reg_n_3_[1] ;
  wire \i_reg_333_reg_n_3_[2] ;
  wire \i_reg_333_reg_n_3_[3] ;
  wire \i_reg_333_reg_n_3_[4] ;
  wire \i_reg_333_reg_n_3_[5] ;
  wire \i_reg_333_reg_n_3_[6] ;
  wire \i_reg_333_reg_n_3_[7] ;
  wire \i_reg_333_reg_n_3_[8] ;
  wire \i_reg_333_reg_n_3_[9] ;
  wire [31:0]inter_pix;
  wire [31:0]inter_pix2_sum1_fu_596_p2;
  wire [31:0]inter_pix_read_reg_1009;
  wire interrupt;
  wire [10:0]j_fu_633_p2;
  wire \j_reg_1128[10]_i_4_n_3 ;
  wire \j_reg_1128[3]_i_2_n_3 ;
  wire \j_reg_1128[4]_i_2_n_3 ;
  wire \j_reg_1128[5]_i_2_n_3 ;
  wire \j_reg_1128[6]_i_2_n_3 ;
  wire \j_reg_1128[7]_i_2_n_3 ;
  wire [10:0]j_reg_1128_reg__0;
  wire \lastLine_1_reg_344[0]_i_1_n_3 ;
  wire \lastLine_1_reg_344[0]_i_3_n_3 ;
  wire \lastLine_1_reg_344[0]_i_4_n_3 ;
  wire \lastLine_1_reg_344[0]_i_5_n_3 ;
  wire \lastLine_1_reg_344[0]_i_6_n_3 ;
  wire \lastLine_1_reg_344[12]_i_2_n_3 ;
  wire \lastLine_1_reg_344[12]_i_3_n_3 ;
  wire \lastLine_1_reg_344[12]_i_4_n_3 ;
  wire \lastLine_1_reg_344[12]_i_5_n_3 ;
  wire \lastLine_1_reg_344[16]_i_2_n_3 ;
  wire \lastLine_1_reg_344[16]_i_3_n_3 ;
  wire \lastLine_1_reg_344[16]_i_4_n_3 ;
  wire \lastLine_1_reg_344[16]_i_5_n_3 ;
  wire \lastLine_1_reg_344[20]_i_2_n_3 ;
  wire \lastLine_1_reg_344[20]_i_3_n_3 ;
  wire \lastLine_1_reg_344[20]_i_4_n_3 ;
  wire \lastLine_1_reg_344[20]_i_5_n_3 ;
  wire \lastLine_1_reg_344[24]_i_2_n_3 ;
  wire \lastLine_1_reg_344[4]_i_2_n_3 ;
  wire \lastLine_1_reg_344[4]_i_3_n_3 ;
  wire \lastLine_1_reg_344[4]_i_4_n_3 ;
  wire \lastLine_1_reg_344[4]_i_5_n_3 ;
  wire \lastLine_1_reg_344[8]_i_2_n_3 ;
  wire \lastLine_1_reg_344[8]_i_3_n_3 ;
  wire \lastLine_1_reg_344[8]_i_4_n_3 ;
  wire \lastLine_1_reg_344[8]_i_5_n_3 ;
  wire [1:0]lastLine_1_reg_344_reg;
  wire \lastLine_1_reg_344_reg[0]_i_2_n_10 ;
  wire \lastLine_1_reg_344_reg[0]_i_2_n_3 ;
  wire \lastLine_1_reg_344_reg[0]_i_2_n_4 ;
  wire \lastLine_1_reg_344_reg[0]_i_2_n_5 ;
  wire \lastLine_1_reg_344_reg[0]_i_2_n_6 ;
  wire \lastLine_1_reg_344_reg[0]_i_2_n_7 ;
  wire \lastLine_1_reg_344_reg[0]_i_2_n_8 ;
  wire \lastLine_1_reg_344_reg[0]_i_2_n_9 ;
  wire \lastLine_1_reg_344_reg[12]_i_1_n_10 ;
  wire \lastLine_1_reg_344_reg[12]_i_1_n_3 ;
  wire \lastLine_1_reg_344_reg[12]_i_1_n_4 ;
  wire \lastLine_1_reg_344_reg[12]_i_1_n_5 ;
  wire \lastLine_1_reg_344_reg[12]_i_1_n_6 ;
  wire \lastLine_1_reg_344_reg[12]_i_1_n_7 ;
  wire \lastLine_1_reg_344_reg[12]_i_1_n_8 ;
  wire \lastLine_1_reg_344_reg[12]_i_1_n_9 ;
  wire \lastLine_1_reg_344_reg[16]_i_1_n_10 ;
  wire \lastLine_1_reg_344_reg[16]_i_1_n_3 ;
  wire \lastLine_1_reg_344_reg[16]_i_1_n_4 ;
  wire \lastLine_1_reg_344_reg[16]_i_1_n_5 ;
  wire \lastLine_1_reg_344_reg[16]_i_1_n_6 ;
  wire \lastLine_1_reg_344_reg[16]_i_1_n_7 ;
  wire \lastLine_1_reg_344_reg[16]_i_1_n_8 ;
  wire \lastLine_1_reg_344_reg[16]_i_1_n_9 ;
  wire \lastLine_1_reg_344_reg[20]_i_1_n_10 ;
  wire \lastLine_1_reg_344_reg[20]_i_1_n_3 ;
  wire \lastLine_1_reg_344_reg[20]_i_1_n_4 ;
  wire \lastLine_1_reg_344_reg[20]_i_1_n_5 ;
  wire \lastLine_1_reg_344_reg[20]_i_1_n_6 ;
  wire \lastLine_1_reg_344_reg[20]_i_1_n_7 ;
  wire \lastLine_1_reg_344_reg[20]_i_1_n_8 ;
  wire \lastLine_1_reg_344_reg[20]_i_1_n_9 ;
  wire \lastLine_1_reg_344_reg[24]_i_1_n_10 ;
  wire \lastLine_1_reg_344_reg[4]_i_1_n_10 ;
  wire \lastLine_1_reg_344_reg[4]_i_1_n_3 ;
  wire \lastLine_1_reg_344_reg[4]_i_1_n_4 ;
  wire \lastLine_1_reg_344_reg[4]_i_1_n_5 ;
  wire \lastLine_1_reg_344_reg[4]_i_1_n_6 ;
  wire \lastLine_1_reg_344_reg[4]_i_1_n_7 ;
  wire \lastLine_1_reg_344_reg[4]_i_1_n_8 ;
  wire \lastLine_1_reg_344_reg[4]_i_1_n_9 ;
  wire \lastLine_1_reg_344_reg[8]_i_1_n_10 ;
  wire \lastLine_1_reg_344_reg[8]_i_1_n_3 ;
  wire \lastLine_1_reg_344_reg[8]_i_1_n_4 ;
  wire \lastLine_1_reg_344_reg[8]_i_1_n_5 ;
  wire \lastLine_1_reg_344_reg[8]_i_1_n_6 ;
  wire \lastLine_1_reg_344_reg[8]_i_1_n_7 ;
  wire \lastLine_1_reg_344_reg[8]_i_1_n_8 ;
  wire \lastLine_1_reg_344_reg[8]_i_1_n_9 ;
  wire [24:2]lastLine_1_reg_344_reg__0;
  wire lineBuffer_0_ce0;
  wire [7:0]lineBuffer_0_load_2_reg_1213;
  wire [7:0]lineBuffer_0_q0;
  wire [7:0]lineBuffer_0_q1;
  wire lineBuffer_0_we0;
  wire [7:0]lineBuffer_1_load_2_reg_1220;
  wire [7:0]lineBuffer_1_q0;
  wire [7:0]lineBuffer_1_q1;
  wire lineBuffer_1_we0;
  wire [10:0]lineBuffer_2_addr_reg_1052;
  wire [10:0]lineBuffer_2_address0;
  wire [10:0]lineBuffer_2_address1;
  wire [7:0]lineBuffer_2_load_2_reg_1227;
  wire [7:0]lineBuffer_2_q0;
  wire [7:0]lineBuffer_2_q1;
  wire lineBuffer_2_we0;
  wire [10:0]lineBuffer_3_addr_1_reg_1162;
  wire load;
  wire [31:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [7:1]mux_1_0__0;
  wire [0:0]mux_1_0__2;
  wire or_cond_reg_1076;
  wire \or_cond_reg_1076[0]_i_2_n_3 ;
  wire \or_cond_reg_1076[0]_i_3_n_3 ;
  wire \or_cond_reg_1076[0]_i_4_n_3 ;
  wire \or_cond_reg_1076[0]_i_5_n_3 ;
  wire [31:2]out_pix;
  wire [29:0]out_pix4_sum_fu_616_p2;
  wire [24:0]p_0_in;
  wire [10:0]p_0_in__0;
  wire p_1_in;
  wire [0:0]p_2_in;
  wire p_50_in;
  wire [12:11]p_shl5_cast_fu_429_p1;
  wire [7:0]reg_399;
  wire [10:0]row_assign_reg_368;
  wire row_assign_reg_3680;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire sobel_filter_AXILiteS_s_axi_U_n_75;
  wire sobel_filter_AXILiteS_s_axi_U_n_76;
  wire sobel_filter_AXILiteS_s_axi_U_n_77;
  wire sobel_filter_AXILiteS_s_axi_U_n_9;
  wire sobel_filter_gmem2_m_axi_U_n_11;
  wire sobel_filter_gmem2_m_axi_U_n_13;
  wire sobel_filter_gmem2_m_axi_U_n_14;
  wire sobel_filter_gmem2_m_axi_U_n_15;
  wire sobel_filter_gmem2_m_axi_U_n_16;
  wire sobel_filter_gmem2_m_axi_U_n_17;
  wire sobel_filter_gmem2_m_axi_U_n_18;
  wire sobel_filter_gmem2_m_axi_U_n_19;
  wire sobel_filter_gmem2_m_axi_U_n_20;
  wire sobel_filter_gmem2_m_axi_U_n_21;
  wire sobel_filter_gmem2_m_axi_U_n_22;
  wire sobel_filter_gmem2_m_axi_U_n_23;
  wire sobel_filter_gmem2_m_axi_U_n_24;
  wire sobel_filter_gmem2_m_axi_U_n_25;
  wire sobel_filter_gmem2_m_axi_U_n_26;
  wire sobel_filter_gmem2_m_axi_U_n_27;
  wire sobel_filter_gmem2_m_axi_U_n_28;
  wire sobel_filter_gmem2_m_axi_U_n_29;
  wire sobel_filter_gmem2_m_axi_U_n_3;
  wire sobel_filter_gmem2_m_axi_U_n_30;
  wire sobel_filter_gmem2_m_axi_U_n_31;
  wire sobel_filter_gmem2_m_axi_U_n_32;
  wire sobel_filter_gmem2_m_axi_U_n_33;
  wire sobel_filter_gmem2_m_axi_U_n_34;
  wire sobel_filter_gmem2_m_axi_U_n_35;
  wire sobel_filter_gmem2_m_axi_U_n_36;
  wire sobel_filter_gmem2_m_axi_U_n_37;
  wire sobel_filter_gmem2_m_axi_U_n_38;
  wire sobel_filter_gmem2_m_axi_U_n_39;
  wire sobel_filter_gmem2_m_axi_U_n_40;
  wire sobel_filter_gmem2_m_axi_U_n_41;
  wire sobel_filter_gmem2_m_axi_U_n_42;
  wire sobel_filter_gmem2_m_axi_U_n_43;
  wire sobel_filter_gmem2_m_axi_U_n_44;
  wire sobel_filter_gmem2_m_axi_U_n_45;
  wire sobel_filter_gmem2_m_axi_U_n_46;
  wire sobel_filter_gmem2_m_axi_U_n_47;
  wire sobel_filter_gmem2_m_axi_U_n_48;
  wire sobel_filter_gmem2_m_axi_U_n_5;
  wire sobel_filter_gmem2_m_axi_U_n_52;
  wire sobel_filter_gmem2_m_axi_U_n_53;
  wire sobel_filter_gmem2_m_axi_U_n_54;
  wire sobel_filter_gmem2_m_axi_U_n_55;
  wire sobel_filter_gmem2_m_axi_U_n_56;
  wire sobel_filter_gmem2_m_axi_U_n_6;
  wire sobel_filter_gmem2_m_axi_U_n_7;
  wire sobel_filter_gmem2_m_axi_U_n_9;
  wire sobel_filter_gmem2_m_axi_U_n_91;
  wire sobel_filter_gmem2_m_axi_U_n_92;
  wire sobel_filter_gmem_m_axi_U_n_17;
  wire sobel_filter_gmem_m_axi_U_n_21;
  wire sobel_filter_gmem_m_axi_U_n_22;
  wire sobel_filter_gmem_m_axi_U_n_23;
  wire sobel_filter_gmem_m_axi_U_n_24;
  wire sobel_filter_gmem_m_axi_U_n_25;
  wire sobel_filter_gmem_m_axi_U_n_26;
  wire sobel_filter_gmem_m_axi_U_n_61;
  wire sobel_filter_gmem_m_axi_U_n_63;
  wire sobel_filter_gmem_m_axi_U_n_64;
  wire [8:0]tmp2_fu_761_p2;
  wire [8:0]tmp2_reg_1261;
  wire [0:0]tmp_10_fu_657_p2;
  wire [10:0]tmp_10_reg_1142;
  wire tmp_10_reg_11420;
  wire \tmp_10_reg_1142[10]_i_2_n_3 ;
  wire \tmp_10_reg_1142[10]_i_4_n_3 ;
  wire \tmp_10_reg_1142[10]_i_6_n_3 ;
  wire \tmp_10_reg_1142[10]_i_7_n_3 ;
  wire \tmp_10_reg_1142[10]_i_8_n_3 ;
  wire \tmp_10_reg_1142[10]_i_9_n_3 ;
  wire \tmp_10_reg_1142[1]_i_1_n_3 ;
  wire \tmp_10_reg_1142[2]_i_1_n_3 ;
  wire \tmp_10_reg_1142[3]_i_1_n_3 ;
  wire \tmp_10_reg_1142[4]_i_1_n_3 ;
  wire \tmp_10_reg_1142[5]_i_1_n_3 ;
  wire \tmp_10_reg_1142[6]_i_1_n_3 ;
  wire \tmp_10_reg_1142[6]_i_2_n_3 ;
  wire \tmp_10_reg_1142[7]_i_1_n_3 ;
  wire \tmp_10_reg_1142[7]_i_2_n_3 ;
  wire \tmp_10_reg_1142[8]_i_1_n_3 ;
  wire \tmp_10_reg_1142[9]_i_1_n_3 ;
  wire \tmp_10_reg_1142[9]_i_2_n_3 ;
  wire [7:0]tmp_13_reg_1208;
  wire [7:0]tmp_15_fu_944_p2;
  wire [7:0]tmp_15_reg_1299;
  wire \tmp_15_reg_1299[3]_i_2_n_3 ;
  wire \tmp_15_reg_1299[3]_i_3_n_3 ;
  wire \tmp_15_reg_1299[3]_i_4_n_3 ;
  wire \tmp_15_reg_1299[3]_i_5_n_3 ;
  wire \tmp_15_reg_1299[3]_i_6_n_3 ;
  wire \tmp_15_reg_1299[3]_i_7_n_3 ;
  wire \tmp_15_reg_1299[3]_i_8_n_3 ;
  wire \tmp_15_reg_1299[3]_i_9_n_3 ;
  wire \tmp_15_reg_1299[7]_i_10_n_3 ;
  wire \tmp_15_reg_1299[7]_i_11_n_3 ;
  wire \tmp_15_reg_1299[7]_i_12_n_3 ;
  wire \tmp_15_reg_1299[7]_i_13_n_3 ;
  wire \tmp_15_reg_1299[7]_i_3_n_3 ;
  wire \tmp_15_reg_1299[7]_i_4_n_3 ;
  wire \tmp_15_reg_1299[7]_i_5_n_3 ;
  wire \tmp_15_reg_1299[7]_i_6_n_3 ;
  wire \tmp_15_reg_1299[7]_i_7_n_3 ;
  wire \tmp_15_reg_1299[7]_i_8_n_3 ;
  wire \tmp_15_reg_1299[7]_i_9_n_3 ;
  wire \tmp_15_reg_1299_reg[3]_i_1_n_3 ;
  wire \tmp_15_reg_1299_reg[3]_i_1_n_4 ;
  wire \tmp_15_reg_1299_reg[3]_i_1_n_5 ;
  wire \tmp_15_reg_1299_reg[3]_i_1_n_6 ;
  wire \tmp_15_reg_1299_reg[7]_i_2_n_4 ;
  wire \tmp_15_reg_1299_reg[7]_i_2_n_5 ;
  wire \tmp_15_reg_1299_reg[7]_i_2_n_6 ;
  wire [7:0]tmp_17_reg_1251;
  wire [7:0]tmp_18_reg_1256;
  wire [1:0]tmp_19_0_t_fu_565_p2;
  wire [1:0]tmp_19_0_t_reg_1085;
  wire [1:1]tmp_19_1_t_fu_571_p2;
  wire [1:0]tmp_19_1_t_reg_1092;
  wire [1:1]tmp_19_2_t_fu_577_p2;
  wire [1:1]tmp_19_2_t_reg_1098;
  wire [7:0]tmp_19_reg_1266;
  wire tmp_1_fu_549_p2;
  wire [7:0]tmp_21_reg_1241;
  wire [7:0]tmp_22_reg_1271;
  wire [7:0]tmp_25_fu_901_p2;
  wire [7:0]tmp_25_reg_1287;
  wire \tmp_25_reg_1287[3]_i_10_n_3 ;
  wire \tmp_25_reg_1287[3]_i_11_n_3 ;
  wire \tmp_25_reg_1287[3]_i_12_n_3 ;
  wire \tmp_25_reg_1287[3]_i_13_n_3 ;
  wire \tmp_25_reg_1287[3]_i_14_n_3 ;
  wire \tmp_25_reg_1287[3]_i_3_n_3 ;
  wire \tmp_25_reg_1287[3]_i_4_n_3 ;
  wire \tmp_25_reg_1287[3]_i_5_n_3 ;
  wire \tmp_25_reg_1287[3]_i_6_n_3 ;
  wire \tmp_25_reg_1287[3]_i_7_n_3 ;
  wire \tmp_25_reg_1287[3]_i_8_n_3 ;
  wire \tmp_25_reg_1287[3]_i_9_n_3 ;
  wire \tmp_25_reg_1287[7]_i_10_n_3 ;
  wire \tmp_25_reg_1287[7]_i_11_n_3 ;
  wire \tmp_25_reg_1287[7]_i_12_n_3 ;
  wire \tmp_25_reg_1287[7]_i_13_n_3 ;
  wire \tmp_25_reg_1287[7]_i_14_n_3 ;
  wire \tmp_25_reg_1287[7]_i_15_n_3 ;
  wire \tmp_25_reg_1287[7]_i_16_n_3 ;
  wire \tmp_25_reg_1287[7]_i_17_n_3 ;
  wire \tmp_25_reg_1287[7]_i_18_n_3 ;
  wire \tmp_25_reg_1287[7]_i_19_n_3 ;
  wire \tmp_25_reg_1287[7]_i_20_n_3 ;
  wire \tmp_25_reg_1287[7]_i_4_n_3 ;
  wire \tmp_25_reg_1287[7]_i_5_n_3 ;
  wire \tmp_25_reg_1287[7]_i_6_n_3 ;
  wire \tmp_25_reg_1287[7]_i_7_n_3 ;
  wire \tmp_25_reg_1287[7]_i_8_n_3 ;
  wire \tmp_25_reg_1287[7]_i_9_n_3 ;
  wire \tmp_25_reg_1287_reg[3]_i_1_n_3 ;
  wire \tmp_25_reg_1287_reg[3]_i_1_n_4 ;
  wire \tmp_25_reg_1287_reg[3]_i_1_n_5 ;
  wire \tmp_25_reg_1287_reg[3]_i_1_n_6 ;
  wire \tmp_25_reg_1287_reg[3]_i_2_n_3 ;
  wire \tmp_25_reg_1287_reg[3]_i_2_n_4 ;
  wire \tmp_25_reg_1287_reg[3]_i_2_n_5 ;
  wire \tmp_25_reg_1287_reg[3]_i_2_n_6 ;
  wire \tmp_25_reg_1287_reg[7]_i_2_n_4 ;
  wire \tmp_25_reg_1287_reg[7]_i_2_n_5 ;
  wire \tmp_25_reg_1287_reg[7]_i_2_n_6 ;
  wire \tmp_25_reg_1287_reg[7]_i_3_n_3 ;
  wire \tmp_25_reg_1287_reg[7]_i_3_n_4 ;
  wire \tmp_25_reg_1287_reg[7]_i_3_n_5 ;
  wire \tmp_25_reg_1287_reg[7]_i_3_n_6 ;
  wire tmp_2_fu_485_p2;
  wire [31:6]tmp_34_fu_467_p2;
  wire [31:7]tmp_37_reg_1057;
  wire \tmp_37_reg_1057[13]_i_2_n_3 ;
  wire \tmp_37_reg_1057[13]_i_3_n_3 ;
  wire \tmp_37_reg_1057[13]_i_4_n_3 ;
  wire \tmp_37_reg_1057[13]_i_5_n_3 ;
  wire \tmp_37_reg_1057[17]_i_2_n_3 ;
  wire \tmp_37_reg_1057[17]_i_3_n_3 ;
  wire \tmp_37_reg_1057[17]_i_4_n_3 ;
  wire \tmp_37_reg_1057[17]_i_5_n_3 ;
  wire \tmp_37_reg_1057[21]_i_2_n_3 ;
  wire \tmp_37_reg_1057[21]_i_3_n_3 ;
  wire \tmp_37_reg_1057[21]_i_4_n_3 ;
  wire \tmp_37_reg_1057[21]_i_5_n_3 ;
  wire \tmp_37_reg_1057[25]_i_2_n_3 ;
  wire \tmp_37_reg_1057[25]_i_3_n_3 ;
  wire \tmp_37_reg_1057[25]_i_4_n_3 ;
  wire \tmp_37_reg_1057[25]_i_5_n_3 ;
  wire \tmp_37_reg_1057[29]_i_2_n_3 ;
  wire \tmp_37_reg_1057[29]_i_3_n_3 ;
  wire \tmp_37_reg_1057[29]_i_4_n_3 ;
  wire \tmp_37_reg_1057[29]_i_5_n_3 ;
  wire \tmp_37_reg_1057[31]_i_2_n_3 ;
  wire \tmp_37_reg_1057[31]_i_3_n_3 ;
  wire \tmp_37_reg_1057[9]_i_2_n_3 ;
  wire \tmp_37_reg_1057[9]_i_3_n_3 ;
  wire \tmp_37_reg_1057[9]_i_4_n_3 ;
  wire \tmp_37_reg_1057[9]_i_5_n_3 ;
  wire \tmp_37_reg_1057_reg[13]_i_1_n_3 ;
  wire \tmp_37_reg_1057_reg[13]_i_1_n_4 ;
  wire \tmp_37_reg_1057_reg[13]_i_1_n_5 ;
  wire \tmp_37_reg_1057_reg[13]_i_1_n_6 ;
  wire \tmp_37_reg_1057_reg[17]_i_1_n_3 ;
  wire \tmp_37_reg_1057_reg[17]_i_1_n_4 ;
  wire \tmp_37_reg_1057_reg[17]_i_1_n_5 ;
  wire \tmp_37_reg_1057_reg[17]_i_1_n_6 ;
  wire \tmp_37_reg_1057_reg[21]_i_1_n_3 ;
  wire \tmp_37_reg_1057_reg[21]_i_1_n_4 ;
  wire \tmp_37_reg_1057_reg[21]_i_1_n_5 ;
  wire \tmp_37_reg_1057_reg[21]_i_1_n_6 ;
  wire \tmp_37_reg_1057_reg[25]_i_1_n_3 ;
  wire \tmp_37_reg_1057_reg[25]_i_1_n_4 ;
  wire \tmp_37_reg_1057_reg[25]_i_1_n_5 ;
  wire \tmp_37_reg_1057_reg[25]_i_1_n_6 ;
  wire \tmp_37_reg_1057_reg[29]_i_1_n_3 ;
  wire \tmp_37_reg_1057_reg[29]_i_1_n_4 ;
  wire \tmp_37_reg_1057_reg[29]_i_1_n_5 ;
  wire \tmp_37_reg_1057_reg[29]_i_1_n_6 ;
  wire \tmp_37_reg_1057_reg[31]_i_1_n_6 ;
  wire \tmp_37_reg_1057_reg[9]_i_1_n_3 ;
  wire \tmp_37_reg_1057_reg[9]_i_1_n_4 ;
  wire \tmp_37_reg_1057_reg[9]_i_1_n_5 ;
  wire \tmp_37_reg_1057_reg[9]_i_1_n_6 ;
  wire [22:7]tmp_40_fu_539_p2;
  wire \tmp_41_cast_reg_1062[13]_i_2_n_3 ;
  wire \tmp_41_cast_reg_1062[13]_i_3_n_3 ;
  wire \tmp_41_cast_reg_1062[13]_i_4_n_3 ;
  wire \tmp_41_cast_reg_1062[13]_i_5_n_3 ;
  wire \tmp_41_cast_reg_1062[17]_i_2_n_3 ;
  wire \tmp_41_cast_reg_1062[17]_i_3_n_3 ;
  wire \tmp_41_cast_reg_1062[17]_i_4_n_3 ;
  wire \tmp_41_cast_reg_1062[17]_i_5_n_3 ;
  wire \tmp_41_cast_reg_1062[21]_i_2_n_3 ;
  wire \tmp_41_cast_reg_1062[21]_i_3_n_3 ;
  wire \tmp_41_cast_reg_1062[21]_i_4_n_3 ;
  wire \tmp_41_cast_reg_1062[21]_i_5_n_3 ;
  wire \tmp_41_cast_reg_1062[9]_i_2_n_3 ;
  wire \tmp_41_cast_reg_1062[9]_i_3_n_3 ;
  wire \tmp_41_cast_reg_1062[9]_i_4_n_3 ;
  wire \tmp_41_cast_reg_1062[9]_i_5_n_3 ;
  wire \tmp_41_cast_reg_1062_reg[13]_i_1_n_3 ;
  wire \tmp_41_cast_reg_1062_reg[13]_i_1_n_4 ;
  wire \tmp_41_cast_reg_1062_reg[13]_i_1_n_5 ;
  wire \tmp_41_cast_reg_1062_reg[13]_i_1_n_6 ;
  wire \tmp_41_cast_reg_1062_reg[17]_i_1_n_3 ;
  wire \tmp_41_cast_reg_1062_reg[17]_i_1_n_4 ;
  wire \tmp_41_cast_reg_1062_reg[17]_i_1_n_5 ;
  wire \tmp_41_cast_reg_1062_reg[17]_i_1_n_6 ;
  wire \tmp_41_cast_reg_1062_reg[21]_i_1_n_3 ;
  wire \tmp_41_cast_reg_1062_reg[21]_i_1_n_4 ;
  wire \tmp_41_cast_reg_1062_reg[21]_i_1_n_5 ;
  wire \tmp_41_cast_reg_1062_reg[21]_i_1_n_6 ;
  wire \tmp_41_cast_reg_1062_reg[9]_i_1_n_3 ;
  wire \tmp_41_cast_reg_1062_reg[9]_i_1_n_4 ;
  wire \tmp_41_cast_reg_1062_reg[9]_i_1_n_5 ;
  wire \tmp_41_cast_reg_1062_reg[9]_i_1_n_6 ;
  wire [16:0]tmp_41_cast_reg_1062_reg__0;
  wire [1:1]tmp_41_reg_1081;
  wire [23:7]tmp_44_cast_fu_612_p1;
  wire tmp_46_reg_1134;
  wire tmp_49_fu_651_p2;
  wire tmp_49_reg_1138;
  wire [1:0]tmp_6_reg_1023;
  wire \tmp_6_reg_1023[0]_i_1_n_3 ;
  wire \tmp_6_reg_1023[1]_i_1_n_3 ;
  wire tmp_8_fu_627_p2;
  wire tmp_8_reg_1124;
  wire \tmp_8_reg_1124[0]_i_2_n_3 ;
  wire \tmp_8_reg_1124[0]_i_3_n_3 ;
  wire [29:0]tmp_s_reg_1015_reg__0;
  wire [8:0]x_weight_0_2_fu_733_p2;
  wire [8:0]x_weight_0_2_reg_1246;
  wire [10:0]x_weight_2_2_fu_889_p2;
  wire [10:0]x_weight_2_2_reg_1277;
  wire \x_weight_2_2_reg_1277[10]_i_10_n_3 ;
  wire \x_weight_2_2_reg_1277[10]_i_11_n_3 ;
  wire \x_weight_2_2_reg_1277[10]_i_2_n_3 ;
  wire \x_weight_2_2_reg_1277[10]_i_3_n_3 ;
  wire \x_weight_2_2_reg_1277[10]_i_4_n_3 ;
  wire \x_weight_2_2_reg_1277[10]_i_6_n_3 ;
  wire \x_weight_2_2_reg_1277[10]_i_7_n_3 ;
  wire \x_weight_2_2_reg_1277[10]_i_8_n_3 ;
  wire \x_weight_2_2_reg_1277[10]_i_9_n_3 ;
  wire \x_weight_2_2_reg_1277[3]_i_2_n_3 ;
  wire \x_weight_2_2_reg_1277[3]_i_3_n_3 ;
  wire \x_weight_2_2_reg_1277[3]_i_4_n_3 ;
  wire \x_weight_2_2_reg_1277[3]_i_5_n_3 ;
  wire \x_weight_2_2_reg_1277[7]_i_2_n_3 ;
  wire \x_weight_2_2_reg_1277[7]_i_3_n_3 ;
  wire \x_weight_2_2_reg_1277[7]_i_4_n_3 ;
  wire \x_weight_2_2_reg_1277[7]_i_5_n_3 ;
  wire \x_weight_2_2_reg_1277_reg[10]_i_1_n_5 ;
  wire \x_weight_2_2_reg_1277_reg[10]_i_1_n_6 ;
  wire \x_weight_2_2_reg_1277_reg[10]_i_5_n_5 ;
  wire \x_weight_2_2_reg_1277_reg[10]_i_5_n_6 ;
  wire \x_weight_2_2_reg_1277_reg[3]_i_1_n_3 ;
  wire \x_weight_2_2_reg_1277_reg[3]_i_1_n_4 ;
  wire \x_weight_2_2_reg_1277_reg[3]_i_1_n_5 ;
  wire \x_weight_2_2_reg_1277_reg[3]_i_1_n_6 ;
  wire \x_weight_2_2_reg_1277_reg[7]_i_1_n_3 ;
  wire \x_weight_2_2_reg_1277_reg[7]_i_1_n_4 ;
  wire \x_weight_2_2_reg_1277_reg[7]_i_1_n_5 ;
  wire \x_weight_2_2_reg_1277_reg[7]_i_1_n_6 ;
  wire [10:0]x_weight_2_fu_853_p2;
  wire [10:0]y_weight_2_2_fu_895_p2;
  wire [10:0]y_weight_2_2_reg_1282;
  wire \y_weight_2_2_reg_1282[0]_i_11_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_13_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_14_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_15_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_16_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_17_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_18_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_19_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_2_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_3_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_4_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_5_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_6_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_7_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_8_n_3 ;
  wire \y_weight_2_2_reg_1282[0]_i_9_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_10_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_11_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_12_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_13_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_14_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_15_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_16_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_17_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_2_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_3_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_4_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_5_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_6_n_3 ;
  wire \y_weight_2_2_reg_1282[10]_i_9_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_10_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_11_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_12_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_13_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_2_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_3_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_4_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_5_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_6_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_7_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_8_n_3 ;
  wire \y_weight_2_2_reg_1282[4]_i_9_n_3 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_10_n_10 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_10_n_3 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_10_n_4 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_10_n_5 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_10_n_6 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_10_n_7 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_10_n_8 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_10_n_9 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_1_n_3 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_1_n_4 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_1_n_5 ;
  wire \y_weight_2_2_reg_1282_reg[0]_i_1_n_6 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_1_n_5 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_1_n_6 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_7_n_10 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_7_n_3 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_7_n_4 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_7_n_5 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_7_n_6 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_7_n_7 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_7_n_8 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_7_n_9 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_8_n_10 ;
  wire \y_weight_2_2_reg_1282_reg[10]_i_8_n_5 ;
  wire \y_weight_2_2_reg_1282_reg[4]_i_1_n_3 ;
  wire \y_weight_2_2_reg_1282_reg[4]_i_1_n_4 ;
  wire \y_weight_2_2_reg_1282_reg[4]_i_1_n_5 ;
  wire \y_weight_2_2_reg_1282_reg[4]_i_1_n_6 ;
  wire [0:0]\NLW_gmem2_addr_reg_1119_reg[11]__0_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_gmem2_addr_reg_1119_reg[23]__0_i_12_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem2_addr_reg_1119_reg[23]__0_i_12_O_UNCONNECTED ;
  wire [3:1]\NLW_gmem2_addr_reg_1119_reg[29]__0_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem2_addr_reg_1119_reg[29]__0_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_1113_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmem_addr_reg_1028_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_reg_1028_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_lastLine_1_reg_344_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_lastLine_1_reg_344_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_15_reg_1299_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_25_reg_1287_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_37_reg_1057_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_37_reg_1057_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_37_reg_1057_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_41_cast_reg_1062_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_41_cast_reg_1062_reg[23]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_41_cast_reg_1062_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_x_weight_2_2_reg_1277_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_weight_2_2_reg_1277_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_x_weight_2_2_reg_1277_reg[10]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_weight_2_2_reg_1277_reg[10]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_y_weight_2_2_reg_1282_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_weight_2_2_reg_1282_reg[10]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_y_weight_2_2_reg_1282_reg[10]_i_8_CO_UNCONNECTED ;
  wire [3:1]\NLW_y_weight_2_2_reg_1282_reg[10]_i_8_O_UNCONNECTED ;

  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARUSER[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[31:2] = \^m_axi_gmem2_AWADDR [31:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_AWUSER[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign m_axi_gmem2_WUSER[0] = \<const0> ;
  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31] = \<const0> ;
  assign m_axi_gmem_AWADDR[30] = \<const0> ;
  assign m_axi_gmem_AWADDR[29] = \<const0> ;
  assign m_axi_gmem_AWADDR[28] = \<const0> ;
  assign m_axi_gmem_AWADDR[27] = \<const0> ;
  assign m_axi_gmem_AWADDR[26] = \<const0> ;
  assign m_axi_gmem_AWADDR[25] = \<const0> ;
  assign m_axi_gmem_AWADDR[24] = \<const0> ;
  assign m_axi_gmem_AWADDR[23] = \<const0> ;
  assign m_axi_gmem_AWADDR[22] = \<const0> ;
  assign m_axi_gmem_AWADDR[21] = \<const0> ;
  assign m_axi_gmem_AWADDR[20] = \<const0> ;
  assign m_axi_gmem_AWADDR[19] = \<const0> ;
  assign m_axi_gmem_AWADDR[18] = \<const0> ;
  assign m_axi_gmem_AWADDR[17] = \<const0> ;
  assign m_axi_gmem_AWADDR[16] = \<const0> ;
  assign m_axi_gmem_AWADDR[15] = \<const0> ;
  assign m_axi_gmem_AWADDR[14] = \<const0> ;
  assign m_axi_gmem_AWADDR[13] = \<const0> ;
  assign m_axi_gmem_AWADDR[12] = \<const0> ;
  assign m_axi_gmem_AWADDR[11] = \<const0> ;
  assign m_axi_gmem_AWADDR[10] = \<const0> ;
  assign m_axi_gmem_AWADDR[9] = \<const0> ;
  assign m_axi_gmem_AWADDR[8] = \<const0> ;
  assign m_axi_gmem_AWADDR[7] = \<const0> ;
  assign m_axi_gmem_AWADDR[6] = \<const0> ;
  assign m_axi_gmem_AWADDR[5] = \<const0> ;
  assign m_axi_gmem_AWADDR[4] = \<const0> ;
  assign m_axi_gmem_AWADDR[3] = \<const0> ;
  assign m_axi_gmem_AWADDR[2] = \<const0> ;
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3] = \<const0> ;
  assign m_axi_gmem_AWLEN[2] = \<const0> ;
  assign m_axi_gmem_AWLEN[1] = \<const0> ;
  assign m_axi_gmem_AWLEN[0] = \<const0> ;
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_AWVALID = \<const0> ;
  assign m_axi_gmem_BREADY = \<const1> ;
  assign m_axi_gmem_WDATA[31] = \<const0> ;
  assign m_axi_gmem_WDATA[30] = \<const0> ;
  assign m_axi_gmem_WDATA[29] = \<const0> ;
  assign m_axi_gmem_WDATA[28] = \<const0> ;
  assign m_axi_gmem_WDATA[27] = \<const0> ;
  assign m_axi_gmem_WDATA[26] = \<const0> ;
  assign m_axi_gmem_WDATA[25] = \<const0> ;
  assign m_axi_gmem_WDATA[24] = \<const0> ;
  assign m_axi_gmem_WDATA[23] = \<const0> ;
  assign m_axi_gmem_WDATA[22] = \<const0> ;
  assign m_axi_gmem_WDATA[21] = \<const0> ;
  assign m_axi_gmem_WDATA[20] = \<const0> ;
  assign m_axi_gmem_WDATA[19] = \<const0> ;
  assign m_axi_gmem_WDATA[18] = \<const0> ;
  assign m_axi_gmem_WDATA[17] = \<const0> ;
  assign m_axi_gmem_WDATA[16] = \<const0> ;
  assign m_axi_gmem_WDATA[15] = \<const0> ;
  assign m_axi_gmem_WDATA[14] = \<const0> ;
  assign m_axi_gmem_WDATA[13] = \<const0> ;
  assign m_axi_gmem_WDATA[12] = \<const0> ;
  assign m_axi_gmem_WDATA[11] = \<const0> ;
  assign m_axi_gmem_WDATA[10] = \<const0> ;
  assign m_axi_gmem_WDATA[9] = \<const0> ;
  assign m_axi_gmem_WDATA[8] = \<const0> ;
  assign m_axi_gmem_WDATA[7] = \<const0> ;
  assign m_axi_gmem_WDATA[6] = \<const0> ;
  assign m_axi_gmem_WDATA[5] = \<const0> ;
  assign m_axi_gmem_WDATA[4] = \<const0> ;
  assign m_axi_gmem_WDATA[3] = \<const0> ;
  assign m_axi_gmem_WDATA[2] = \<const0> ;
  assign m_axi_gmem_WDATA[1] = \<const0> ;
  assign m_axi_gmem_WDATA[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WLAST = \<const0> ;
  assign m_axi_gmem_WSTRB[3] = \<const0> ;
  assign m_axi_gmem_WSTRB[2] = \<const0> ;
  assign m_axi_gmem_WSTRB[1] = \<const0> ;
  assign m_axi_gmem_WSTRB[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign m_axi_gmem_WVALID = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_state33),
        .I1(p_shl5_cast_fu_429_p1[12]),
        .I2(p_shl5_cast_fu_429_p1[11]),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[11]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[10]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[12]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[13]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[14]),
        .Q(ap_CS_fsm_state33),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* srl_bus_name = "inst/\ap_CS_fsm_reg " *) 
  (* srl_name = "inst/\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3 ));
  FDRE \ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_n_3 ),
        .Q(\ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3 ),
        .R(1'b0));
  FDRE \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_gate_n_3),
        .Q(\ap_CS_fsm_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    ap_CS_fsm_reg_gate
       (.I0(\ap_CS_fsm_reg[7]_ap_CS_fsm_reg_r_3_n_3 ),
        .I1(ap_CS_fsm_reg_r_3_n_3),
        .O(ap_CS_fsm_reg_gate_n_3));
  FDRE ap_CS_fsm_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(ap_CS_fsm_reg_r_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_n_3),
        .Q(ap_CS_fsm_reg_r_0_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_0_n_3),
        .Q(ap_CS_fsm_reg_r_1_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_1_n_3),
        .Q(ap_CS_fsm_reg_r_2_n_3),
        .R(ap_rst_n_inv));
  FDRE ap_CS_fsm_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_reg_r_2_n_3),
        .Q(ap_CS_fsm_reg_r_3_n_3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem_m_axi_U_n_64),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem2_m_axi_U_n_52),
        .Q(ap_enable_reg_pp0_iter1_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter1_reg_n_3),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter10),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem2_m_axi_U_n_92),
        .Q(ap_enable_reg_pp0_iter9_reg_n_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem2_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem2_m_axi_U_n_91),
        .Q(ap_reg_ioackin_gmem2_AWREADY),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem2_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem_m_axi_U_n_61),
        .Q(ap_reg_ioackin_gmem2_WREADY),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_gmem_ARREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem2_m_axi_U_n_53),
        .Q(ap_reg_ioackin_gmem_ARREADY),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[0]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[10]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[10]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[10]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[1]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[1]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[1]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[2]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[2]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[2]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[3]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[3]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[3]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[4]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[4]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[4]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[5]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[5]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[5]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[6]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[6]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[6]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[7]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[7]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[7]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[8]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[8]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[8]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_j_reg_1128_reg[9]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_j_reg_1128_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(j_reg_1128_reg__0[9]),
        .Q(\ap_reg_pp0_iter2_j_reg_1128_reg[9]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1 
       (.I0(row_assign_reg_368[0]),
        .I1(j_reg_1128_reg__0[0]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_i_1 
       (.I0(row_assign_reg_368[10]),
        .I1(j_reg_1128_reg__0[10]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_n_3 ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1 
       (.I0(row_assign_reg_368[1]),
        .I1(j_reg_1128_reg__0[1]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_n_3 ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1 
       (.I0(row_assign_reg_368[2]),
        .I1(j_reg_1128_reg__0[2]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_n_3 ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1 
       (.I0(row_assign_reg_368[3]),
        .I1(j_reg_1128_reg__0[3]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_n_3 ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1 
       (.I0(row_assign_reg_368[4]),
        .I1(j_reg_1128_reg__0[4]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_n_3 ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1 
       (.I0(row_assign_reg_368[5]),
        .I1(j_reg_1128_reg__0[5]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_n_3 ));
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_i_1 
       (.I0(row_assign_reg_368[6]),
        .I1(j_reg_1128_reg__0[6]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_i_1 
       (.I0(row_assign_reg_368[7]),
        .I1(j_reg_1128_reg__0[7]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_i_1 
       (.I0(row_assign_reg_368[8]),
        .I1(j_reg_1128_reg__0[8]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_i_1_n_3 ),
        .Q(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hAACAAAAA)) 
    \ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_i_1 
       (.I0(row_assign_reg_368[9]),
        .I1(j_reg_1128_reg__0[9]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(tmp_8_reg_1124),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_i_1_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_tmp_46_reg_1134_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_tmp_46_reg_1134_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_tmp_46_reg_1134_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_46_reg_1134),
        .Q(\ap_reg_pp0_iter2_tmp_46_reg_1134_reg[0]_srl2_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter2_tmp_49_reg_1138_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter2_tmp_49_reg_1138_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter2_tmp_49_reg_1138_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_49_reg_1138),
        .Q(\ap_reg_pp0_iter2_tmp_49_reg_1138_reg[0]_srl2_n_3 ));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[0]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[0]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[10]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[10]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[1]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[1]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[2]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[2]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[3]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[3]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[4]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[4]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[5]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[5]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[6]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[6]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[7]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[7]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[8]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[8]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_j_reg_1128_reg[9]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_j_reg_1128_reg[9]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_j_reg_1128[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[0]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[1]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[2]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[3]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[4]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[5]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[6]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[7]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[8]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[9]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[0]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[0]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[0]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[10]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[10]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[10]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[1]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[1]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[1]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[2]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[2]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[2]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[3]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[3]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[3]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[4]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[4]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[4]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[5]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[5]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[5]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[6]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[6]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[6]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[7]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[7]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[7]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[8]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[8]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[8]_srl3_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[9]_srl3 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_10_reg_1142_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(tmp_10_reg_1142[9]),
        .Q(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[9]_srl3_n_3 ));
  FDRE \ap_reg_pp0_iter3_tmp_46_reg_1134_reg[0]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_tmp_46_reg_1134_reg[0]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_49_reg_1138_reg[0]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter2_tmp_49_reg_1138_reg[0]_srl2_n_3 ),
        .Q(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[0]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[10]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[10]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[1]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[1]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[2]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[2]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[3]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[3]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[4]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[4]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[5]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[5]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[6]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[6]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[7]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[7]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[8]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[8]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[9]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter3_tmp_10_reg_1142_reg[9]_srl3_n_3 ),
        .Q(ap_reg_pp0_iter4_tmp_10_reg_1142[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .Q(\ap_reg_pp0_iter4_tmp_46_reg_1134_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .Q(\ap_reg_pp0_iter4_tmp_49_reg_1138_reg_n_3_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[0]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[0]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[10]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[10]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[11]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[11]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[12]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[12]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[13]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[13]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[14]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[14]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[15]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[15]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[16]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[16]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[16]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[17]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[17]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[18]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[18]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[19]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[19]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[1]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[1]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[20]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[20]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[21]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[21]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[22]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[22]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[23]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[23]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[24]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[24]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[24]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[25]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[25]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[25]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[26]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[26]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[26]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[27]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[27]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[27]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[28]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[28]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[28]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[29]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[29]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[29]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[2]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[2]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[3]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[3]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[4]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[4]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[5]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[5]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[6]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[6]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[7]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[7]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[8]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[8]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg " *) 
  (* srl_name = "inst/\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[9]_srl5 " *) 
  SRL16E \ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(p_50_in),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_1119_reg[9]__0_n_3 ),
        .Q(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[9]_srl5_n_3 ));
  FDRE \ap_reg_pp0_iter5_tmp_46_reg_1134_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter4_tmp_46_reg_1134_reg_n_3_[0] ),
        .Q(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_tmp_49_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter4_tmp_49_reg_1138_reg_n_3_[0] ),
        .Q(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[0]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[0]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[10]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[10]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[10]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[11]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[11]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[11]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[12]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[12]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[12]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[13]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[13]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[13]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[14]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[14]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[14]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[15]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[15]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[16]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[16]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[17]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[17]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[18]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[18]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[19]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[19]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[1]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[1]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[20]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[20]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[21]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[21]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[22]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[22]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[23]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[23]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[24]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[24]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[25]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[25]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[26]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[26]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[27]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[27]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[28]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[28]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[29]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[29]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[2]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[2]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[3]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[3]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[4]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[4]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[5]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[5]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[6]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[6]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[7]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[7]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[8]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[8]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[8]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[9]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(\ap_reg_pp0_iter5_gmem2_addr_reg_1119_reg[9]_srl5_n_3 ),
        .Q(ap_reg_pp0_iter6_gmem2_addr_reg_1119[9]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_46_reg_1134_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .Q(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_49_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .Q(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1306[0]_i_1 
       (.I0(tmp_15_reg_1299[0]),
        .I1(\edge_val_1_i_reg_1306[1]_i_2_n_3 ),
        .O(\edge_val_1_i_reg_1306[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val_1_i_reg_1306[1]_i_1 
       (.I0(tmp_15_reg_1299[1]),
        .I1(\edge_val_1_i_reg_1306[1]_i_2_n_3 ),
        .O(\edge_val_1_i_reg_1306[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAAA8A8A8A8A8A8A8)) 
    \edge_val_1_i_reg_1306[1]_i_2 
       (.I0(tmp_15_reg_1299[7]),
        .I1(tmp_15_reg_1299[6]),
        .I2(tmp_15_reg_1299[5]),
        .I3(tmp_15_reg_1299[2]),
        .I4(tmp_15_reg_1299[4]),
        .I5(tmp_15_reg_1299[3]),
        .O(\edge_val_1_i_reg_1306[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \edge_val_1_i_reg_1306[2]_i_1 
       (.I0(tmp_15_reg_1299[2]),
        .I1(tmp_15_reg_1299[5]),
        .I2(tmp_15_reg_1299[6]),
        .I3(tmp_15_reg_1299[7]),
        .O(\edge_val_1_i_reg_1306[2]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0155)) 
    \edge_val_1_i_reg_1306[3]_i_1 
       (.I0(tmp_15_reg_1299[3]),
        .I1(tmp_15_reg_1299[5]),
        .I2(tmp_15_reg_1299[6]),
        .I3(tmp_15_reg_1299[7]),
        .O(\edge_val_1_i_reg_1306[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0155)) 
    \edge_val_1_i_reg_1306[4]_i_1 
       (.I0(tmp_15_reg_1299[4]),
        .I1(tmp_15_reg_1299[5]),
        .I2(tmp_15_reg_1299[6]),
        .I3(tmp_15_reg_1299[7]),
        .O(\edge_val_1_i_reg_1306[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000007F00FF00FF)) 
    \edge_val_1_i_reg_1306[5]_i_3 
       (.I0(tmp_15_reg_1299[3]),
        .I1(tmp_15_reg_1299[4]),
        .I2(tmp_15_reg_1299[2]),
        .I3(tmp_15_reg_1299[5]),
        .I4(tmp_15_reg_1299[6]),
        .I5(tmp_15_reg_1299[7]),
        .O(\edge_val_1_i_reg_1306[5]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'hFF80000000000000)) 
    \edge_val_1_i_reg_1306[5]_i_4 
       (.I0(tmp_15_reg_1299[0]),
        .I1(tmp_15_reg_1299[1]),
        .I2(tmp_15_reg_1299[2]),
        .I3(tmp_15_reg_1299[3]),
        .I4(tmp_15_reg_1299[5]),
        .I5(tmp_15_reg_1299[4]),
        .O(\edge_val_1_i_reg_1306[5]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h0000007F)) 
    \edge_val_1_i_reg_1306[6]_i_2 
       (.I0(tmp_15_reg_1299[3]),
        .I1(tmp_15_reg_1299[4]),
        .I2(tmp_15_reg_1299[2]),
        .I3(tmp_15_reg_1299[5]),
        .I4(tmp_15_reg_1299[6]),
        .O(\edge_val_1_i_reg_1306[6]_i_2_n_3 ));
  FDSE \edge_val_1_i_reg_1306_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_7),
        .D(\edge_val_1_i_reg_1306[0]_i_1_n_3 ),
        .Q(edge_val_1_i_reg_1306[0]),
        .S(sobel_filter_gmem2_m_axi_U_n_3));
  FDSE \edge_val_1_i_reg_1306_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_7),
        .D(\edge_val_1_i_reg_1306[1]_i_1_n_3 ),
        .Q(edge_val_1_i_reg_1306[1]),
        .S(sobel_filter_gmem2_m_axi_U_n_3));
  FDSE \edge_val_1_i_reg_1306_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_7),
        .D(\edge_val_1_i_reg_1306[2]_i_1_n_3 ),
        .Q(edge_val_1_i_reg_1306[2]),
        .S(sobel_filter_gmem2_m_axi_U_n_3));
  FDSE \edge_val_1_i_reg_1306_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_7),
        .D(\edge_val_1_i_reg_1306[3]_i_1_n_3 ),
        .Q(edge_val_1_i_reg_1306[3]),
        .S(sobel_filter_gmem2_m_axi_U_n_3));
  FDSE \edge_val_1_i_reg_1306_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_7),
        .D(\edge_val_1_i_reg_1306[4]_i_1_n_3 ),
        .Q(edge_val_1_i_reg_1306[4]),
        .S(sobel_filter_gmem2_m_axi_U_n_3));
  FDSE \edge_val_1_i_reg_1306_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_7),
        .D(\edge_val_1_i_reg_1306[5]_i_3_n_3 ),
        .Q(edge_val_1_i_reg_1306[5]),
        .S(sobel_filter_gmem2_m_axi_U_n_3));
  FDRE \edge_val_1_i_reg_1306_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem2_m_axi_U_n_6),
        .Q(edge_val_1_i_reg_1306[6]),
        .R(1'b0));
  FDRE \edge_val_1_i_reg_1306_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem2_m_axi_U_n_5),
        .Q(edge_val_1_i_reg_1306[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h55555955A6AAAAAA)) 
    \gmem2_addr_reg_1119[11]__0_i_10 
       (.I0(tmp_41_cast_reg_1062_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_8_reg_1124),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_1128_reg__0[7]),
        .I5(row_assign_reg_368[7]),
        .O(tmp_44_cast_fu_612_p1[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[11]__0_i_3 
       (.I0(tmp_44_cast_fu_612_p1[11]),
        .I1(tmp_s_reg_1015_reg__0[11]),
        .O(\gmem2_addr_reg_1119[11]__0_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[11]__0_i_4 
       (.I0(tmp_44_cast_fu_612_p1[10]),
        .I1(tmp_s_reg_1015_reg__0[10]),
        .O(\gmem2_addr_reg_1119[11]__0_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[11]__0_i_5 
       (.I0(tmp_44_cast_fu_612_p1[9]),
        .I1(tmp_s_reg_1015_reg__0[9]),
        .O(\gmem2_addr_reg_1119[11]__0_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[11]__0_i_6 
       (.I0(tmp_44_cast_fu_612_p1[8]),
        .I1(tmp_s_reg_1015_reg__0[8]),
        .O(\gmem2_addr_reg_1119[11]__0_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h55555955A6AAAAAA)) 
    \gmem2_addr_reg_1119[11]__0_i_7 
       (.I0(tmp_41_cast_reg_1062_reg__0[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_8_reg_1124),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_1128_reg__0[10]),
        .I5(row_assign_reg_368[10]),
        .O(\gmem2_addr_reg_1119[11]__0_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h55555955A6AAAAAA)) 
    \gmem2_addr_reg_1119[11]__0_i_8 
       (.I0(tmp_41_cast_reg_1062_reg__0[2]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_8_reg_1124),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_1128_reg__0[9]),
        .I5(row_assign_reg_368[9]),
        .O(\gmem2_addr_reg_1119[11]__0_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h55555955A6AAAAAA)) 
    \gmem2_addr_reg_1119[11]__0_i_9 
       (.I0(tmp_41_cast_reg_1062_reg__0[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_8_reg_1124),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_1128_reg__0[8]),
        .I5(row_assign_reg_368[8]),
        .O(\gmem2_addr_reg_1119[11]__0_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[15]__0_i_10 
       (.I0(tmp_41_cast_reg_1062_reg__0[4]),
        .O(\gmem2_addr_reg_1119[15]__0_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[15]__0_i_3 
       (.I0(tmp_44_cast_fu_612_p1[15]),
        .I1(tmp_s_reg_1015_reg__0[15]),
        .O(\gmem2_addr_reg_1119[15]__0_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[15]__0_i_4 
       (.I0(tmp_44_cast_fu_612_p1[14]),
        .I1(tmp_s_reg_1015_reg__0[14]),
        .O(\gmem2_addr_reg_1119[15]__0_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[15]__0_i_5 
       (.I0(tmp_44_cast_fu_612_p1[13]),
        .I1(tmp_s_reg_1015_reg__0[13]),
        .O(\gmem2_addr_reg_1119[15]__0_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[15]__0_i_6 
       (.I0(tmp_44_cast_fu_612_p1[12]),
        .I1(tmp_s_reg_1015_reg__0[12]),
        .O(\gmem2_addr_reg_1119[15]__0_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[15]__0_i_7 
       (.I0(tmp_41_cast_reg_1062_reg__0[7]),
        .O(\gmem2_addr_reg_1119[15]__0_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[15]__0_i_8 
       (.I0(tmp_41_cast_reg_1062_reg__0[6]),
        .O(\gmem2_addr_reg_1119[15]__0_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[15]__0_i_9 
       (.I0(tmp_41_cast_reg_1062_reg__0[5]),
        .O(\gmem2_addr_reg_1119[15]__0_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[19]__0_i_10 
       (.I0(tmp_41_cast_reg_1062_reg__0[8]),
        .O(\gmem2_addr_reg_1119[19]__0_i_10_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[19]__0_i_3 
       (.I0(tmp_44_cast_fu_612_p1[19]),
        .I1(tmp_s_reg_1015_reg__0[19]),
        .O(\gmem2_addr_reg_1119[19]__0_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[19]__0_i_4 
       (.I0(tmp_44_cast_fu_612_p1[18]),
        .I1(tmp_s_reg_1015_reg__0[18]),
        .O(\gmem2_addr_reg_1119[19]__0_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[19]__0_i_5 
       (.I0(tmp_44_cast_fu_612_p1[17]),
        .I1(tmp_s_reg_1015_reg__0[17]),
        .O(\gmem2_addr_reg_1119[19]__0_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[19]__0_i_6 
       (.I0(tmp_44_cast_fu_612_p1[16]),
        .I1(tmp_s_reg_1015_reg__0[16]),
        .O(\gmem2_addr_reg_1119[19]__0_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[19]__0_i_7 
       (.I0(tmp_41_cast_reg_1062_reg__0[11]),
        .O(\gmem2_addr_reg_1119[19]__0_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[19]__0_i_8 
       (.I0(tmp_41_cast_reg_1062_reg__0[10]),
        .O(\gmem2_addr_reg_1119[19]__0_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[19]__0_i_9 
       (.I0(tmp_41_cast_reg_1062_reg__0[9]),
        .O(\gmem2_addr_reg_1119[19]__0_i_9_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[23]__0_i_10 
       (.I0(tmp_41_cast_reg_1062_reg__0[13]),
        .O(\gmem2_addr_reg_1119[23]__0_i_10_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[23]__0_i_11 
       (.I0(tmp_41_cast_reg_1062_reg__0[12]),
        .O(\gmem2_addr_reg_1119[23]__0_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[23]__0_i_13 
       (.I0(tmp_41_cast_reg_1062_reg__0[16]),
        .O(\gmem2_addr_reg_1119[23]__0_i_13_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem2_addr_reg_1119[23]__0_i_2 
       (.I0(tmp_s_reg_1015_reg__0[23]),
        .O(\gmem2_addr_reg_1119[23]__0_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[23]__0_i_4 
       (.I0(tmp_s_reg_1015_reg__0[23]),
        .I1(tmp_44_cast_fu_612_p1[23]),
        .O(\gmem2_addr_reg_1119[23]__0_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[23]__0_i_5 
       (.I0(tmp_44_cast_fu_612_p1[22]),
        .I1(tmp_s_reg_1015_reg__0[22]),
        .O(\gmem2_addr_reg_1119[23]__0_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[23]__0_i_6 
       (.I0(tmp_44_cast_fu_612_p1[21]),
        .I1(tmp_s_reg_1015_reg__0[21]),
        .O(\gmem2_addr_reg_1119[23]__0_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem2_addr_reg_1119[23]__0_i_7 
       (.I0(tmp_44_cast_fu_612_p1[20]),
        .I1(tmp_s_reg_1015_reg__0[20]),
        .O(\gmem2_addr_reg_1119[23]__0_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[23]__0_i_8 
       (.I0(tmp_41_cast_reg_1062_reg__0[16]),
        .O(\gmem2_addr_reg_1119[23]__0_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem2_addr_reg_1119[23]__0_i_9 
       (.I0(tmp_41_cast_reg_1062_reg__0[14]),
        .O(\gmem2_addr_reg_1119[23]__0_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem2_addr_reg_1119[27]__0_i_2 
       (.I0(tmp_s_reg_1015_reg__0[26]),
        .I1(tmp_s_reg_1015_reg__0[27]),
        .O(\gmem2_addr_reg_1119[27]__0_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem2_addr_reg_1119[27]__0_i_3 
       (.I0(tmp_s_reg_1015_reg__0[25]),
        .I1(tmp_s_reg_1015_reg__0[26]),
        .O(\gmem2_addr_reg_1119[27]__0_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem2_addr_reg_1119[27]__0_i_4 
       (.I0(tmp_s_reg_1015_reg__0[24]),
        .I1(tmp_s_reg_1015_reg__0[25]),
        .O(\gmem2_addr_reg_1119[27]__0_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem2_addr_reg_1119[27]__0_i_5 
       (.I0(tmp_s_reg_1015_reg__0[23]),
        .I1(tmp_s_reg_1015_reg__0[24]),
        .O(\gmem2_addr_reg_1119[27]__0_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem2_addr_reg_1119[29]__0_i_2 
       (.I0(tmp_s_reg_1015_reg__0[28]),
        .I1(tmp_s_reg_1015_reg__0[29]),
        .O(\gmem2_addr_reg_1119[29]__0_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem2_addr_reg_1119[29]__0_i_3 
       (.I0(tmp_s_reg_1015_reg__0[27]),
        .I1(tmp_s_reg_1015_reg__0[28]),
        .O(\gmem2_addr_reg_1119[29]__0_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0020DFFFFFDF2000)) 
    \gmem2_addr_reg_1119[3]__0_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[3]),
        .I4(row_assign_reg_368[3]),
        .I5(tmp_s_reg_1015_reg__0[3]),
        .O(\gmem2_addr_reg_1119[3]__0_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0020DFFFFFDF2000)) 
    \gmem2_addr_reg_1119[3]__0_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[2]),
        .I4(row_assign_reg_368[2]),
        .I5(tmp_s_reg_1015_reg__0[2]),
        .O(\gmem2_addr_reg_1119[3]__0_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0020DFFFFFDF2000)) 
    \gmem2_addr_reg_1119[3]__0_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[1]),
        .I4(row_assign_reg_368[1]),
        .I5(tmp_s_reg_1015_reg__0[1]),
        .O(\gmem2_addr_reg_1119[3]__0_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0020DFFFFFDF2000)) 
    \gmem2_addr_reg_1119[3]__0_i_5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[0]),
        .I4(row_assign_reg_368[0]),
        .I5(tmp_s_reg_1015_reg__0[0]),
        .O(\gmem2_addr_reg_1119[3]__0_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hAC5353AC)) 
    \gmem2_addr_reg_1119[7]__0_i_2 
       (.I0(row_assign_reg_368[7]),
        .I1(j_reg_1128_reg__0[7]),
        .I2(load),
        .I3(tmp_41_cast_reg_1062_reg__0[0]),
        .I4(tmp_s_reg_1015_reg__0[7]),
        .O(\gmem2_addr_reg_1119[7]__0_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0020DFFFFFDF2000)) 
    \gmem2_addr_reg_1119[7]__0_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[6]),
        .I4(row_assign_reg_368[6]),
        .I5(tmp_s_reg_1015_reg__0[6]),
        .O(\gmem2_addr_reg_1119[7]__0_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h0020DFFFFFDF2000)) 
    \gmem2_addr_reg_1119[7]__0_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[5]),
        .I4(row_assign_reg_368[5]),
        .I5(tmp_s_reg_1015_reg__0[5]),
        .O(\gmem2_addr_reg_1119[7]__0_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0020DFFFFFDF2000)) 
    \gmem2_addr_reg_1119[7]__0_i_5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[4]),
        .I4(row_assign_reg_368[4]),
        .I5(tmp_s_reg_1015_reg__0[4]),
        .O(\gmem2_addr_reg_1119[7]__0_i_5_n_3 ));
  FDRE \gmem2_addr_reg_1119_reg[0]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[0]),
        .Q(\gmem2_addr_reg_1119_reg[0]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[10]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[10]),
        .Q(\gmem2_addr_reg_1119_reg[10]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[11]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[11]),
        .Q(\gmem2_addr_reg_1119_reg[11]__0_n_3 ),
        .R(1'b0));
  CARRY4 \gmem2_addr_reg_1119_reg[11]__0_i_1 
       (.CI(\gmem2_addr_reg_1119_reg[7]__0_i_1_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[11]__0_i_1_n_3 ,\gmem2_addr_reg_1119_reg[11]__0_i_1_n_4 ,\gmem2_addr_reg_1119_reg[11]__0_i_1_n_5 ,\gmem2_addr_reg_1119_reg[11]__0_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_44_cast_fu_612_p1[11:8]),
        .O(out_pix4_sum_fu_616_p2[11:8]),
        .S({\gmem2_addr_reg_1119[11]__0_i_3_n_3 ,\gmem2_addr_reg_1119[11]__0_i_4_n_3 ,\gmem2_addr_reg_1119[11]__0_i_5_n_3 ,\gmem2_addr_reg_1119[11]__0_i_6_n_3 }));
  CARRY4 \gmem2_addr_reg_1119_reg[11]__0_i_2 
       (.CI(1'b0),
        .CO({\gmem2_addr_reg_1119_reg[11]__0_i_2_n_3 ,\gmem2_addr_reg_1119_reg[11]__0_i_2_n_4 ,\gmem2_addr_reg_1119_reg[11]__0_i_2_n_5 ,\gmem2_addr_reg_1119_reg[11]__0_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_41_cast_reg_1062_reg__0[3:0]),
        .O({tmp_44_cast_fu_612_p1[10:8],\NLW_gmem2_addr_reg_1119_reg[11]__0_i_2_O_UNCONNECTED [0]}),
        .S({\gmem2_addr_reg_1119[11]__0_i_7_n_3 ,\gmem2_addr_reg_1119[11]__0_i_8_n_3 ,\gmem2_addr_reg_1119[11]__0_i_9_n_3 ,tmp_44_cast_fu_612_p1[7]}));
  FDRE \gmem2_addr_reg_1119_reg[12]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[12]),
        .Q(\gmem2_addr_reg_1119_reg[12]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[13]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[13]),
        .Q(\gmem2_addr_reg_1119_reg[13]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[14]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[14]),
        .Q(\gmem2_addr_reg_1119_reg[14]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[15]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[15]),
        .Q(\gmem2_addr_reg_1119_reg[15]__0_n_3 ),
        .R(1'b0));
  CARRY4 \gmem2_addr_reg_1119_reg[15]__0_i_1 
       (.CI(\gmem2_addr_reg_1119_reg[11]__0_i_1_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[15]__0_i_1_n_3 ,\gmem2_addr_reg_1119_reg[15]__0_i_1_n_4 ,\gmem2_addr_reg_1119_reg[15]__0_i_1_n_5 ,\gmem2_addr_reg_1119_reg[15]__0_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_44_cast_fu_612_p1[15:12]),
        .O(out_pix4_sum_fu_616_p2[15:12]),
        .S({\gmem2_addr_reg_1119[15]__0_i_3_n_3 ,\gmem2_addr_reg_1119[15]__0_i_4_n_3 ,\gmem2_addr_reg_1119[15]__0_i_5_n_3 ,\gmem2_addr_reg_1119[15]__0_i_6_n_3 }));
  CARRY4 \gmem2_addr_reg_1119_reg[15]__0_i_2 
       (.CI(\gmem2_addr_reg_1119_reg[11]__0_i_2_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[15]__0_i_2_n_3 ,\gmem2_addr_reg_1119_reg[15]__0_i_2_n_4 ,\gmem2_addr_reg_1119_reg[15]__0_i_2_n_5 ,\gmem2_addr_reg_1119_reg[15]__0_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_44_cast_fu_612_p1[14:11]),
        .S({\gmem2_addr_reg_1119[15]__0_i_7_n_3 ,\gmem2_addr_reg_1119[15]__0_i_8_n_3 ,\gmem2_addr_reg_1119[15]__0_i_9_n_3 ,\gmem2_addr_reg_1119[15]__0_i_10_n_3 }));
  FDRE \gmem2_addr_reg_1119_reg[16]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[16]),
        .Q(\gmem2_addr_reg_1119_reg[16]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[17]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[17]),
        .Q(\gmem2_addr_reg_1119_reg[17]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[18]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[18]),
        .Q(\gmem2_addr_reg_1119_reg[18]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[19]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[19]),
        .Q(\gmem2_addr_reg_1119_reg[19]__0_n_3 ),
        .R(1'b0));
  CARRY4 \gmem2_addr_reg_1119_reg[19]__0_i_1 
       (.CI(\gmem2_addr_reg_1119_reg[15]__0_i_1_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[19]__0_i_1_n_3 ,\gmem2_addr_reg_1119_reg[19]__0_i_1_n_4 ,\gmem2_addr_reg_1119_reg[19]__0_i_1_n_5 ,\gmem2_addr_reg_1119_reg[19]__0_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_44_cast_fu_612_p1[19:16]),
        .O(out_pix4_sum_fu_616_p2[19:16]),
        .S({\gmem2_addr_reg_1119[19]__0_i_3_n_3 ,\gmem2_addr_reg_1119[19]__0_i_4_n_3 ,\gmem2_addr_reg_1119[19]__0_i_5_n_3 ,\gmem2_addr_reg_1119[19]__0_i_6_n_3 }));
  CARRY4 \gmem2_addr_reg_1119_reg[19]__0_i_2 
       (.CI(\gmem2_addr_reg_1119_reg[15]__0_i_2_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[19]__0_i_2_n_3 ,\gmem2_addr_reg_1119_reg[19]__0_i_2_n_4 ,\gmem2_addr_reg_1119_reg[19]__0_i_2_n_5 ,\gmem2_addr_reg_1119_reg[19]__0_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_44_cast_fu_612_p1[18:15]),
        .S({\gmem2_addr_reg_1119[19]__0_i_7_n_3 ,\gmem2_addr_reg_1119[19]__0_i_8_n_3 ,\gmem2_addr_reg_1119[19]__0_i_9_n_3 ,\gmem2_addr_reg_1119[19]__0_i_10_n_3 }));
  FDRE \gmem2_addr_reg_1119_reg[1]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[1]),
        .Q(\gmem2_addr_reg_1119_reg[1]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[20]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[20]),
        .Q(\gmem2_addr_reg_1119_reg[20]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[21]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[21]),
        .Q(\gmem2_addr_reg_1119_reg[21]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[22]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[22]),
        .Q(\gmem2_addr_reg_1119_reg[22]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[23]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[23]),
        .Q(\gmem2_addr_reg_1119_reg[23]__0_n_3 ),
        .R(1'b0));
  CARRY4 \gmem2_addr_reg_1119_reg[23]__0_i_1 
       (.CI(\gmem2_addr_reg_1119_reg[19]__0_i_1_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[23]__0_i_1_n_3 ,\gmem2_addr_reg_1119_reg[23]__0_i_1_n_4 ,\gmem2_addr_reg_1119_reg[23]__0_i_1_n_5 ,\gmem2_addr_reg_1119_reg[23]__0_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem2_addr_reg_1119[23]__0_i_2_n_3 ,tmp_44_cast_fu_612_p1[22:20]}),
        .O(out_pix4_sum_fu_616_p2[23:20]),
        .S({\gmem2_addr_reg_1119[23]__0_i_4_n_3 ,\gmem2_addr_reg_1119[23]__0_i_5_n_3 ,\gmem2_addr_reg_1119[23]__0_i_6_n_3 ,\gmem2_addr_reg_1119[23]__0_i_7_n_3 }));
  CARRY4 \gmem2_addr_reg_1119_reg[23]__0_i_12 
       (.CI(\gmem2_addr_reg_1119_reg[23]__0_i_3_n_3 ),
        .CO(\NLW_gmem2_addr_reg_1119_reg[23]__0_i_12_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gmem2_addr_reg_1119_reg[23]__0_i_12_O_UNCONNECTED [3:1],tmp_44_cast_fu_612_p1[23]}),
        .S({1'b0,1'b0,1'b0,\gmem2_addr_reg_1119[23]__0_i_13_n_3 }));
  CARRY4 \gmem2_addr_reg_1119_reg[23]__0_i_3 
       (.CI(\gmem2_addr_reg_1119_reg[19]__0_i_2_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[23]__0_i_3_n_3 ,\gmem2_addr_reg_1119_reg[23]__0_i_3_n_4 ,\gmem2_addr_reg_1119_reg[23]__0_i_3_n_5 ,\gmem2_addr_reg_1119_reg[23]__0_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_44_cast_fu_612_p1[22:19]),
        .S({\gmem2_addr_reg_1119[23]__0_i_8_n_3 ,\gmem2_addr_reg_1119[23]__0_i_9_n_3 ,\gmem2_addr_reg_1119[23]__0_i_10_n_3 ,\gmem2_addr_reg_1119[23]__0_i_11_n_3 }));
  FDRE \gmem2_addr_reg_1119_reg[24]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[24]),
        .Q(\gmem2_addr_reg_1119_reg[24]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[25]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[25]),
        .Q(\gmem2_addr_reg_1119_reg[25]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[26]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[26]),
        .Q(\gmem2_addr_reg_1119_reg[26]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[27]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[27]),
        .Q(\gmem2_addr_reg_1119_reg[27]__0_n_3 ),
        .R(1'b0));
  CARRY4 \gmem2_addr_reg_1119_reg[27]__0_i_1 
       (.CI(\gmem2_addr_reg_1119_reg[23]__0_i_1_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[27]__0_i_1_n_3 ,\gmem2_addr_reg_1119_reg[27]__0_i_1_n_4 ,\gmem2_addr_reg_1119_reg[27]__0_i_1_n_5 ,\gmem2_addr_reg_1119_reg[27]__0_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_1015_reg__0[26:23]),
        .O(out_pix4_sum_fu_616_p2[27:24]),
        .S({\gmem2_addr_reg_1119[27]__0_i_2_n_3 ,\gmem2_addr_reg_1119[27]__0_i_3_n_3 ,\gmem2_addr_reg_1119[27]__0_i_4_n_3 ,\gmem2_addr_reg_1119[27]__0_i_5_n_3 }));
  FDRE \gmem2_addr_reg_1119_reg[28]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[28]),
        .Q(\gmem2_addr_reg_1119_reg[28]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[29]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[29]),
        .Q(\gmem2_addr_reg_1119_reg[29]__0_n_3 ),
        .R(1'b0));
  CARRY4 \gmem2_addr_reg_1119_reg[29]__0_i_1 
       (.CI(\gmem2_addr_reg_1119_reg[27]__0_i_1_n_3 ),
        .CO({\NLW_gmem2_addr_reg_1119_reg[29]__0_i_1_CO_UNCONNECTED [3:1],\gmem2_addr_reg_1119_reg[29]__0_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_s_reg_1015_reg__0[27]}),
        .O({\NLW_gmem2_addr_reg_1119_reg[29]__0_i_1_O_UNCONNECTED [3:2],out_pix4_sum_fu_616_p2[29:28]}),
        .S({1'b0,1'b0,\gmem2_addr_reg_1119[29]__0_i_2_n_3 ,\gmem2_addr_reg_1119[29]__0_i_3_n_3 }));
  FDRE \gmem2_addr_reg_1119_reg[2]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[2]),
        .Q(\gmem2_addr_reg_1119_reg[2]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[3]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[3]),
        .Q(\gmem2_addr_reg_1119_reg[3]__0_n_3 ),
        .R(1'b0));
  CARRY4 \gmem2_addr_reg_1119_reg[3]__0_i_1 
       (.CI(1'b0),
        .CO({\gmem2_addr_reg_1119_reg[3]__0_i_1_n_3 ,\gmem2_addr_reg_1119_reg[3]__0_i_1_n_4 ,\gmem2_addr_reg_1119_reg[3]__0_i_1_n_5 ,\gmem2_addr_reg_1119_reg[3]__0_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_1015_reg__0[3:0]),
        .O(out_pix4_sum_fu_616_p2[3:0]),
        .S({\gmem2_addr_reg_1119[3]__0_i_2_n_3 ,\gmem2_addr_reg_1119[3]__0_i_3_n_3 ,\gmem2_addr_reg_1119[3]__0_i_4_n_3 ,\gmem2_addr_reg_1119[3]__0_i_5_n_3 }));
  FDRE \gmem2_addr_reg_1119_reg[4]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[4]),
        .Q(\gmem2_addr_reg_1119_reg[4]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[5]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[5]),
        .Q(\gmem2_addr_reg_1119_reg[5]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[6]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[6]),
        .Q(\gmem2_addr_reg_1119_reg[6]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[7]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[7]),
        .Q(\gmem2_addr_reg_1119_reg[7]__0_n_3 ),
        .R(1'b0));
  CARRY4 \gmem2_addr_reg_1119_reg[7]__0_i_1 
       (.CI(\gmem2_addr_reg_1119_reg[3]__0_i_1_n_3 ),
        .CO({\gmem2_addr_reg_1119_reg[7]__0_i_1_n_3 ,\gmem2_addr_reg_1119_reg[7]__0_i_1_n_4 ,\gmem2_addr_reg_1119_reg[7]__0_i_1_n_5 ,\gmem2_addr_reg_1119_reg[7]__0_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_s_reg_1015_reg__0[7:4]),
        .O(out_pix4_sum_fu_616_p2[7:4]),
        .S({\gmem2_addr_reg_1119[7]__0_i_2_n_3 ,\gmem2_addr_reg_1119[7]__0_i_3_n_3 ,\gmem2_addr_reg_1119[7]__0_i_4_n_3 ,\gmem2_addr_reg_1119[7]__0_i_5_n_3 }));
  FDRE \gmem2_addr_reg_1119_reg[8]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[8]),
        .Q(\gmem2_addr_reg_1119_reg[8]__0_n_3 ),
        .R(1'b0));
  FDRE \gmem2_addr_reg_1119_reg[9]__0 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(out_pix4_sum_fu_616_p2[9]),
        .Q(\gmem2_addr_reg_1119_reg[9]__0_n_3 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFE4E400)) 
    \gmem_addr_1_reg_1113[11]_i_2 
       (.I0(load),
        .I1(j_reg_1128_reg__0[10]),
        .I2(row_assign_reg_368[10]),
        .I3(tmp_37_reg_1057[10]),
        .I4(inter_pix_read_reg_1009[10]),
        .O(\gmem_addr_1_reg_1113[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hFFE4E400)) 
    \gmem_addr_1_reg_1113[11]_i_3 
       (.I0(load),
        .I1(j_reg_1128_reg__0[9]),
        .I2(row_assign_reg_368[9]),
        .I3(tmp_37_reg_1057[9]),
        .I4(inter_pix_read_reg_1009[9]),
        .O(\gmem_addr_1_reg_1113[11]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hFFE4E400)) 
    \gmem_addr_1_reg_1113[11]_i_4 
       (.I0(load),
        .I1(j_reg_1128_reg__0[8]),
        .I2(row_assign_reg_368[8]),
        .I3(tmp_37_reg_1057[8]),
        .I4(inter_pix_read_reg_1009[8]),
        .O(\gmem_addr_1_reg_1113[11]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'hFFE4E400)) 
    \gmem_addr_1_reg_1113[11]_i_5 
       (.I0(load),
        .I1(j_reg_1128_reg__0[7]),
        .I2(row_assign_reg_368[7]),
        .I3(tmp_37_reg_1057[7]),
        .I4(inter_pix_read_reg_1009[7]),
        .O(\gmem_addr_1_reg_1113[11]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \gmem_addr_1_reg_1113[11]_i_6 
       (.I0(inter_pix_read_reg_1009[10]),
        .I1(tmp_37_reg_1057[10]),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_i_1_n_3 ),
        .I3(tmp_37_reg_1057[11]),
        .I4(inter_pix_read_reg_1009[11]),
        .O(\gmem_addr_1_reg_1113[11]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6669969999966966)) 
    \gmem_addr_1_reg_1113[11]_i_7 
       (.I0(\gmem_addr_1_reg_1113[11]_i_3_n_3 ),
        .I1(tmp_37_reg_1057[10]),
        .I2(load),
        .I3(j_reg_1128_reg__0[10]),
        .I4(row_assign_reg_368[10]),
        .I5(inter_pix_read_reg_1009[10]),
        .O(\gmem_addr_1_reg_1113[11]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h6669969999966966)) 
    \gmem_addr_1_reg_1113[11]_i_8 
       (.I0(\gmem_addr_1_reg_1113[11]_i_4_n_3 ),
        .I1(tmp_37_reg_1057[9]),
        .I2(load),
        .I3(j_reg_1128_reg__0[9]),
        .I4(row_assign_reg_368[9]),
        .I5(inter_pix_read_reg_1009[9]),
        .O(\gmem_addr_1_reg_1113[11]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h6669969999966966)) 
    \gmem_addr_1_reg_1113[11]_i_9 
       (.I0(\gmem_addr_1_reg_1113[11]_i_5_n_3 ),
        .I1(tmp_37_reg_1057[8]),
        .I2(load),
        .I3(j_reg_1128_reg__0[8]),
        .I4(row_assign_reg_368[8]),
        .I5(inter_pix_read_reg_1009[8]),
        .O(\gmem_addr_1_reg_1113[11]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[15]_i_2 
       (.I0(tmp_37_reg_1057[14]),
        .I1(inter_pix_read_reg_1009[14]),
        .O(\gmem_addr_1_reg_1113[15]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[15]_i_3 
       (.I0(tmp_37_reg_1057[13]),
        .I1(inter_pix_read_reg_1009[13]),
        .O(\gmem_addr_1_reg_1113[15]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[15]_i_4 
       (.I0(tmp_37_reg_1057[12]),
        .I1(inter_pix_read_reg_1009[12]),
        .O(\gmem_addr_1_reg_1113[15]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[15]_i_5 
       (.I0(tmp_37_reg_1057[11]),
        .I1(inter_pix_read_reg_1009[11]),
        .O(\gmem_addr_1_reg_1113[15]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[15]_i_6 
       (.I0(inter_pix_read_reg_1009[14]),
        .I1(tmp_37_reg_1057[14]),
        .I2(tmp_37_reg_1057[15]),
        .I3(inter_pix_read_reg_1009[15]),
        .O(\gmem_addr_1_reg_1113[15]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[15]_i_7 
       (.I0(inter_pix_read_reg_1009[13]),
        .I1(tmp_37_reg_1057[13]),
        .I2(tmp_37_reg_1057[14]),
        .I3(inter_pix_read_reg_1009[14]),
        .O(\gmem_addr_1_reg_1113[15]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[15]_i_8 
       (.I0(inter_pix_read_reg_1009[12]),
        .I1(tmp_37_reg_1057[12]),
        .I2(tmp_37_reg_1057[13]),
        .I3(inter_pix_read_reg_1009[13]),
        .O(\gmem_addr_1_reg_1113[15]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[15]_i_9 
       (.I0(inter_pix_read_reg_1009[11]),
        .I1(tmp_37_reg_1057[11]),
        .I2(tmp_37_reg_1057[12]),
        .I3(inter_pix_read_reg_1009[12]),
        .O(\gmem_addr_1_reg_1113[15]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[19]_i_2 
       (.I0(tmp_37_reg_1057[18]),
        .I1(inter_pix_read_reg_1009[18]),
        .O(\gmem_addr_1_reg_1113[19]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[19]_i_3 
       (.I0(tmp_37_reg_1057[17]),
        .I1(inter_pix_read_reg_1009[17]),
        .O(\gmem_addr_1_reg_1113[19]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[19]_i_4 
       (.I0(tmp_37_reg_1057[16]),
        .I1(inter_pix_read_reg_1009[16]),
        .O(\gmem_addr_1_reg_1113[19]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[19]_i_5 
       (.I0(tmp_37_reg_1057[15]),
        .I1(inter_pix_read_reg_1009[15]),
        .O(\gmem_addr_1_reg_1113[19]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[19]_i_6 
       (.I0(inter_pix_read_reg_1009[18]),
        .I1(tmp_37_reg_1057[18]),
        .I2(tmp_37_reg_1057[19]),
        .I3(inter_pix_read_reg_1009[19]),
        .O(\gmem_addr_1_reg_1113[19]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[19]_i_7 
       (.I0(inter_pix_read_reg_1009[17]),
        .I1(tmp_37_reg_1057[17]),
        .I2(tmp_37_reg_1057[18]),
        .I3(inter_pix_read_reg_1009[18]),
        .O(\gmem_addr_1_reg_1113[19]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[19]_i_8 
       (.I0(inter_pix_read_reg_1009[16]),
        .I1(tmp_37_reg_1057[16]),
        .I2(tmp_37_reg_1057[17]),
        .I3(inter_pix_read_reg_1009[17]),
        .O(\gmem_addr_1_reg_1113[19]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[19]_i_9 
       (.I0(inter_pix_read_reg_1009[15]),
        .I1(tmp_37_reg_1057[15]),
        .I2(tmp_37_reg_1057[16]),
        .I3(inter_pix_read_reg_1009[16]),
        .O(\gmem_addr_1_reg_1113[19]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[23]_i_2 
       (.I0(tmp_37_reg_1057[22]),
        .I1(inter_pix_read_reg_1009[22]),
        .O(\gmem_addr_1_reg_1113[23]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[23]_i_3 
       (.I0(tmp_37_reg_1057[21]),
        .I1(inter_pix_read_reg_1009[21]),
        .O(\gmem_addr_1_reg_1113[23]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[23]_i_4 
       (.I0(tmp_37_reg_1057[20]),
        .I1(inter_pix_read_reg_1009[20]),
        .O(\gmem_addr_1_reg_1113[23]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[23]_i_5 
       (.I0(tmp_37_reg_1057[19]),
        .I1(inter_pix_read_reg_1009[19]),
        .O(\gmem_addr_1_reg_1113[23]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[23]_i_6 
       (.I0(inter_pix_read_reg_1009[22]),
        .I1(tmp_37_reg_1057[22]),
        .I2(tmp_37_reg_1057[23]),
        .I3(inter_pix_read_reg_1009[23]),
        .O(\gmem_addr_1_reg_1113[23]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[23]_i_7 
       (.I0(inter_pix_read_reg_1009[21]),
        .I1(tmp_37_reg_1057[21]),
        .I2(tmp_37_reg_1057[22]),
        .I3(inter_pix_read_reg_1009[22]),
        .O(\gmem_addr_1_reg_1113[23]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[23]_i_8 
       (.I0(inter_pix_read_reg_1009[20]),
        .I1(tmp_37_reg_1057[20]),
        .I2(tmp_37_reg_1057[21]),
        .I3(inter_pix_read_reg_1009[21]),
        .O(\gmem_addr_1_reg_1113[23]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[23]_i_9 
       (.I0(inter_pix_read_reg_1009[19]),
        .I1(tmp_37_reg_1057[19]),
        .I2(tmp_37_reg_1057[20]),
        .I3(inter_pix_read_reg_1009[20]),
        .O(\gmem_addr_1_reg_1113[23]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[27]_i_2 
       (.I0(tmp_37_reg_1057[26]),
        .I1(inter_pix_read_reg_1009[26]),
        .O(\gmem_addr_1_reg_1113[27]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[27]_i_3 
       (.I0(tmp_37_reg_1057[25]),
        .I1(inter_pix_read_reg_1009[25]),
        .O(\gmem_addr_1_reg_1113[27]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[27]_i_4 
       (.I0(tmp_37_reg_1057[24]),
        .I1(inter_pix_read_reg_1009[24]),
        .O(\gmem_addr_1_reg_1113[27]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[27]_i_5 
       (.I0(tmp_37_reg_1057[23]),
        .I1(inter_pix_read_reg_1009[23]),
        .O(\gmem_addr_1_reg_1113[27]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[27]_i_6 
       (.I0(inter_pix_read_reg_1009[26]),
        .I1(tmp_37_reg_1057[26]),
        .I2(tmp_37_reg_1057[27]),
        .I3(inter_pix_read_reg_1009[27]),
        .O(\gmem_addr_1_reg_1113[27]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[27]_i_7 
       (.I0(inter_pix_read_reg_1009[25]),
        .I1(tmp_37_reg_1057[25]),
        .I2(tmp_37_reg_1057[26]),
        .I3(inter_pix_read_reg_1009[26]),
        .O(\gmem_addr_1_reg_1113[27]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[27]_i_8 
       (.I0(inter_pix_read_reg_1009[24]),
        .I1(tmp_37_reg_1057[24]),
        .I2(tmp_37_reg_1057[25]),
        .I3(inter_pix_read_reg_1009[25]),
        .O(\gmem_addr_1_reg_1113[27]_i_8_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[27]_i_9 
       (.I0(inter_pix_read_reg_1009[23]),
        .I1(tmp_37_reg_1057[23]),
        .I2(tmp_37_reg_1057[24]),
        .I3(inter_pix_read_reg_1009[24]),
        .O(\gmem_addr_1_reg_1113[27]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[31]_i_2 
       (.I0(tmp_37_reg_1057[29]),
        .I1(inter_pix_read_reg_1009[29]),
        .O(\gmem_addr_1_reg_1113[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[31]_i_3 
       (.I0(tmp_37_reg_1057[28]),
        .I1(inter_pix_read_reg_1009[28]),
        .O(\gmem_addr_1_reg_1113[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gmem_addr_1_reg_1113[31]_i_4 
       (.I0(tmp_37_reg_1057[27]),
        .I1(inter_pix_read_reg_1009[27]),
        .O(\gmem_addr_1_reg_1113[31]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[31]_i_5 
       (.I0(inter_pix_read_reg_1009[30]),
        .I1(tmp_37_reg_1057[30]),
        .I2(tmp_37_reg_1057[31]),
        .I3(inter_pix_read_reg_1009[31]),
        .O(\gmem_addr_1_reg_1113[31]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[31]_i_6 
       (.I0(inter_pix_read_reg_1009[29]),
        .I1(tmp_37_reg_1057[29]),
        .I2(tmp_37_reg_1057[30]),
        .I3(inter_pix_read_reg_1009[30]),
        .O(\gmem_addr_1_reg_1113[31]_i_6_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[31]_i_7 
       (.I0(inter_pix_read_reg_1009[28]),
        .I1(tmp_37_reg_1057[28]),
        .I2(tmp_37_reg_1057[29]),
        .I3(inter_pix_read_reg_1009[29]),
        .O(\gmem_addr_1_reg_1113[31]_i_7_n_3 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \gmem_addr_1_reg_1113[31]_i_8 
       (.I0(inter_pix_read_reg_1009[27]),
        .I1(tmp_37_reg_1057[27]),
        .I2(tmp_37_reg_1057[28]),
        .I3(inter_pix_read_reg_1009[28]),
        .O(\gmem_addr_1_reg_1113[31]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h8888A08888888888)) 
    \gmem_addr_1_reg_1113[3]_i_2 
       (.I0(inter_pix_read_reg_1009[2]),
        .I1(row_assign_reg_368[2]),
        .I2(j_reg_1128_reg__0[2]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(tmp_8_reg_1124),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\gmem_addr_1_reg_1113[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8888A08888888888)) 
    \gmem_addr_1_reg_1113[3]_i_3 
       (.I0(inter_pix_read_reg_1009[1]),
        .I1(row_assign_reg_368[1]),
        .I2(j_reg_1128_reg__0[1]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(tmp_8_reg_1124),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\gmem_addr_1_reg_1113[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8888A08888888888)) 
    \gmem_addr_1_reg_1113[3]_i_4 
       (.I0(inter_pix_read_reg_1009[0]),
        .I1(row_assign_reg_368[0]),
        .I2(j_reg_1128_reg__0[0]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(tmp_8_reg_1124),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\gmem_addr_1_reg_1113[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h88A0775F775F88A0)) 
    \gmem_addr_1_reg_1113[3]_i_5 
       (.I0(inter_pix_read_reg_1009[2]),
        .I1(row_assign_reg_368[2]),
        .I2(j_reg_1128_reg__0[2]),
        .I3(load),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ),
        .I5(inter_pix_read_reg_1009[3]),
        .O(\gmem_addr_1_reg_1113[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h88A0775F775F88A0)) 
    \gmem_addr_1_reg_1113[3]_i_6 
       (.I0(inter_pix_read_reg_1009[1]),
        .I1(row_assign_reg_368[1]),
        .I2(j_reg_1128_reg__0[1]),
        .I3(load),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I5(inter_pix_read_reg_1009[2]),
        .O(\gmem_addr_1_reg_1113[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h8787887778787788)) 
    \gmem_addr_1_reg_1113[3]_i_7 
       (.I0(inter_pix_read_reg_1009[0]),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I2(row_assign_reg_368[1]),
        .I3(j_reg_1128_reg__0[1]),
        .I4(load),
        .I5(inter_pix_read_reg_1009[1]),
        .O(\gmem_addr_1_reg_1113[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h55555955A6AAAAAA)) 
    \gmem_addr_1_reg_1113[3]_i_8 
       (.I0(inter_pix_read_reg_1009[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_8_reg_1124),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_1128_reg__0[0]),
        .I5(row_assign_reg_368[0]),
        .O(\gmem_addr_1_reg_1113[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFDF200000000000)) 
    \gmem_addr_1_reg_1113[7]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[6]),
        .I4(row_assign_reg_368[6]),
        .I5(inter_pix_read_reg_1009[6]),
        .O(\gmem_addr_1_reg_1113[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h8888A08888888888)) 
    \gmem_addr_1_reg_1113[7]_i_3 
       (.I0(inter_pix_read_reg_1009[5]),
        .I1(row_assign_reg_368[5]),
        .I2(j_reg_1128_reg__0[5]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(tmp_8_reg_1124),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\gmem_addr_1_reg_1113[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8888A08888888888)) 
    \gmem_addr_1_reg_1113[7]_i_4 
       (.I0(inter_pix_read_reg_1009[4]),
        .I1(row_assign_reg_368[4]),
        .I2(j_reg_1128_reg__0[4]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(tmp_8_reg_1124),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\gmem_addr_1_reg_1113[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h8888A08888888888)) 
    \gmem_addr_1_reg_1113[7]_i_5 
       (.I0(inter_pix_read_reg_1009[3]),
        .I1(row_assign_reg_368[3]),
        .I2(j_reg_1128_reg__0[3]),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(tmp_8_reg_1124),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(\gmem_addr_1_reg_1113[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h6669969999966966)) 
    \gmem_addr_1_reg_1113[7]_i_6 
       (.I0(\gmem_addr_1_reg_1113[7]_i_2_n_3 ),
        .I1(tmp_37_reg_1057[7]),
        .I2(load),
        .I3(j_reg_1128_reg__0[7]),
        .I4(row_assign_reg_368[7]),
        .I5(inter_pix_read_reg_1009[7]),
        .O(\gmem_addr_1_reg_1113[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h88A0775F775F88A0)) 
    \gmem_addr_1_reg_1113[7]_i_7 
       (.I0(inter_pix_read_reg_1009[5]),
        .I1(row_assign_reg_368[5]),
        .I2(j_reg_1128_reg__0[5]),
        .I3(load),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_i_1_n_3 ),
        .I5(inter_pix_read_reg_1009[6]),
        .O(\gmem_addr_1_reg_1113[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h88A0775F775F88A0)) 
    \gmem_addr_1_reg_1113[7]_i_8 
       (.I0(inter_pix_read_reg_1009[4]),
        .I1(row_assign_reg_368[4]),
        .I2(j_reg_1128_reg__0[4]),
        .I3(load),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ),
        .I5(inter_pix_read_reg_1009[5]),
        .O(\gmem_addr_1_reg_1113[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'h88A0775F775F88A0)) 
    \gmem_addr_1_reg_1113[7]_i_9 
       (.I0(inter_pix_read_reg_1009[3]),
        .I1(row_assign_reg_368[3]),
        .I2(j_reg_1128_reg__0[3]),
        .I3(load),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ),
        .I5(inter_pix_read_reg_1009[4]),
        .O(\gmem_addr_1_reg_1113[7]_i_9_n_3 ));
  FDRE \gmem_addr_1_reg_1113_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[0]),
        .Q(gmem_addr_1_reg_1113[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[10] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[10]),
        .Q(gmem_addr_1_reg_1113[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[11] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[11]),
        .Q(gmem_addr_1_reg_1113[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1113_reg[11]_i_1 
       (.CI(\gmem_addr_1_reg_1113_reg[7]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_1113_reg[11]_i_1_n_3 ,\gmem_addr_1_reg_1113_reg[11]_i_1_n_4 ,\gmem_addr_1_reg_1113_reg[11]_i_1_n_5 ,\gmem_addr_1_reg_1113_reg[11]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_1113[11]_i_2_n_3 ,\gmem_addr_1_reg_1113[11]_i_3_n_3 ,\gmem_addr_1_reg_1113[11]_i_4_n_3 ,\gmem_addr_1_reg_1113[11]_i_5_n_3 }),
        .O(inter_pix2_sum1_fu_596_p2[11:8]),
        .S({\gmem_addr_1_reg_1113[11]_i_6_n_3 ,\gmem_addr_1_reg_1113[11]_i_7_n_3 ,\gmem_addr_1_reg_1113[11]_i_8_n_3 ,\gmem_addr_1_reg_1113[11]_i_9_n_3 }));
  FDRE \gmem_addr_1_reg_1113_reg[12] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[12]),
        .Q(gmem_addr_1_reg_1113[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[13] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[13]),
        .Q(gmem_addr_1_reg_1113[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[14] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[14]),
        .Q(gmem_addr_1_reg_1113[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[15] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[15]),
        .Q(gmem_addr_1_reg_1113[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1113_reg[15]_i_1 
       (.CI(\gmem_addr_1_reg_1113_reg[11]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_1113_reg[15]_i_1_n_3 ,\gmem_addr_1_reg_1113_reg[15]_i_1_n_4 ,\gmem_addr_1_reg_1113_reg[15]_i_1_n_5 ,\gmem_addr_1_reg_1113_reg[15]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_1113[15]_i_2_n_3 ,\gmem_addr_1_reg_1113[15]_i_3_n_3 ,\gmem_addr_1_reg_1113[15]_i_4_n_3 ,\gmem_addr_1_reg_1113[15]_i_5_n_3 }),
        .O(inter_pix2_sum1_fu_596_p2[15:12]),
        .S({\gmem_addr_1_reg_1113[15]_i_6_n_3 ,\gmem_addr_1_reg_1113[15]_i_7_n_3 ,\gmem_addr_1_reg_1113[15]_i_8_n_3 ,\gmem_addr_1_reg_1113[15]_i_9_n_3 }));
  FDRE \gmem_addr_1_reg_1113_reg[16] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[16]),
        .Q(gmem_addr_1_reg_1113[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[17] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[17]),
        .Q(gmem_addr_1_reg_1113[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[18] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[18]),
        .Q(gmem_addr_1_reg_1113[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[19] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[19]),
        .Q(gmem_addr_1_reg_1113[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1113_reg[19]_i_1 
       (.CI(\gmem_addr_1_reg_1113_reg[15]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_1113_reg[19]_i_1_n_3 ,\gmem_addr_1_reg_1113_reg[19]_i_1_n_4 ,\gmem_addr_1_reg_1113_reg[19]_i_1_n_5 ,\gmem_addr_1_reg_1113_reg[19]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_1113[19]_i_2_n_3 ,\gmem_addr_1_reg_1113[19]_i_3_n_3 ,\gmem_addr_1_reg_1113[19]_i_4_n_3 ,\gmem_addr_1_reg_1113[19]_i_5_n_3 }),
        .O(inter_pix2_sum1_fu_596_p2[19:16]),
        .S({\gmem_addr_1_reg_1113[19]_i_6_n_3 ,\gmem_addr_1_reg_1113[19]_i_7_n_3 ,\gmem_addr_1_reg_1113[19]_i_8_n_3 ,\gmem_addr_1_reg_1113[19]_i_9_n_3 }));
  FDRE \gmem_addr_1_reg_1113_reg[1] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[1]),
        .Q(gmem_addr_1_reg_1113[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[20] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[20]),
        .Q(gmem_addr_1_reg_1113[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[21] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[21]),
        .Q(gmem_addr_1_reg_1113[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[22] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[22]),
        .Q(gmem_addr_1_reg_1113[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[23] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[23]),
        .Q(gmem_addr_1_reg_1113[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1113_reg[23]_i_1 
       (.CI(\gmem_addr_1_reg_1113_reg[19]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_1113_reg[23]_i_1_n_3 ,\gmem_addr_1_reg_1113_reg[23]_i_1_n_4 ,\gmem_addr_1_reg_1113_reg[23]_i_1_n_5 ,\gmem_addr_1_reg_1113_reg[23]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_1113[23]_i_2_n_3 ,\gmem_addr_1_reg_1113[23]_i_3_n_3 ,\gmem_addr_1_reg_1113[23]_i_4_n_3 ,\gmem_addr_1_reg_1113[23]_i_5_n_3 }),
        .O(inter_pix2_sum1_fu_596_p2[23:20]),
        .S({\gmem_addr_1_reg_1113[23]_i_6_n_3 ,\gmem_addr_1_reg_1113[23]_i_7_n_3 ,\gmem_addr_1_reg_1113[23]_i_8_n_3 ,\gmem_addr_1_reg_1113[23]_i_9_n_3 }));
  FDRE \gmem_addr_1_reg_1113_reg[24] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[24]),
        .Q(gmem_addr_1_reg_1113[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[25] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[25]),
        .Q(gmem_addr_1_reg_1113[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[26] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[26]),
        .Q(gmem_addr_1_reg_1113[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[27] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[27]),
        .Q(gmem_addr_1_reg_1113[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1113_reg[27]_i_1 
       (.CI(\gmem_addr_1_reg_1113_reg[23]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_1113_reg[27]_i_1_n_3 ,\gmem_addr_1_reg_1113_reg[27]_i_1_n_4 ,\gmem_addr_1_reg_1113_reg[27]_i_1_n_5 ,\gmem_addr_1_reg_1113_reg[27]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_1113[27]_i_2_n_3 ,\gmem_addr_1_reg_1113[27]_i_3_n_3 ,\gmem_addr_1_reg_1113[27]_i_4_n_3 ,\gmem_addr_1_reg_1113[27]_i_5_n_3 }),
        .O(inter_pix2_sum1_fu_596_p2[27:24]),
        .S({\gmem_addr_1_reg_1113[27]_i_6_n_3 ,\gmem_addr_1_reg_1113[27]_i_7_n_3 ,\gmem_addr_1_reg_1113[27]_i_8_n_3 ,\gmem_addr_1_reg_1113[27]_i_9_n_3 }));
  FDRE \gmem_addr_1_reg_1113_reg[28] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[28]),
        .Q(gmem_addr_1_reg_1113[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[29] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[29]),
        .Q(gmem_addr_1_reg_1113[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[2] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[2]),
        .Q(gmem_addr_1_reg_1113[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[30] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[30]),
        .Q(gmem_addr_1_reg_1113[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[31] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[31]),
        .Q(gmem_addr_1_reg_1113[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1113_reg[31]_i_1 
       (.CI(\gmem_addr_1_reg_1113_reg[27]_i_1_n_3 ),
        .CO({\NLW_gmem_addr_1_reg_1113_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_1_reg_1113_reg[31]_i_1_n_4 ,\gmem_addr_1_reg_1113_reg[31]_i_1_n_5 ,\gmem_addr_1_reg_1113_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gmem_addr_1_reg_1113[31]_i_2_n_3 ,\gmem_addr_1_reg_1113[31]_i_3_n_3 ,\gmem_addr_1_reg_1113[31]_i_4_n_3 }),
        .O(inter_pix2_sum1_fu_596_p2[31:28]),
        .S({\gmem_addr_1_reg_1113[31]_i_5_n_3 ,\gmem_addr_1_reg_1113[31]_i_6_n_3 ,\gmem_addr_1_reg_1113[31]_i_7_n_3 ,\gmem_addr_1_reg_1113[31]_i_8_n_3 }));
  FDRE \gmem_addr_1_reg_1113_reg[3] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[3]),
        .Q(gmem_addr_1_reg_1113[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1113_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_1113_reg[3]_i_1_n_3 ,\gmem_addr_1_reg_1113_reg[3]_i_1_n_4 ,\gmem_addr_1_reg_1113_reg[3]_i_1_n_5 ,\gmem_addr_1_reg_1113_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_1113[3]_i_2_n_3 ,\gmem_addr_1_reg_1113[3]_i_3_n_3 ,\gmem_addr_1_reg_1113[3]_i_4_n_3 ,1'b0}),
        .O(inter_pix2_sum1_fu_596_p2[3:0]),
        .S({\gmem_addr_1_reg_1113[3]_i_5_n_3 ,\gmem_addr_1_reg_1113[3]_i_6_n_3 ,\gmem_addr_1_reg_1113[3]_i_7_n_3 ,\gmem_addr_1_reg_1113[3]_i_8_n_3 }));
  FDRE \gmem_addr_1_reg_1113_reg[4] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[4]),
        .Q(gmem_addr_1_reg_1113[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[5] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[5]),
        .Q(gmem_addr_1_reg_1113[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[6] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[6]),
        .Q(gmem_addr_1_reg_1113[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[7] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[7]),
        .Q(gmem_addr_1_reg_1113[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_1113_reg[7]_i_1 
       (.CI(\gmem_addr_1_reg_1113_reg[3]_i_1_n_3 ),
        .CO({\gmem_addr_1_reg_1113_reg[7]_i_1_n_3 ,\gmem_addr_1_reg_1113_reg[7]_i_1_n_4 ,\gmem_addr_1_reg_1113_reg[7]_i_1_n_5 ,\gmem_addr_1_reg_1113_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_1_reg_1113[7]_i_2_n_3 ,\gmem_addr_1_reg_1113[7]_i_3_n_3 ,\gmem_addr_1_reg_1113[7]_i_4_n_3 ,\gmem_addr_1_reg_1113[7]_i_5_n_3 }),
        .O(inter_pix2_sum1_fu_596_p2[7:4]),
        .S({\gmem_addr_1_reg_1113[7]_i_6_n_3 ,\gmem_addr_1_reg_1113[7]_i_7_n_3 ,\gmem_addr_1_reg_1113[7]_i_8_n_3 ,\gmem_addr_1_reg_1113[7]_i_9_n_3 }));
  FDRE \gmem_addr_1_reg_1113_reg[8] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[8]),
        .Q(gmem_addr_1_reg_1113[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_1113_reg[9] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(inter_pix2_sum1_fu_596_p2[9]),
        .Q(gmem_addr_1_reg_1113[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_reg_1028[13]_i_2 
       (.I0(inter_pix_read_reg_1009[13]),
        .O(\gmem_addr_reg_1028[13]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem_addr_reg_1028[13]_i_3 
       (.I0(inter_pix_read_reg_1009[13]),
        .O(\gmem_addr_reg_1028[13]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \gmem_addr_reg_1028[13]_i_4 
       (.I0(p_shl5_cast_fu_429_p1[12]),
        .I1(p_shl5_cast_fu_429_p1[11]),
        .I2(inter_pix_read_reg_1009[12]),
        .O(\gmem_addr_reg_1028[13]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \gmem_addr_reg_1028[13]_i_5 
       (.I0(p_shl5_cast_fu_429_p1[11]),
        .I1(p_shl5_cast_fu_429_p1[12]),
        .I2(inter_pix_read_reg_1009[11]),
        .O(\gmem_addr_reg_1028[13]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \gmem_addr_reg_1028[13]_i_6 
       (.I0(p_shl5_cast_fu_429_p1[11]),
        .I1(p_shl5_cast_fu_429_p1[12]),
        .I2(inter_pix_read_reg_1009[10]),
        .O(\gmem_addr_reg_1028[13]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[17]_i_2 
       (.I0(inter_pix_read_reg_1009[16]),
        .I1(inter_pix_read_reg_1009[17]),
        .O(\gmem_addr_reg_1028[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[17]_i_3 
       (.I0(inter_pix_read_reg_1009[15]),
        .I1(inter_pix_read_reg_1009[16]),
        .O(\gmem_addr_reg_1028[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[17]_i_4 
       (.I0(inter_pix_read_reg_1009[14]),
        .I1(inter_pix_read_reg_1009[15]),
        .O(\gmem_addr_reg_1028[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[17]_i_5 
       (.I0(inter_pix_read_reg_1009[13]),
        .I1(inter_pix_read_reg_1009[14]),
        .O(\gmem_addr_reg_1028[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[21]_i_2 
       (.I0(inter_pix_read_reg_1009[20]),
        .I1(inter_pix_read_reg_1009[21]),
        .O(\gmem_addr_reg_1028[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[21]_i_3 
       (.I0(inter_pix_read_reg_1009[19]),
        .I1(inter_pix_read_reg_1009[20]),
        .O(\gmem_addr_reg_1028[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[21]_i_4 
       (.I0(inter_pix_read_reg_1009[18]),
        .I1(inter_pix_read_reg_1009[19]),
        .O(\gmem_addr_reg_1028[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[21]_i_5 
       (.I0(inter_pix_read_reg_1009[17]),
        .I1(inter_pix_read_reg_1009[18]),
        .O(\gmem_addr_reg_1028[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[25]_i_2 
       (.I0(inter_pix_read_reg_1009[24]),
        .I1(inter_pix_read_reg_1009[25]),
        .O(\gmem_addr_reg_1028[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[25]_i_3 
       (.I0(inter_pix_read_reg_1009[23]),
        .I1(inter_pix_read_reg_1009[24]),
        .O(\gmem_addr_reg_1028[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[25]_i_4 
       (.I0(inter_pix_read_reg_1009[22]),
        .I1(inter_pix_read_reg_1009[23]),
        .O(\gmem_addr_reg_1028[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[25]_i_5 
       (.I0(inter_pix_read_reg_1009[21]),
        .I1(inter_pix_read_reg_1009[22]),
        .O(\gmem_addr_reg_1028[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[29]_i_2 
       (.I0(inter_pix_read_reg_1009[28]),
        .I1(inter_pix_read_reg_1009[29]),
        .O(\gmem_addr_reg_1028[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[29]_i_3 
       (.I0(inter_pix_read_reg_1009[27]),
        .I1(inter_pix_read_reg_1009[28]),
        .O(\gmem_addr_reg_1028[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[29]_i_4 
       (.I0(inter_pix_read_reg_1009[26]),
        .I1(inter_pix_read_reg_1009[27]),
        .O(\gmem_addr_reg_1028[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[29]_i_5 
       (.I0(inter_pix_read_reg_1009[25]),
        .I1(inter_pix_read_reg_1009[26]),
        .O(\gmem_addr_reg_1028[29]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \gmem_addr_reg_1028[31]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(p_shl5_cast_fu_429_p1[12]),
        .I2(p_shl5_cast_fu_429_p1[11]),
        .O(gmem_addr_reg_10280));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[31]_i_3 
       (.I0(inter_pix_read_reg_1009[30]),
        .I1(inter_pix_read_reg_1009[31]),
        .O(\gmem_addr_reg_1028[31]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_1028[31]_i_4 
       (.I0(inter_pix_read_reg_1009[29]),
        .I1(inter_pix_read_reg_1009[30]),
        .O(\gmem_addr_reg_1028[31]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h1E)) 
    \gmem_addr_reg_1028[9]_i_2 
       (.I0(p_shl5_cast_fu_429_p1[11]),
        .I1(p_shl5_cast_fu_429_p1[12]),
        .I2(inter_pix_read_reg_1009[9]),
        .O(\gmem_addr_reg_1028[9]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_reg_1028[9]_i_3 
       (.I0(p_shl5_cast_fu_429_p1[12]),
        .I1(p_shl5_cast_fu_429_p1[11]),
        .I2(inter_pix_read_reg_1009[8]),
        .O(\gmem_addr_reg_1028[9]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_1028[9]_i_4 
       (.I0(p_shl5_cast_fu_429_p1[11]),
        .I1(inter_pix_read_reg_1009[7]),
        .O(\gmem_addr_reg_1028[9]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \gmem_addr_reg_1028[9]_i_5 
       (.I0(inter_pix_read_reg_1009[6]),
        .O(\gmem_addr_reg_1028[9]_i_5_n_3 ));
  FDRE \gmem_addr_reg_1028_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(inter_pix_read_reg_1009[0]),
        .Q(gmem_addr_reg_1028[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[10]),
        .Q(gmem_addr_reg_1028[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[11]),
        .Q(gmem_addr_reg_1028[11]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[12]),
        .Q(gmem_addr_reg_1028[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[13]),
        .Q(gmem_addr_reg_1028[13]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1028_reg[13]_i_1 
       (.CI(\gmem_addr_reg_1028_reg[9]_i_1_n_3 ),
        .CO({\gmem_addr_reg_1028_reg[13]_i_1_n_3 ,\gmem_addr_reg_1028_reg[13]_i_1_n_4 ,\gmem_addr_reg_1028_reg[13]_i_1_n_5 ,\gmem_addr_reg_1028_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\gmem_addr_reg_1028[13]_i_2_n_3 ,inter_pix_read_reg_1009[12:10]}),
        .O(tmp_34_fu_467_p2[13:10]),
        .S({\gmem_addr_reg_1028[13]_i_3_n_3 ,\gmem_addr_reg_1028[13]_i_4_n_3 ,\gmem_addr_reg_1028[13]_i_5_n_3 ,\gmem_addr_reg_1028[13]_i_6_n_3 }));
  FDRE \gmem_addr_reg_1028_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[14]),
        .Q(gmem_addr_reg_1028[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[15]),
        .Q(gmem_addr_reg_1028[15]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[16]),
        .Q(gmem_addr_reg_1028[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[17]),
        .Q(gmem_addr_reg_1028[17]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1028_reg[17]_i_1 
       (.CI(\gmem_addr_reg_1028_reg[13]_i_1_n_3 ),
        .CO({\gmem_addr_reg_1028_reg[17]_i_1_n_3 ,\gmem_addr_reg_1028_reg[17]_i_1_n_4 ,\gmem_addr_reg_1028_reg[17]_i_1_n_5 ,\gmem_addr_reg_1028_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(inter_pix_read_reg_1009[16:13]),
        .O(tmp_34_fu_467_p2[17:14]),
        .S({\gmem_addr_reg_1028[17]_i_2_n_3 ,\gmem_addr_reg_1028[17]_i_3_n_3 ,\gmem_addr_reg_1028[17]_i_4_n_3 ,\gmem_addr_reg_1028[17]_i_5_n_3 }));
  FDRE \gmem_addr_reg_1028_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[18]),
        .Q(gmem_addr_reg_1028[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[19]),
        .Q(gmem_addr_reg_1028[19]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(inter_pix_read_reg_1009[1]),
        .Q(gmem_addr_reg_1028[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[20]),
        .Q(gmem_addr_reg_1028[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[21]),
        .Q(gmem_addr_reg_1028[21]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1028_reg[21]_i_1 
       (.CI(\gmem_addr_reg_1028_reg[17]_i_1_n_3 ),
        .CO({\gmem_addr_reg_1028_reg[21]_i_1_n_3 ,\gmem_addr_reg_1028_reg[21]_i_1_n_4 ,\gmem_addr_reg_1028_reg[21]_i_1_n_5 ,\gmem_addr_reg_1028_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(inter_pix_read_reg_1009[20:17]),
        .O(tmp_34_fu_467_p2[21:18]),
        .S({\gmem_addr_reg_1028[21]_i_2_n_3 ,\gmem_addr_reg_1028[21]_i_3_n_3 ,\gmem_addr_reg_1028[21]_i_4_n_3 ,\gmem_addr_reg_1028[21]_i_5_n_3 }));
  FDRE \gmem_addr_reg_1028_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[22]),
        .Q(gmem_addr_reg_1028[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[23]),
        .Q(gmem_addr_reg_1028[23]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[24]),
        .Q(gmem_addr_reg_1028[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[25]),
        .Q(gmem_addr_reg_1028[25]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1028_reg[25]_i_1 
       (.CI(\gmem_addr_reg_1028_reg[21]_i_1_n_3 ),
        .CO({\gmem_addr_reg_1028_reg[25]_i_1_n_3 ,\gmem_addr_reg_1028_reg[25]_i_1_n_4 ,\gmem_addr_reg_1028_reg[25]_i_1_n_5 ,\gmem_addr_reg_1028_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(inter_pix_read_reg_1009[24:21]),
        .O(tmp_34_fu_467_p2[25:22]),
        .S({\gmem_addr_reg_1028[25]_i_2_n_3 ,\gmem_addr_reg_1028[25]_i_3_n_3 ,\gmem_addr_reg_1028[25]_i_4_n_3 ,\gmem_addr_reg_1028[25]_i_5_n_3 }));
  FDRE \gmem_addr_reg_1028_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[26]),
        .Q(gmem_addr_reg_1028[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[27]),
        .Q(gmem_addr_reg_1028[27]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[28]),
        .Q(gmem_addr_reg_1028[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[29]),
        .Q(gmem_addr_reg_1028[29]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1028_reg[29]_i_1 
       (.CI(\gmem_addr_reg_1028_reg[25]_i_1_n_3 ),
        .CO({\gmem_addr_reg_1028_reg[29]_i_1_n_3 ,\gmem_addr_reg_1028_reg[29]_i_1_n_4 ,\gmem_addr_reg_1028_reg[29]_i_1_n_5 ,\gmem_addr_reg_1028_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(inter_pix_read_reg_1009[28:25]),
        .O(tmp_34_fu_467_p2[29:26]),
        .S({\gmem_addr_reg_1028[29]_i_2_n_3 ,\gmem_addr_reg_1028[29]_i_3_n_3 ,\gmem_addr_reg_1028[29]_i_4_n_3 ,\gmem_addr_reg_1028[29]_i_5_n_3 }));
  FDRE \gmem_addr_reg_1028_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(inter_pix_read_reg_1009[2]),
        .Q(gmem_addr_reg_1028[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[30]),
        .Q(gmem_addr_reg_1028[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[31]),
        .Q(gmem_addr_reg_1028[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1028_reg[31]_i_2 
       (.CI(\gmem_addr_reg_1028_reg[29]_i_1_n_3 ),
        .CO({\NLW_gmem_addr_reg_1028_reg[31]_i_2_CO_UNCONNECTED [3:1],\gmem_addr_reg_1028_reg[31]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,inter_pix_read_reg_1009[29]}),
        .O({\NLW_gmem_addr_reg_1028_reg[31]_i_2_O_UNCONNECTED [3:2],tmp_34_fu_467_p2[31:30]}),
        .S({1'b0,1'b0,\gmem_addr_reg_1028[31]_i_3_n_3 ,\gmem_addr_reg_1028[31]_i_4_n_3 }));
  FDRE \gmem_addr_reg_1028_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(inter_pix_read_reg_1009[3]),
        .Q(gmem_addr_reg_1028[3]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(inter_pix_read_reg_1009[4]),
        .Q(gmem_addr_reg_1028[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(inter_pix_read_reg_1009[5]),
        .Q(gmem_addr_reg_1028[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[6]),
        .Q(gmem_addr_reg_1028[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[7]),
        .Q(gmem_addr_reg_1028[7]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[8]),
        .Q(gmem_addr_reg_1028[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_1028_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_reg_10280),
        .D(tmp_34_fu_467_p2[9]),
        .Q(gmem_addr_reg_1028[9]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_1028_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_1028_reg[9]_i_1_n_3 ,\gmem_addr_reg_1028_reg[9]_i_1_n_4 ,\gmem_addr_reg_1028_reg[9]_i_1_n_5 ,\gmem_addr_reg_1028_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({inter_pix_read_reg_1009[9:8],p_shl5_cast_fu_429_p1[11],1'b0}),
        .O(tmp_34_fu_467_p2[9:6]),
        .S({\gmem_addr_reg_1028[9]_i_2_n_3 ,\gmem_addr_reg_1028[9]_i_3_n_3 ,\gmem_addr_reg_1028[9]_i_4_n_3 ,\gmem_addr_reg_1028[9]_i_5_n_3 }));
  LUT3 #(
    .INIT(8'h80)) 
    \i1_reg_356[10]_i_1 
       (.I0(p_shl5_cast_fu_429_p1[12]),
        .I1(p_shl5_cast_fu_429_p1[11]),
        .I2(ap_CS_fsm_state2),
        .O(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[0]),
        .Q(i1_reg_356[0]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[10]),
        .Q(i1_reg_356[10]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[1]),
        .Q(i1_reg_356[1]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[2]),
        .Q(i1_reg_356[2]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[3]),
        .Q(i1_reg_356[3]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[4]),
        .Q(i1_reg_356[4]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[5]),
        .Q(i1_reg_356[5]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[6]),
        .Q(i1_reg_356[6]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[7]),
        .Q(i1_reg_356[7]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[8]),
        .Q(i1_reg_356[8]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \i1_reg_356_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state33),
        .D(i_2_reg_1071[9]),
        .Q(i1_reg_356[9]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_1_reg_1037[0]_i_1 
       (.I0(\i_reg_333_reg_n_3_[0] ),
        .O(i_1_fu_491_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_1037[10]_i_2 
       (.I0(\i_reg_333_reg_n_3_[8] ),
        .I1(\i_reg_333_reg_n_3_[6] ),
        .I2(\i_1_reg_1037[10]_i_3_n_3 ),
        .I3(\i_reg_333_reg_n_3_[7] ),
        .I4(\i_reg_333_reg_n_3_[9] ),
        .I5(\i_reg_333_reg_n_3_[10] ),
        .O(i_1_fu_491_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_1_reg_1037[10]_i_3 
       (.I0(\i_reg_333_reg_n_3_[5] ),
        .I1(\i_reg_333_reg_n_3_[3] ),
        .I2(\i_reg_333_reg_n_3_[1] ),
        .I3(\i_reg_333_reg_n_3_[0] ),
        .I4(\i_reg_333_reg_n_3_[2] ),
        .I5(\i_reg_333_reg_n_3_[4] ),
        .O(\i_1_reg_1037[10]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_1037[1]_i_1 
       (.I0(\i_reg_333_reg_n_3_[0] ),
        .I1(\i_reg_333_reg_n_3_[1] ),
        .O(i_1_fu_491_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_1037[2]_i_1 
       (.I0(\i_reg_333_reg_n_3_[0] ),
        .I1(\i_reg_333_reg_n_3_[1] ),
        .I2(\i_reg_333_reg_n_3_[2] ),
        .O(i_1_fu_491_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_1037[3]_i_1 
       (.I0(\i_reg_333_reg_n_3_[1] ),
        .I1(\i_reg_333_reg_n_3_[0] ),
        .I2(\i_reg_333_reg_n_3_[2] ),
        .I3(\i_reg_333_reg_n_3_[3] ),
        .O(i_1_fu_491_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_1037[4]_i_1 
       (.I0(\i_reg_333_reg_n_3_[2] ),
        .I1(\i_reg_333_reg_n_3_[0] ),
        .I2(\i_reg_333_reg_n_3_[1] ),
        .I3(\i_reg_333_reg_n_3_[3] ),
        .I4(\i_reg_333_reg_n_3_[4] ),
        .O(i_1_fu_491_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_1_reg_1037[5]_i_1 
       (.I0(\i_reg_333_reg_n_3_[3] ),
        .I1(\i_reg_333_reg_n_3_[1] ),
        .I2(\i_reg_333_reg_n_3_[0] ),
        .I3(\i_reg_333_reg_n_3_[2] ),
        .I4(\i_reg_333_reg_n_3_[4] ),
        .I5(\i_reg_333_reg_n_3_[5] ),
        .O(i_1_fu_491_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_1_reg_1037[6]_i_1 
       (.I0(\i_1_reg_1037[10]_i_3_n_3 ),
        .I1(\i_reg_333_reg_n_3_[6] ),
        .O(i_1_fu_491_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_1_reg_1037[7]_i_1 
       (.I0(\i_1_reg_1037[10]_i_3_n_3 ),
        .I1(\i_reg_333_reg_n_3_[6] ),
        .I2(\i_reg_333_reg_n_3_[7] ),
        .O(i_1_fu_491_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_1_reg_1037[8]_i_1 
       (.I0(\i_reg_333_reg_n_3_[6] ),
        .I1(\i_1_reg_1037[10]_i_3_n_3 ),
        .I2(\i_reg_333_reg_n_3_[7] ),
        .I3(\i_reg_333_reg_n_3_[8] ),
        .O(i_1_fu_491_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_1_reg_1037[9]_i_1 
       (.I0(\i_reg_333_reg_n_3_[7] ),
        .I1(\i_1_reg_1037[10]_i_3_n_3 ),
        .I2(\i_reg_333_reg_n_3_[6] ),
        .I3(\i_reg_333_reg_n_3_[8] ),
        .I4(\i_reg_333_reg_n_3_[9] ),
        .O(i_1_fu_491_p2[9]));
  FDRE \i_1_reg_1037_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[0]),
        .Q(i_1_reg_1037[0]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[10]),
        .Q(i_1_reg_1037[10]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[1]),
        .Q(i_1_reg_1037[1]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[2]),
        .Q(i_1_reg_1037[2]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[3]),
        .Q(i_1_reg_1037[3]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[4]),
        .Q(i_1_reg_1037[4]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[5]),
        .Q(i_1_reg_1037[5]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[6]),
        .Q(i_1_reg_1037[6]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[7]),
        .Q(i_1_reg_1037[7]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[8]),
        .Q(i_1_reg_1037[8]),
        .R(1'b0));
  FDRE \i_1_reg_1037_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_26),
        .D(i_1_fu_491_p2[9]),
        .Q(i_1_reg_1037[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_1071[0]_i_1 
       (.I0(i1_reg_356[0]),
        .O(i_2_fu_555_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1071[10]_i_1 
       (.I0(i1_reg_356[8]),
        .I1(i1_reg_356[6]),
        .I2(\i_2_reg_1071[10]_i_2_n_3 ),
        .I3(i1_reg_356[7]),
        .I4(i1_reg_356[9]),
        .I5(i1_reg_356[10]),
        .O(i_2_fu_555_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_2_reg_1071[10]_i_2 
       (.I0(i1_reg_356[5]),
        .I1(i1_reg_356[3]),
        .I2(i1_reg_356[1]),
        .I3(i1_reg_356[0]),
        .I4(i1_reg_356[2]),
        .I5(i1_reg_356[4]),
        .O(\i_2_reg_1071[10]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_2_reg_1071[1]_i_1 
       (.I0(i1_reg_356[0]),
        .I1(i1_reg_356[1]),
        .O(i_2_fu_555_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_1071[2]_i_1 
       (.I0(i1_reg_356[0]),
        .I1(i1_reg_356[1]),
        .I2(i1_reg_356[2]),
        .O(\i_2_reg_1071[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_1071[3]_i_1 
       (.I0(i1_reg_356[1]),
        .I1(i1_reg_356[0]),
        .I2(i1_reg_356[2]),
        .I3(i1_reg_356[3]),
        .O(i_2_fu_555_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_1071[4]_i_1 
       (.I0(i1_reg_356[2]),
        .I1(i1_reg_356[0]),
        .I2(i1_reg_356[1]),
        .I3(i1_reg_356[3]),
        .I4(i1_reg_356[4]),
        .O(i_2_fu_555_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_2_reg_1071[5]_i_1 
       (.I0(i1_reg_356[3]),
        .I1(i1_reg_356[1]),
        .I2(i1_reg_356[0]),
        .I3(i1_reg_356[2]),
        .I4(i1_reg_356[4]),
        .I5(i1_reg_356[5]),
        .O(i_2_fu_555_p2[5]));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \i_2_reg_1071[6]_i_1 
       (.I0(i1_reg_356[4]),
        .I1(i1_reg_356[2]),
        .I2(\i_2_reg_1071[6]_i_2_n_3 ),
        .I3(i1_reg_356[3]),
        .I4(i1_reg_356[5]),
        .I5(i1_reg_356[6]),
        .O(i_2_fu_555_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \i_2_reg_1071[6]_i_2 
       (.I0(i1_reg_356[1]),
        .I1(i1_reg_356[0]),
        .O(\i_2_reg_1071[6]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'h78)) 
    \i_2_reg_1071[7]_i_1 
       (.I0(\i_2_reg_1071[10]_i_2_n_3 ),
        .I1(i1_reg_356[6]),
        .I2(i1_reg_356[7]),
        .O(i_2_fu_555_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_2_reg_1071[8]_i_1 
       (.I0(i1_reg_356[6]),
        .I1(\i_2_reg_1071[10]_i_2_n_3 ),
        .I2(i1_reg_356[7]),
        .I3(i1_reg_356[8]),
        .O(i_2_fu_555_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_2_reg_1071[9]_i_1 
       (.I0(i1_reg_356[7]),
        .I1(\i_2_reg_1071[10]_i_2_n_3 ),
        .I2(i1_reg_356[6]),
        .I3(i1_reg_356[8]),
        .I4(i1_reg_356[9]),
        .O(i_2_fu_555_p2[9]));
  FDRE \i_2_reg_1071_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[0]),
        .Q(i_2_reg_1071[0]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[10]),
        .Q(i_2_reg_1071[10]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[1]),
        .Q(i_2_reg_1071[1]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(\i_2_reg_1071[2]_i_1_n_3 ),
        .Q(i_2_reg_1071[2]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[3]),
        .Q(i_2_reg_1071[3]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[4]),
        .Q(i_2_reg_1071[4]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[5]),
        .Q(i_2_reg_1071[5]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[6]),
        .Q(i_2_reg_1071[6]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[7]),
        .Q(i_2_reg_1071[7]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[8]),
        .Q(i_2_reg_1071[8]),
        .R(1'b0));
  FDRE \i_2_reg_1071_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_2_fu_555_p2[9]),
        .Q(i_2_reg_1071[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_333[10]_i_1 
       (.I0(\ap_CS_fsm_reg_n_3_[8] ),
        .I1(ap_CS_fsm_state11),
        .O(i_reg_333));
  FDRE \i_reg_333_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[0]),
        .Q(\i_reg_333_reg_n_3_[0] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[10]),
        .Q(\i_reg_333_reg_n_3_[10] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[1]),
        .Q(\i_reg_333_reg_n_3_[1] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[2]),
        .Q(\i_reg_333_reg_n_3_[2] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[3]),
        .Q(\i_reg_333_reg_n_3_[3] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[4]),
        .Q(\i_reg_333_reg_n_3_[4] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[5]),
        .Q(\i_reg_333_reg_n_3_[5] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[6]),
        .Q(\i_reg_333_reg_n_3_[6] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[7]),
        .Q(\i_reg_333_reg_n_3_[7] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[8]),
        .Q(\i_reg_333_reg_n_3_[8] ),
        .R(i_reg_333));
  FDRE \i_reg_333_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(i_1_reg_1037[9]),
        .Q(\i_reg_333_reg_n_3_[9] ),
        .R(i_reg_333));
  FDRE \inter_pix_read_reg_1009_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[0]),
        .Q(inter_pix_read_reg_1009[0]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[10]),
        .Q(inter_pix_read_reg_1009[10]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[11] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[11]),
        .Q(inter_pix_read_reg_1009[11]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[12] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[12]),
        .Q(inter_pix_read_reg_1009[12]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[13] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[13]),
        .Q(inter_pix_read_reg_1009[13]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[14] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[14]),
        .Q(inter_pix_read_reg_1009[14]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[15] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[15]),
        .Q(inter_pix_read_reg_1009[15]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[16] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[16]),
        .Q(inter_pix_read_reg_1009[16]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[17] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[17]),
        .Q(inter_pix_read_reg_1009[17]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[18] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[18]),
        .Q(inter_pix_read_reg_1009[18]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[19] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[19]),
        .Q(inter_pix_read_reg_1009[19]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[1]),
        .Q(inter_pix_read_reg_1009[1]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[20] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[20]),
        .Q(inter_pix_read_reg_1009[20]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[21] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[21]),
        .Q(inter_pix_read_reg_1009[21]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[22] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[22]),
        .Q(inter_pix_read_reg_1009[22]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[23] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[23]),
        .Q(inter_pix_read_reg_1009[23]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[24] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[24]),
        .Q(inter_pix_read_reg_1009[24]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[25] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[25]),
        .Q(inter_pix_read_reg_1009[25]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[26] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[26]),
        .Q(inter_pix_read_reg_1009[26]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[27] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[27]),
        .Q(inter_pix_read_reg_1009[27]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[28] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[28]),
        .Q(inter_pix_read_reg_1009[28]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[29] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[29]),
        .Q(inter_pix_read_reg_1009[29]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[2]),
        .Q(inter_pix_read_reg_1009[2]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[30] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[30]),
        .Q(inter_pix_read_reg_1009[30]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[31] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[31]),
        .Q(inter_pix_read_reg_1009[31]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[3]),
        .Q(inter_pix_read_reg_1009[3]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[4]),
        .Q(inter_pix_read_reg_1009[4]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[5]),
        .Q(inter_pix_read_reg_1009[5]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[6]),
        .Q(inter_pix_read_reg_1009[6]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[7]),
        .Q(inter_pix_read_reg_1009[7]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[8]),
        .Q(inter_pix_read_reg_1009[8]),
        .R(1'b0));
  FDRE \inter_pix_read_reg_1009_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(inter_pix[9]),
        .Q(inter_pix_read_reg_1009[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \j_reg_1128[0]_i_1 
       (.I0(j_reg_1128_reg__0[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_8_reg_1124),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(row_assign_reg_368[0]),
        .O(j_fu_633_p2[0]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_1128[10]_i_2 
       (.I0(p_0_in__0[8]),
        .I1(\j_reg_1128[10]_i_4_n_3 ),
        .I2(p_0_in__0[7]),
        .I3(p_0_in__0[9]),
        .I4(p_0_in__0[10]),
        .O(j_fu_633_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \j_reg_1128[10]_i_3 
       (.I0(row_assign_reg_368[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(tmp_8_reg_1124),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_1128_reg__0[8]),
        .O(p_0_in__0[8]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \j_reg_1128[10]_i_4 
       (.I0(j_reg_1128_reg__0[6]),
        .I1(row_assign_reg_368[6]),
        .I2(\j_reg_1128[6]_i_2_n_3 ),
        .I3(row_assign_reg_368[5]),
        .I4(load),
        .I5(j_reg_1128_reg__0[5]),
        .O(\j_reg_1128[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \j_reg_1128[10]_i_5 
       (.I0(row_assign_reg_368[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(tmp_8_reg_1124),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_1128_reg__0[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \j_reg_1128[10]_i_6 
       (.I0(row_assign_reg_368[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(tmp_8_reg_1124),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_1128_reg__0[9]),
        .O(p_0_in__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \j_reg_1128[10]_i_7 
       (.I0(row_assign_reg_368[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(tmp_8_reg_1124),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_1128_reg__0[10]),
        .O(p_0_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \j_reg_1128[1]_i_1 
       (.I0(j_reg_1128_reg__0[0]),
        .I1(row_assign_reg_368[0]),
        .I2(j_reg_1128_reg__0[1]),
        .I3(load),
        .I4(row_assign_reg_368[1]),
        .O(j_fu_633_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \j_reg_1128[2]_i_1 
       (.I0(p_0_in__0[0]),
        .I1(row_assign_reg_368[1]),
        .I2(j_reg_1128_reg__0[1]),
        .I3(j_reg_1128_reg__0[2]),
        .I4(load),
        .I5(row_assign_reg_368[2]),
        .O(j_fu_633_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \j_reg_1128[2]_i_2 
       (.I0(row_assign_reg_368[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_3),
        .I2(tmp_8_reg_1124),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(j_reg_1128_reg__0[0]),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \j_reg_1128[3]_i_1 
       (.I0(\j_reg_1128[3]_i_2_n_3 ),
        .I1(row_assign_reg_368[2]),
        .I2(j_reg_1128_reg__0[2]),
        .I3(j_reg_1128_reg__0[3]),
        .I4(load),
        .I5(row_assign_reg_368[3]),
        .O(j_fu_633_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \j_reg_1128[3]_i_2 
       (.I0(j_reg_1128_reg__0[1]),
        .I1(row_assign_reg_368[1]),
        .I2(j_reg_1128_reg__0[0]),
        .I3(load),
        .I4(row_assign_reg_368[0]),
        .O(\j_reg_1128[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \j_reg_1128[4]_i_1 
       (.I0(\j_reg_1128[4]_i_2_n_3 ),
        .I1(row_assign_reg_368[3]),
        .I2(j_reg_1128_reg__0[3]),
        .I3(j_reg_1128_reg__0[4]),
        .I4(load),
        .I5(row_assign_reg_368[4]),
        .O(j_fu_633_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \j_reg_1128[4]_i_2 
       (.I0(j_reg_1128_reg__0[2]),
        .I1(row_assign_reg_368[2]),
        .I2(p_0_in__0[0]),
        .I3(row_assign_reg_368[1]),
        .I4(load),
        .I5(j_reg_1128_reg__0[1]),
        .O(\j_reg_1128[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \j_reg_1128[5]_i_1 
       (.I0(\j_reg_1128[5]_i_2_n_3 ),
        .I1(row_assign_reg_368[4]),
        .I2(j_reg_1128_reg__0[4]),
        .I3(j_reg_1128_reg__0[5]),
        .I4(load),
        .I5(row_assign_reg_368[5]),
        .O(j_fu_633_p2[5]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \j_reg_1128[5]_i_2 
       (.I0(j_reg_1128_reg__0[3]),
        .I1(row_assign_reg_368[3]),
        .I2(\j_reg_1128[3]_i_2_n_3 ),
        .I3(row_assign_reg_368[2]),
        .I4(load),
        .I5(j_reg_1128_reg__0[2]),
        .O(\j_reg_1128[5]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \j_reg_1128[6]_i_1 
       (.I0(\j_reg_1128[6]_i_2_n_3 ),
        .I1(row_assign_reg_368[5]),
        .I2(j_reg_1128_reg__0[5]),
        .I3(j_reg_1128_reg__0[6]),
        .I4(load),
        .I5(row_assign_reg_368[6]),
        .O(j_fu_633_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \j_reg_1128[6]_i_2 
       (.I0(j_reg_1128_reg__0[4]),
        .I1(row_assign_reg_368[4]),
        .I2(\j_reg_1128[4]_i_2_n_3 ),
        .I3(row_assign_reg_368[3]),
        .I4(load),
        .I5(j_reg_1128_reg__0[3]),
        .O(\j_reg_1128[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \j_reg_1128[7]_i_1 
       (.I0(\j_reg_1128[7]_i_2_n_3 ),
        .I1(row_assign_reg_368[6]),
        .I2(j_reg_1128_reg__0[6]),
        .I3(j_reg_1128_reg__0[7]),
        .I4(load),
        .I5(row_assign_reg_368[7]),
        .O(j_fu_633_p2[7]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \j_reg_1128[7]_i_2 
       (.I0(j_reg_1128_reg__0[5]),
        .I1(row_assign_reg_368[5]),
        .I2(\j_reg_1128[5]_i_2_n_3 ),
        .I3(row_assign_reg_368[4]),
        .I4(load),
        .I5(j_reg_1128_reg__0[4]),
        .O(\j_reg_1128[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \j_reg_1128[8]_i_1 
       (.I0(\j_reg_1128[10]_i_4_n_3 ),
        .I1(row_assign_reg_368[7]),
        .I2(j_reg_1128_reg__0[7]),
        .I3(j_reg_1128_reg__0[8]),
        .I4(load),
        .I5(row_assign_reg_368[8]),
        .O(j_fu_633_p2[8]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \j_reg_1128[9]_i_1 
       (.I0(p_0_in__0[7]),
        .I1(\j_reg_1128[10]_i_4_n_3 ),
        .I2(row_assign_reg_368[8]),
        .I3(load),
        .I4(j_reg_1128_reg__0[8]),
        .I5(p_0_in__0[9]),
        .O(j_fu_633_p2[9]));
  FDRE \j_reg_1128_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[0]),
        .Q(j_reg_1128_reg__0[0]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[10]),
        .Q(j_reg_1128_reg__0[10]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[1]),
        .Q(j_reg_1128_reg__0[1]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[2]),
        .Q(j_reg_1128_reg__0[2]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[3]),
        .Q(j_reg_1128_reg__0[3]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[4]),
        .Q(j_reg_1128_reg__0[4]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[5]),
        .Q(j_reg_1128_reg__0[5]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[6]),
        .Q(j_reg_1128_reg__0[6]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[7]),
        .Q(j_reg_1128_reg__0[7]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[8]),
        .Q(j_reg_1128_reg__0[8]),
        .R(1'b0));
  FDRE \j_reg_1128_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_23),
        .D(j_fu_633_p2[9]),
        .Q(j_reg_1128_reg__0[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \lastLine_1_reg_344[0]_i_1 
       (.I0(ap_CS_fsm_state33),
        .I1(or_cond_reg_1076),
        .O(\lastLine_1_reg_344[0]_i_1_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[0]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[3]),
        .O(\lastLine_1_reg_344[0]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[0]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[2]),
        .O(\lastLine_1_reg_344[0]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[0]_i_5 
       (.I0(lastLine_1_reg_344_reg[1]),
        .O(\lastLine_1_reg_344[0]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lastLine_1_reg_344[0]_i_6 
       (.I0(lastLine_1_reg_344_reg[0]),
        .O(\lastLine_1_reg_344[0]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[12]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[15]),
        .O(\lastLine_1_reg_344[12]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[12]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[14]),
        .O(\lastLine_1_reg_344[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[12]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[13]),
        .O(\lastLine_1_reg_344[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[12]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[12]),
        .O(\lastLine_1_reg_344[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[16]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[19]),
        .O(\lastLine_1_reg_344[16]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[16]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[18]),
        .O(\lastLine_1_reg_344[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[16]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[17]),
        .O(\lastLine_1_reg_344[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[16]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[16]),
        .O(\lastLine_1_reg_344[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[20]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[23]),
        .O(\lastLine_1_reg_344[20]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[20]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[22]),
        .O(\lastLine_1_reg_344[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[20]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[21]),
        .O(\lastLine_1_reg_344[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[20]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[20]),
        .O(\lastLine_1_reg_344[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[24]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[24]),
        .O(\lastLine_1_reg_344[24]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[4]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[7]),
        .O(\lastLine_1_reg_344[4]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[4]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[6]),
        .O(\lastLine_1_reg_344[4]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[4]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[5]),
        .O(\lastLine_1_reg_344[4]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[4]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[4]),
        .O(\lastLine_1_reg_344[4]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[8]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[11]),
        .O(\lastLine_1_reg_344[8]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[8]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[10]),
        .O(\lastLine_1_reg_344[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[8]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[9]),
        .O(\lastLine_1_reg_344[8]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \lastLine_1_reg_344[8]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[8]),
        .O(\lastLine_1_reg_344[8]_i_5_n_3 ));
  FDSE \lastLine_1_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[0]_i_2_n_10 ),
        .Q(lastLine_1_reg_344_reg[0]),
        .S(\i1_reg_356[10]_i_1_n_3 ));
  CARRY4 \lastLine_1_reg_344_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\lastLine_1_reg_344_reg[0]_i_2_n_3 ,\lastLine_1_reg_344_reg[0]_i_2_n_4 ,\lastLine_1_reg_344_reg[0]_i_2_n_5 ,\lastLine_1_reg_344_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\lastLine_1_reg_344_reg[0]_i_2_n_7 ,\lastLine_1_reg_344_reg[0]_i_2_n_8 ,\lastLine_1_reg_344_reg[0]_i_2_n_9 ,\lastLine_1_reg_344_reg[0]_i_2_n_10 }),
        .S({\lastLine_1_reg_344[0]_i_3_n_3 ,\lastLine_1_reg_344[0]_i_4_n_3 ,\lastLine_1_reg_344[0]_i_5_n_3 ,\lastLine_1_reg_344[0]_i_6_n_3 }));
  FDRE \lastLine_1_reg_344_reg[10] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[8]_i_1_n_8 ),
        .Q(lastLine_1_reg_344_reg__0[10]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[11] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[8]_i_1_n_7 ),
        .Q(lastLine_1_reg_344_reg__0[11]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[12] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[12]_i_1_n_10 ),
        .Q(lastLine_1_reg_344_reg__0[12]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  CARRY4 \lastLine_1_reg_344_reg[12]_i_1 
       (.CI(\lastLine_1_reg_344_reg[8]_i_1_n_3 ),
        .CO({\lastLine_1_reg_344_reg[12]_i_1_n_3 ,\lastLine_1_reg_344_reg[12]_i_1_n_4 ,\lastLine_1_reg_344_reg[12]_i_1_n_5 ,\lastLine_1_reg_344_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lastLine_1_reg_344_reg[12]_i_1_n_7 ,\lastLine_1_reg_344_reg[12]_i_1_n_8 ,\lastLine_1_reg_344_reg[12]_i_1_n_9 ,\lastLine_1_reg_344_reg[12]_i_1_n_10 }),
        .S({\lastLine_1_reg_344[12]_i_2_n_3 ,\lastLine_1_reg_344[12]_i_3_n_3 ,\lastLine_1_reg_344[12]_i_4_n_3 ,\lastLine_1_reg_344[12]_i_5_n_3 }));
  FDRE \lastLine_1_reg_344_reg[13] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[12]_i_1_n_9 ),
        .Q(lastLine_1_reg_344_reg__0[13]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[14] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[12]_i_1_n_8 ),
        .Q(lastLine_1_reg_344_reg__0[14]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[15] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[12]_i_1_n_7 ),
        .Q(lastLine_1_reg_344_reg__0[15]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[16] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[16]_i_1_n_10 ),
        .Q(lastLine_1_reg_344_reg__0[16]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  CARRY4 \lastLine_1_reg_344_reg[16]_i_1 
       (.CI(\lastLine_1_reg_344_reg[12]_i_1_n_3 ),
        .CO({\lastLine_1_reg_344_reg[16]_i_1_n_3 ,\lastLine_1_reg_344_reg[16]_i_1_n_4 ,\lastLine_1_reg_344_reg[16]_i_1_n_5 ,\lastLine_1_reg_344_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lastLine_1_reg_344_reg[16]_i_1_n_7 ,\lastLine_1_reg_344_reg[16]_i_1_n_8 ,\lastLine_1_reg_344_reg[16]_i_1_n_9 ,\lastLine_1_reg_344_reg[16]_i_1_n_10 }),
        .S({\lastLine_1_reg_344[16]_i_2_n_3 ,\lastLine_1_reg_344[16]_i_3_n_3 ,\lastLine_1_reg_344[16]_i_4_n_3 ,\lastLine_1_reg_344[16]_i_5_n_3 }));
  FDRE \lastLine_1_reg_344_reg[17] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[16]_i_1_n_9 ),
        .Q(lastLine_1_reg_344_reg__0[17]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[18] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[16]_i_1_n_8 ),
        .Q(lastLine_1_reg_344_reg__0[18]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[19] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[16]_i_1_n_7 ),
        .Q(lastLine_1_reg_344_reg__0[19]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDSE \lastLine_1_reg_344_reg[1] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[0]_i_2_n_9 ),
        .Q(lastLine_1_reg_344_reg[1]),
        .S(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[20] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[20]_i_1_n_10 ),
        .Q(lastLine_1_reg_344_reg__0[20]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  CARRY4 \lastLine_1_reg_344_reg[20]_i_1 
       (.CI(\lastLine_1_reg_344_reg[16]_i_1_n_3 ),
        .CO({\lastLine_1_reg_344_reg[20]_i_1_n_3 ,\lastLine_1_reg_344_reg[20]_i_1_n_4 ,\lastLine_1_reg_344_reg[20]_i_1_n_5 ,\lastLine_1_reg_344_reg[20]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lastLine_1_reg_344_reg[20]_i_1_n_7 ,\lastLine_1_reg_344_reg[20]_i_1_n_8 ,\lastLine_1_reg_344_reg[20]_i_1_n_9 ,\lastLine_1_reg_344_reg[20]_i_1_n_10 }),
        .S({\lastLine_1_reg_344[20]_i_2_n_3 ,\lastLine_1_reg_344[20]_i_3_n_3 ,\lastLine_1_reg_344[20]_i_4_n_3 ,\lastLine_1_reg_344[20]_i_5_n_3 }));
  FDRE \lastLine_1_reg_344_reg[21] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[20]_i_1_n_9 ),
        .Q(lastLine_1_reg_344_reg__0[21]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[22] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[20]_i_1_n_8 ),
        .Q(lastLine_1_reg_344_reg__0[22]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[23] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[20]_i_1_n_7 ),
        .Q(lastLine_1_reg_344_reg__0[23]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[24] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[24]_i_1_n_10 ),
        .Q(lastLine_1_reg_344_reg__0[24]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  CARRY4 \lastLine_1_reg_344_reg[24]_i_1 
       (.CI(\lastLine_1_reg_344_reg[20]_i_1_n_3 ),
        .CO(\NLW_lastLine_1_reg_344_reg[24]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_lastLine_1_reg_344_reg[24]_i_1_O_UNCONNECTED [3:1],\lastLine_1_reg_344_reg[24]_i_1_n_10 }),
        .S({1'b0,1'b0,1'b0,\lastLine_1_reg_344[24]_i_2_n_3 }));
  FDRE \lastLine_1_reg_344_reg[2] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[0]_i_2_n_8 ),
        .Q(lastLine_1_reg_344_reg__0[2]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[3] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[0]_i_2_n_7 ),
        .Q(lastLine_1_reg_344_reg__0[3]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[4] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[4]_i_1_n_10 ),
        .Q(lastLine_1_reg_344_reg__0[4]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  CARRY4 \lastLine_1_reg_344_reg[4]_i_1 
       (.CI(\lastLine_1_reg_344_reg[0]_i_2_n_3 ),
        .CO({\lastLine_1_reg_344_reg[4]_i_1_n_3 ,\lastLine_1_reg_344_reg[4]_i_1_n_4 ,\lastLine_1_reg_344_reg[4]_i_1_n_5 ,\lastLine_1_reg_344_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lastLine_1_reg_344_reg[4]_i_1_n_7 ,\lastLine_1_reg_344_reg[4]_i_1_n_8 ,\lastLine_1_reg_344_reg[4]_i_1_n_9 ,\lastLine_1_reg_344_reg[4]_i_1_n_10 }),
        .S({\lastLine_1_reg_344[4]_i_2_n_3 ,\lastLine_1_reg_344[4]_i_3_n_3 ,\lastLine_1_reg_344[4]_i_4_n_3 ,\lastLine_1_reg_344[4]_i_5_n_3 }));
  FDRE \lastLine_1_reg_344_reg[5] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[4]_i_1_n_9 ),
        .Q(lastLine_1_reg_344_reg__0[5]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[6] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[4]_i_1_n_8 ),
        .Q(lastLine_1_reg_344_reg__0[6]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[7] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[4]_i_1_n_7 ),
        .Q(lastLine_1_reg_344_reg__0[7]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_1_reg_344_reg[8] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[8]_i_1_n_10 ),
        .Q(lastLine_1_reg_344_reg__0[8]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  CARRY4 \lastLine_1_reg_344_reg[8]_i_1 
       (.CI(\lastLine_1_reg_344_reg[4]_i_1_n_3 ),
        .CO({\lastLine_1_reg_344_reg[8]_i_1_n_3 ,\lastLine_1_reg_344_reg[8]_i_1_n_4 ,\lastLine_1_reg_344_reg[8]_i_1_n_5 ,\lastLine_1_reg_344_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\lastLine_1_reg_344_reg[8]_i_1_n_7 ,\lastLine_1_reg_344_reg[8]_i_1_n_8 ,\lastLine_1_reg_344_reg[8]_i_1_n_9 ,\lastLine_1_reg_344_reg[8]_i_1_n_10 }),
        .S({\lastLine_1_reg_344[8]_i_2_n_3 ,\lastLine_1_reg_344[8]_i_3_n_3 ,\lastLine_1_reg_344[8]_i_4_n_3 ,\lastLine_1_reg_344[8]_i_5_n_3 }));
  FDRE \lastLine_1_reg_344_reg[9] 
       (.C(ap_clk),
        .CE(\lastLine_1_reg_344[0]_i_1_n_3 ),
        .D(\lastLine_1_reg_344_reg[8]_i_1_n_9 ),
        .Q(lastLine_1_reg_344_reg__0[9]),
        .R(\i1_reg_356[10]_i_1_n_3 ));
  FDRE \lastLine_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_AXILiteS_s_axi_U_n_76),
        .Q(p_shl5_cast_fu_429_p1[11]),
        .R(1'b0));
  FDRE \lastLine_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_AXILiteS_s_axi_U_n_77),
        .Q(p_shl5_cast_fu_429_p1[12]),
        .R(1'b0));
  design_1_sobel_filter_0_0_sobel_filter_linebkb lineBuffer_0_U
       (.ADDRARDADDR(lineBuffer_2_address0),
        .ADDRBWRADDR(lineBuffer_2_address1),
        .DOADO(lineBuffer_0_q0),
        .DOBDO(lineBuffer_0_q1),
        .Q(reg_399),
        .WEA(lineBuffer_0_we0),
        .\ap_CS_fsm_reg[13] (sobel_filter_gmem2_m_axi_U_n_11),
        .ap_clk(ap_clk),
        .lineBuffer_0_ce0(lineBuffer_0_ce0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[0]),
        .Q(lineBuffer_3_addr_1_reg_1162[0]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]),
        .Q(lineBuffer_3_addr_1_reg_1162[10]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[1]),
        .Q(lineBuffer_3_addr_1_reg_1162[1]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[2]),
        .Q(lineBuffer_3_addr_1_reg_1162[2]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[3]),
        .Q(lineBuffer_3_addr_1_reg_1162[3]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[4]),
        .Q(lineBuffer_3_addr_1_reg_1162[4]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[5]),
        .Q(lineBuffer_3_addr_1_reg_1162[5]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[6]),
        .Q(lineBuffer_3_addr_1_reg_1162[6]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[7]),
        .Q(lineBuffer_3_addr_1_reg_1162[7]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[8]),
        .Q(lineBuffer_3_addr_1_reg_1162[8]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_2_reg_1147_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_22),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[9]),
        .Q(lineBuffer_3_addr_1_reg_1162[9]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[0] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[0] ),
        .Q(lineBuffer_2_addr_reg_1052[0]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[10] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[10] ),
        .Q(lineBuffer_2_addr_reg_1052[10]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[1] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[1] ),
        .Q(lineBuffer_2_addr_reg_1052[1]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[2] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[2] ),
        .Q(lineBuffer_2_addr_reg_1052[2]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[3] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[3] ),
        .Q(lineBuffer_2_addr_reg_1052[3]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[4] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[4] ),
        .Q(lineBuffer_2_addr_reg_1052[4]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[5] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[5] ),
        .Q(lineBuffer_2_addr_reg_1052[5]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[6] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[6] ),
        .Q(lineBuffer_2_addr_reg_1052[6]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[7] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[7] ),
        .Q(lineBuffer_2_addr_reg_1052[7]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[8] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[8] ),
        .Q(lineBuffer_2_addr_reg_1052[8]),
        .R(1'b0));
  FDRE \lineBuffer_0_addr_reg_1042_reg[9] 
       (.C(ap_clk),
        .CE(I_RREADY1),
        .D(\i_reg_333_reg_n_3_[9] ),
        .Q(lineBuffer_2_addr_reg_1052[9]),
        .R(1'b0));
  FDRE \lineBuffer_0_load_2_reg_1213_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_0_q1[0]),
        .Q(lineBuffer_0_load_2_reg_1213[0]),
        .R(1'b0));
  FDRE \lineBuffer_0_load_2_reg_1213_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_0_q1[1]),
        .Q(lineBuffer_0_load_2_reg_1213[1]),
        .R(1'b0));
  FDRE \lineBuffer_0_load_2_reg_1213_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_0_q1[2]),
        .Q(lineBuffer_0_load_2_reg_1213[2]),
        .R(1'b0));
  FDRE \lineBuffer_0_load_2_reg_1213_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_0_q1[3]),
        .Q(lineBuffer_0_load_2_reg_1213[3]),
        .R(1'b0));
  FDRE \lineBuffer_0_load_2_reg_1213_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_0_q1[4]),
        .Q(lineBuffer_0_load_2_reg_1213[4]),
        .R(1'b0));
  FDRE \lineBuffer_0_load_2_reg_1213_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_0_q1[5]),
        .Q(lineBuffer_0_load_2_reg_1213[5]),
        .R(1'b0));
  FDRE \lineBuffer_0_load_2_reg_1213_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_0_q1[6]),
        .Q(lineBuffer_0_load_2_reg_1213[6]),
        .R(1'b0));
  FDRE \lineBuffer_0_load_2_reg_1213_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_0_q1[7]),
        .Q(lineBuffer_0_load_2_reg_1213[7]),
        .R(1'b0));
  design_1_sobel_filter_0_0_sobel_filter_linebkb_0 lineBuffer_1_U
       (.ADDRARDADDR(lineBuffer_2_address0),
        .ADDRBWRADDR(lineBuffer_2_address1),
        .DOADO(lineBuffer_1_q0),
        .DOBDO(lineBuffer_1_q1),
        .Q(reg_399),
        .WEA(lineBuffer_1_we0),
        .\ap_CS_fsm_reg[13] (sobel_filter_gmem2_m_axi_U_n_11),
        .ap_clk(ap_clk),
        .lineBuffer_0_ce0(lineBuffer_0_ce0),
        .mux_1_0__0(mux_1_0__0),
        .mux_1_0__2(mux_1_0__2),
        .ram_reg(lineBuffer_0_q1),
        .tmp_19_0_t_reg_1085(tmp_19_0_t_reg_1085[0]));
  FDRE \lineBuffer_1_load_2_reg_1220_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_1_q1[0]),
        .Q(lineBuffer_1_load_2_reg_1220[0]),
        .R(1'b0));
  FDRE \lineBuffer_1_load_2_reg_1220_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_1_q1[1]),
        .Q(lineBuffer_1_load_2_reg_1220[1]),
        .R(1'b0));
  FDRE \lineBuffer_1_load_2_reg_1220_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_1_q1[2]),
        .Q(lineBuffer_1_load_2_reg_1220[2]),
        .R(1'b0));
  FDRE \lineBuffer_1_load_2_reg_1220_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_1_q1[3]),
        .Q(lineBuffer_1_load_2_reg_1220[3]),
        .R(1'b0));
  FDRE \lineBuffer_1_load_2_reg_1220_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_1_q1[4]),
        .Q(lineBuffer_1_load_2_reg_1220[4]),
        .R(1'b0));
  FDRE \lineBuffer_1_load_2_reg_1220_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_1_q1[5]),
        .Q(lineBuffer_1_load_2_reg_1220[5]),
        .R(1'b0));
  FDRE \lineBuffer_1_load_2_reg_1220_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_1_q1[6]),
        .Q(lineBuffer_1_load_2_reg_1220[6]),
        .R(1'b0));
  FDRE \lineBuffer_1_load_2_reg_1220_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_1_q1[7]),
        .Q(lineBuffer_1_load_2_reg_1220[7]),
        .R(1'b0));
  design_1_sobel_filter_0_0_sobel_filter_linebkb_1 lineBuffer_2_U
       (.ADDRARDADDR(lineBuffer_2_address0),
        .ADDRBWRADDR(lineBuffer_2_address1),
        .D(ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg),
        .DOADO(lineBuffer_2_q0),
        .DOBDO(lineBuffer_2_q1),
        .Q(reg_399),
        .WEA(lineBuffer_2_we0),
        .\ap_CS_fsm_reg[13] (sobel_filter_gmem2_m_axi_U_n_11),
        .\ap_CS_fsm_reg[13]_0 ({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_j_reg_1128(ap_reg_pp0_iter3_j_reg_1128),
        .ap_reg_pp0_iter4_tmp_10_reg_1142(ap_reg_pp0_iter4_tmp_10_reg_1142),
        .\lineBuffer_0_addr_2_reg_1147_reg[10] (lineBuffer_3_addr_1_reg_1162),
        .\lineBuffer_0_addr_reg_1042_reg[10] (lineBuffer_2_addr_reg_1052),
        .lineBuffer_0_ce0(lineBuffer_0_ce0));
  FDRE \lineBuffer_2_load_2_reg_1227_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_2_q1[0]),
        .Q(lineBuffer_2_load_2_reg_1227[0]),
        .R(1'b0));
  FDRE \lineBuffer_2_load_2_reg_1227_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_2_q1[1]),
        .Q(lineBuffer_2_load_2_reg_1227[1]),
        .R(1'b0));
  FDRE \lineBuffer_2_load_2_reg_1227_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_2_q1[2]),
        .Q(lineBuffer_2_load_2_reg_1227[2]),
        .R(1'b0));
  FDRE \lineBuffer_2_load_2_reg_1227_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_2_q1[3]),
        .Q(lineBuffer_2_load_2_reg_1227[3]),
        .R(1'b0));
  FDRE \lineBuffer_2_load_2_reg_1227_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_2_q1[4]),
        .Q(lineBuffer_2_load_2_reg_1227[4]),
        .R(1'b0));
  FDRE \lineBuffer_2_load_2_reg_1227_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_2_q1[5]),
        .Q(lineBuffer_2_load_2_reg_1227[5]),
        .R(1'b0));
  FDRE \lineBuffer_2_load_2_reg_1227_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_2_q1[6]),
        .Q(lineBuffer_2_load_2_reg_1227[6]),
        .R(1'b0));
  FDRE \lineBuffer_2_load_2_reg_1227_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_9),
        .D(lineBuffer_2_q1[7]),
        .Q(lineBuffer_2_load_2_reg_1227[7]),
        .R(1'b0));
  design_1_sobel_filter_0_0_sobel_filter_lineeOg lineBuffer_3_U
       (.D(dout),
        .DOADO(lineBuffer_2_q0),
        .DOBDO(lineBuffer_2_q1),
        .Q(reg_399),
        .WEA(sobel_filter_gmem2_m_axi_U_n_54),
        .\ap_CS_fsm_reg[13] (sobel_filter_gmem2_m_axi_U_n_11),
        .\ap_CS_fsm_reg[13]_0 (ap_CS_fsm_pp0_stage1),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter3_j_reg_1128(ap_reg_pp0_iter3_j_reg_1128),
        .\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 (ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg),
        .ap_reg_pp0_iter4_tmp_10_reg_1142(ap_reg_pp0_iter4_tmp_10_reg_1142),
        .\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] (sobel_filter_gmem2_m_axi_U_n_9),
        .\lineBuffer_0_addr_2_reg_1147_reg[10] (lineBuffer_3_addr_1_reg_1162),
        .\lineBuffer_0_load_2_reg_1213_reg[7] (lineBuffer_0_load_2_reg_1213),
        .\lineBuffer_1_load_2_reg_1220_reg[7] (lineBuffer_1_load_2_reg_1220),
        .\lineBuffer_2_load_2_reg_1227_reg[7] (lineBuffer_2_load_2_reg_1227),
        .mux_1_0__0(mux_1_0__0),
        .mux_1_0__2(mux_1_0__2),
        .ram_reg(lineBuffer_1_q1),
        .ram_reg_0(lineBuffer_0_q1),
        .ram_reg_1(lineBuffer_1_q0),
        .ram_reg_2(lineBuffer_0_q0),
        .\tmp2_reg_1261_reg[8] (tmp2_fu_761_p2),
        .\tmp_13_reg_1208_reg[7] (I9),
        .\tmp_17_reg_1251_reg[7] (I3),
        .\tmp_18_reg_1256_reg[7] (I7),
        .tmp_19_0_t_reg_1085(tmp_19_0_t_reg_1085),
        .tmp_19_1_t_reg_1092(tmp_19_1_t_reg_1092),
        .tmp_19_2_t_reg_1098(tmp_19_2_t_reg_1098),
        .\tmp_19_reg_1266_reg[7] (I6),
        .\tmp_21_reg_1241_reg[7] (I8),
        .\x_weight_0_2_reg_1246_reg[8] (x_weight_0_2_fu_733_p2));
  LUT6 #(
    .INIT(64'h000000110000001F)) 
    \or_cond_reg_1076[0]_i_1 
       (.I0(\or_cond_reg_1076[0]_i_2_n_3 ),
        .I1(i1_reg_356[3]),
        .I2(\or_cond_reg_1076[0]_i_3_n_3 ),
        .I3(i1_reg_356[9]),
        .I4(i1_reg_356[8]),
        .I5(i1_reg_356[10]),
        .O(grp_fu_393_p2));
  LUT6 #(
    .INIT(64'hFFF7FFFFFFFFFFFF)) 
    \or_cond_reg_1076[0]_i_2 
       (.I0(i1_reg_356[10]),
        .I1(i1_reg_356[4]),
        .I2(\or_cond_reg_1076[0]_i_4_n_3 ),
        .I3(\i_2_reg_1071[6]_i_2_n_3 ),
        .I4(i1_reg_356[5]),
        .I5(i1_reg_356[2]),
        .O(\or_cond_reg_1076[0]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_reg_1076[0]_i_3 
       (.I0(i1_reg_356[5]),
        .I1(i1_reg_356[4]),
        .I2(i1_reg_356[7]),
        .I3(i1_reg_356[6]),
        .I4(\or_cond_reg_1076[0]_i_5_n_3 ),
        .O(\or_cond_reg_1076[0]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \or_cond_reg_1076[0]_i_4 
       (.I0(i1_reg_356[7]),
        .I1(i1_reg_356[6]),
        .O(\or_cond_reg_1076[0]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_reg_1076[0]_i_5 
       (.I0(i1_reg_356[2]),
        .I1(i1_reg_356[3]),
        .I2(i1_reg_356[0]),
        .I3(i1_reg_356[1]),
        .O(\or_cond_reg_1076[0]_i_5_n_3 ));
  FDRE \or_cond_reg_1076_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(grp_fu_393_p2),
        .Q(or_cond_reg_1076),
        .R(1'b0));
  FDRE \reg_399_reg[0] 
       (.C(ap_clk),
        .CE(gmem_RREADY),
        .D(gmem_RDATA[0]),
        .Q(reg_399[0]),
        .R(1'b0));
  FDRE \reg_399_reg[1] 
       (.C(ap_clk),
        .CE(gmem_RREADY),
        .D(gmem_RDATA[1]),
        .Q(reg_399[1]),
        .R(1'b0));
  FDRE \reg_399_reg[2] 
       (.C(ap_clk),
        .CE(gmem_RREADY),
        .D(gmem_RDATA[2]),
        .Q(reg_399[2]),
        .R(1'b0));
  FDRE \reg_399_reg[3] 
       (.C(ap_clk),
        .CE(gmem_RREADY),
        .D(gmem_RDATA[3]),
        .Q(reg_399[3]),
        .R(1'b0));
  FDRE \reg_399_reg[4] 
       (.C(ap_clk),
        .CE(gmem_RREADY),
        .D(gmem_RDATA[4]),
        .Q(reg_399[4]),
        .R(1'b0));
  FDRE \reg_399_reg[5] 
       (.C(ap_clk),
        .CE(gmem_RREADY),
        .D(gmem_RDATA[5]),
        .Q(reg_399[5]),
        .R(1'b0));
  FDRE \reg_399_reg[6] 
       (.C(ap_clk),
        .CE(gmem_RREADY),
        .D(gmem_RDATA[6]),
        .Q(reg_399[6]),
        .R(1'b0));
  FDRE \reg_399_reg[7] 
       (.C(ap_clk),
        .CE(gmem_RREADY),
        .D(gmem_RDATA[7]),
        .Q(reg_399[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \row_assign_reg_368[10]_i_1 
       (.I0(ap_CS_fsm_state12),
        .I1(tmp_1_fu_549_p2),
        .O(p_1_in));
  FDRE \row_assign_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[0]),
        .Q(row_assign_reg_368[0]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[10] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[10]),
        .Q(row_assign_reg_368[10]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[1] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[1]),
        .Q(row_assign_reg_368[1]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[2] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[2]),
        .Q(row_assign_reg_368[2]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[3] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[3]),
        .Q(row_assign_reg_368[3]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[4] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[4]),
        .Q(row_assign_reg_368[4]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[5] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[5]),
        .Q(row_assign_reg_368[5]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[6] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[6]),
        .Q(row_assign_reg_368[6]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[7] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[7]),
        .Q(row_assign_reg_368[7]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[8] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[8]),
        .Q(row_assign_reg_368[8]),
        .R(p_1_in));
  FDRE \row_assign_reg_368_reg[9] 
       (.C(ap_clk),
        .CE(row_assign_reg_3680),
        .D(j_reg_1128_reg__0[9]),
        .Q(row_assign_reg_368[9]),
        .R(p_1_in));
  design_1_sobel_filter_0_0_sobel_filter_AXILiteS_s_axi sobel_filter_AXILiteS_s_axi_U
       (.D(ap_NS_fsm[1:0]),
        .E(sobel_filter_AXILiteS_s_axi_U_n_75),
        .Q({ap_CS_fsm_state12,\ap_CS_fsm_reg_n_3_[9] ,\ap_CS_fsm_reg_n_3_[0] }),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\i1_reg_356_reg[10] (i1_reg_356),
        .int_ap_start_reg_0(sobel_filter_AXILiteS_s_axi_U_n_9),
        .\inter_pix_read_reg_1009_reg[31] (inter_pix),
        .interrupt(interrupt),
        .\lastLine_reg_321_reg[0] (sobel_filter_AXILiteS_s_axi_U_n_76),
        .\lastLine_reg_321_reg[1] (sobel_filter_AXILiteS_s_axi_U_n_77),
        .out({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .p_shl5_cast_fu_429_p1(p_shl5_cast_fu_429_p1),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .tmp_1_fu_549_p2(tmp_1_fu_549_p2),
        .tmp_2_fu_485_p2(tmp_2_fu_485_p2),
        .tmp_6_reg_1023(tmp_6_reg_1023),
        .\tmp_s_reg_1015_reg[29] (out_pix));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi sobel_filter_gmem2_m_axi_U
       (.AWLEN(\^m_axi_gmem2_AWLEN ),
        .D({sobel_filter_gmem2_m_axi_U_n_14,sobel_filter_gmem2_m_axi_U_n_15,sobel_filter_gmem2_m_axi_U_n_16,sobel_filter_gmem2_m_axi_U_n_17,sobel_filter_gmem2_m_axi_U_n_18,sobel_filter_gmem2_m_axi_U_n_19,sobel_filter_gmem2_m_axi_U_n_20,sobel_filter_gmem2_m_axi_U_n_21,sobel_filter_gmem2_m_axi_U_n_22,sobel_filter_gmem2_m_axi_U_n_23,sobel_filter_gmem2_m_axi_U_n_24,sobel_filter_gmem2_m_axi_U_n_25,sobel_filter_gmem2_m_axi_U_n_26,sobel_filter_gmem2_m_axi_U_n_27,sobel_filter_gmem2_m_axi_U_n_28,sobel_filter_gmem2_m_axi_U_n_29,sobel_filter_gmem2_m_axi_U_n_30,sobel_filter_gmem2_m_axi_U_n_31,sobel_filter_gmem2_m_axi_U_n_32,sobel_filter_gmem2_m_axi_U_n_33,sobel_filter_gmem2_m_axi_U_n_34,sobel_filter_gmem2_m_axi_U_n_35,sobel_filter_gmem2_m_axi_U_n_36,sobel_filter_gmem2_m_axi_U_n_37,sobel_filter_gmem2_m_axi_U_n_38,sobel_filter_gmem2_m_axi_U_n_39,sobel_filter_gmem2_m_axi_U_n_40,sobel_filter_gmem2_m_axi_U_n_41,sobel_filter_gmem2_m_axi_U_n_42,sobel_filter_gmem2_m_axi_U_n_43,sobel_filter_gmem2_m_axi_U_n_44,sobel_filter_gmem2_m_axi_U_n_45,sobel_filter_gmem2_m_axi_U_n_46,sobel_filter_gmem2_m_axi_U_n_47}),
        .E(sobel_filter_gmem2_m_axi_U_n_55),
        .Q(tmp_15_reg_1299[7:6]),
        .WEA(lineBuffer_0_we0),
        .WEBWE(gmem2_WVALID),
        .\ap_CS_fsm_reg[11] (sobel_filter_AXILiteS_s_axi_U_n_9),
        .\ap_CS_fsm_reg[12] (sobel_filter_gmem2_m_axi_U_n_13),
        .\ap_CS_fsm_reg[13] ({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[14] (ap_NS_fsm[14]),
        .ap_NS_fsm354_out(ap_NS_fsm354_out),
        .ap_block_pp0_stage0_flag00011001(ap_block_pp0_stage0_flag00011001),
        .ap_block_pp0_stage1_flag00011001(ap_block_pp0_stage1_flag00011001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter1_reg(sobel_filter_gmem2_m_axi_U_n_52),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter9_reg(sobel_filter_gmem2_m_axi_U_n_92),
        .ap_enable_reg_pp0_iter9_reg_0(ap_enable_reg_pp0_iter9_reg_n_3),
        .ap_reg_ioackin_gmem2_AWREADY(ap_reg_ioackin_gmem2_AWREADY),
        .ap_reg_ioackin_gmem2_AWREADY_reg(sobel_filter_gmem2_m_axi_U_n_91),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_reg_ioackin_gmem_ARREADY_reg(sobel_filter_gmem2_m_axi_U_n_53),
        .\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] (\ap_reg_pp0_iter4_tmp_46_reg_1134_reg_n_3_[0] ),
        .\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] (\ap_reg_pp0_iter4_tmp_49_reg_1138_reg_n_3_[0] ),
        .ap_reg_pp0_iter5_tmp_46_reg_1134(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .ap_reg_pp0_iter5_tmp_49_reg_1138(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 (ap_reg_pp0_iter6_gmem2_addr_reg_1119),
        .ap_reg_pp0_iter6_tmp_46_reg_1134(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .ap_reg_pp0_iter6_tmp_49_reg_1138(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .edge_val_1_i_reg_1306(edge_val_1_i_reg_1306),
        .\edge_val_1_i_reg_1306_reg[0] (sobel_filter_gmem2_m_axi_U_n_3),
        .\edge_val_1_i_reg_1306_reg[5] (sobel_filter_gmem2_m_axi_U_n_7),
        .\edge_val_1_i_reg_1306_reg[6] (sobel_filter_gmem2_m_axi_U_n_6),
        .\edge_val_1_i_reg_1306_reg[7] (sobel_filter_gmem2_m_axi_U_n_5),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .\gmem_addr_1_reg_1113_reg[31] (gmem_addr_1_reg_1113),
        .\gmem_addr_reg_1028_reg[31] (gmem_addr_reg_1028),
        .lineBuffer_0_ce0(lineBuffer_0_ce0),
        .m_axi_gmem2_AWADDR(\^m_axi_gmem2_AWADDR ),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .mem_reg(sobel_filter_gmem2_m_axi_U_n_48),
        .p_shl5_cast_fu_429_p1(p_shl5_cast_fu_429_p1),
        .ram_reg(sobel_filter_gmem2_m_axi_U_n_9),
        .ram_reg_0(lineBuffer_1_we0),
        .ram_reg_1(sobel_filter_gmem2_m_axi_U_n_11),
        .ram_reg_2(lineBuffer_2_we0),
        .ram_reg_3(sobel_filter_gmem2_m_axi_U_n_54),
        .\tmp_15_reg_1299_reg[0] (\edge_val_1_i_reg_1306[5]_i_4_n_3 ),
        .\tmp_15_reg_1299_reg[3] (\edge_val_1_i_reg_1306[6]_i_2_n_3 ),
        .tmp_19_1_t_reg_1092(tmp_19_1_t_reg_1092[0]),
        .tmp_1_fu_549_p2(tmp_1_fu_549_p2),
        .\tmp_21_reg_1241_reg[7] (sobel_filter_gmem2_m_axi_U_n_56),
        .tmp_41_reg_1081(tmp_41_reg_1081),
        .tmp_46_reg_1134(tmp_46_reg_1134),
        .tmp_49_reg_1138(tmp_49_reg_1138),
        .\tmp_49_reg_1138_reg[0] (sobel_filter_gmem_m_axi_U_n_17),
        .tmp_8_fu_627_p2(tmp_8_fu_627_p2),
        .tmp_8_reg_1124(tmp_8_reg_1124));
  design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi sobel_filter_gmem_m_axi_U
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .E(row_assign_reg_3680),
        .I_RREADY1(I_RREADY1),
        .Q({ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0,ap_CS_fsm_state12,ap_CS_fsm_state11,\ap_CS_fsm_reg_n_3_[9] ,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .WEBWE(gmem2_WVALID),
        .\ap_CS_fsm_reg[12] (sobel_filter_gmem2_m_axi_U_n_48),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg_n_3_[8] ),
        .ap_NS_fsm({ap_NS_fsm[13:12],ap_NS_fsm[10:9],ap_NS_fsm[3:2]}),
        .ap_NS_fsm354_out(ap_NS_fsm354_out),
        .ap_block_pp0_stage0_flag00011001(ap_block_pp0_stage0_flag00011001),
        .ap_block_pp0_stage1_flag00011001(ap_block_pp0_stage1_flag00011001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(sobel_filter_gmem_m_axi_U_n_64),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8_reg(sobel_filter_gmem2_m_axi_U_n_13),
        .ap_reg_ioackin_gmem2_WREADY(ap_reg_ioackin_gmem2_WREADY),
        .ap_reg_ioackin_gmem2_WREADY_reg(sobel_filter_gmem_m_axi_U_n_61),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_reg_pp0_iter3_tmp_46_reg_1134(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .ap_reg_pp0_iter3_tmp_49_reg_1138(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] (\ap_reg_pp0_iter4_tmp_46_reg_1134_reg_n_3_[0] ),
        .\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] (\ap_reg_pp0_iter4_tmp_49_reg_1138_reg_n_3_[0] ),
        .ap_reg_pp0_iter5_tmp_46_reg_1134(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .ap_reg_pp0_iter5_tmp_49_reg_1138(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(sobel_filter_gmem_m_axi_U_n_17),
        .gmem2_WREADY(gmem2_WREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .gmem_RREADY(gmem_RREADY),
        .\gmem_addr_1_reg_1113_reg[31] (gmem_addr_1_reg_1113),
        .\gmem_addr_reg_1028_reg[31] (gmem_addr_reg_1028),
        .grp_fu_393_p2(grp_fu_393_p2),
        .\i_1_reg_1037_reg[10] (sobel_filter_gmem_m_axi_U_n_26),
        .\i_reg_333_reg[10] ({\i_reg_333_reg_n_3_[10] ,\i_reg_333_reg_n_3_[9] ,\i_reg_333_reg_n_3_[8] ,\i_reg_333_reg_n_3_[7] ,\i_reg_333_reg_n_3_[6] ,\i_reg_333_reg_n_3_[5] ,\i_reg_333_reg_n_3_[4] ,\i_reg_333_reg_n_3_[3] ,\i_reg_333_reg_n_3_[2] ,\i_reg_333_reg_n_3_[1] ,\i_reg_333_reg_n_3_[0] }),
        .\j_reg_1128_reg[10] (sobel_filter_gmem_m_axi_U_n_23),
        .\lineBuffer_0_addr_2_reg_1147_reg[10] (sobel_filter_gmem_m_axi_U_n_22),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .\m_axi_gmem_ARLEN[3] (\^m_axi_gmem_ARLEN ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .p_50_in(p_50_in),
        .p_shl5_cast_fu_429_p1(p_shl5_cast_fu_429_p1),
        .\reg_399_reg[7] (gmem_RDATA),
        .\tmp_10_reg_1142_reg[0] (tmp_10_reg_11420),
        .\tmp_15_reg_1299_reg[7] (sobel_filter_gmem_m_axi_U_n_24),
        .tmp_1_fu_549_p2(tmp_1_fu_549_p2),
        .\tmp_22_reg_1271_reg[7] (sobel_filter_gmem_m_axi_U_n_25),
        .tmp_2_fu_485_p2(tmp_2_fu_485_p2),
        .tmp_46_reg_1134(tmp_46_reg_1134),
        .\tmp_46_reg_1134_reg[0] (sobel_filter_gmem_m_axi_U_n_21),
        .\tmp_46_reg_1134_reg[0]_0 ({sobel_filter_gmem2_m_axi_U_n_14,sobel_filter_gmem2_m_axi_U_n_15,sobel_filter_gmem2_m_axi_U_n_16,sobel_filter_gmem2_m_axi_U_n_17,sobel_filter_gmem2_m_axi_U_n_18,sobel_filter_gmem2_m_axi_U_n_19,sobel_filter_gmem2_m_axi_U_n_20,sobel_filter_gmem2_m_axi_U_n_21,sobel_filter_gmem2_m_axi_U_n_22,sobel_filter_gmem2_m_axi_U_n_23,sobel_filter_gmem2_m_axi_U_n_24,sobel_filter_gmem2_m_axi_U_n_25,sobel_filter_gmem2_m_axi_U_n_26,sobel_filter_gmem2_m_axi_U_n_27,sobel_filter_gmem2_m_axi_U_n_28,sobel_filter_gmem2_m_axi_U_n_29,sobel_filter_gmem2_m_axi_U_n_30,sobel_filter_gmem2_m_axi_U_n_31,sobel_filter_gmem2_m_axi_U_n_32,sobel_filter_gmem2_m_axi_U_n_33,sobel_filter_gmem2_m_axi_U_n_34,sobel_filter_gmem2_m_axi_U_n_35,sobel_filter_gmem2_m_axi_U_n_36,sobel_filter_gmem2_m_axi_U_n_37,sobel_filter_gmem2_m_axi_U_n_38,sobel_filter_gmem2_m_axi_U_n_39,sobel_filter_gmem2_m_axi_U_n_40,sobel_filter_gmem2_m_axi_U_n_41,sobel_filter_gmem2_m_axi_U_n_42,sobel_filter_gmem2_m_axi_U_n_43,sobel_filter_gmem2_m_axi_U_n_44,sobel_filter_gmem2_m_axi_U_n_45,sobel_filter_gmem2_m_axi_U_n_46,sobel_filter_gmem2_m_axi_U_n_47}),
        .tmp_49_fu_651_p2(tmp_49_fu_651_p2),
        .tmp_49_reg_1138(tmp_49_reg_1138),
        .\tmp_49_reg_1138_reg[0] (sobel_filter_gmem_m_axi_U_n_63),
        .tmp_8_fu_627_p2(tmp_8_fu_627_p2),
        .tmp_8_reg_1124(tmp_8_reg_1124));
  FDRE \tmp2_reg_1261_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[0]),
        .Q(tmp2_reg_1261[0]),
        .R(1'b0));
  FDRE \tmp2_reg_1261_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[1]),
        .Q(tmp2_reg_1261[1]),
        .R(1'b0));
  FDRE \tmp2_reg_1261_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[2]),
        .Q(tmp2_reg_1261[2]),
        .R(1'b0));
  FDRE \tmp2_reg_1261_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[3]),
        .Q(tmp2_reg_1261[3]),
        .R(1'b0));
  FDRE \tmp2_reg_1261_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[4]),
        .Q(tmp2_reg_1261[4]),
        .R(1'b0));
  FDRE \tmp2_reg_1261_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[5]),
        .Q(tmp2_reg_1261[5]),
        .R(1'b0));
  FDRE \tmp2_reg_1261_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[6]),
        .Q(tmp2_reg_1261[6]),
        .R(1'b0));
  FDRE \tmp2_reg_1261_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[7]),
        .Q(tmp2_reg_1261[7]),
        .R(1'b0));
  FDRE \tmp2_reg_1261_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(tmp2_fu_761_p2[8]),
        .Q(tmp2_reg_1261[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0020DFFF)) 
    \tmp_10_reg_1142[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_8_reg_1124),
        .I2(ap_enable_reg_pp0_iter1_reg_n_3),
        .I3(j_reg_1128_reg__0[0]),
        .I4(row_assign_reg_368[0]),
        .O(tmp_10_fu_657_p2));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    \tmp_10_reg_1142[10]_i_2 
       (.I0(row_assign_reg_368[9]),
        .I1(j_reg_1128_reg__0[9]),
        .I2(\tmp_10_reg_1142[10]_i_4_n_3 ),
        .I3(load),
        .I4(j_reg_1128_reg__0[10]),
        .I5(row_assign_reg_368[10]),
        .O(\tmp_10_reg_1142[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h110000001100000F)) 
    \tmp_10_reg_1142[10]_i_3 
       (.I0(\tmp_10_reg_1142[10]_i_6_n_3 ),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_i_1_n_3 ),
        .I2(\tmp_10_reg_1142[10]_i_7_n_3 ),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_i_1_n_3 ),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_i_1_n_3 ),
        .I5(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_i_1_n_3 ),
        .O(tmp_49_fu_651_p2));
  LUT6 #(
    .INIT(64'hFFFFFBFFAEAAAAAA)) 
    \tmp_10_reg_1142[10]_i_4 
       (.I0(\tmp_10_reg_1142[9]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_8_reg_1124),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_1128_reg__0[8]),
        .I5(row_assign_reg_368[8]),
        .O(\tmp_10_reg_1142[10]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \tmp_10_reg_1142[10]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_3),
        .I1(tmp_8_reg_1124),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(load));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \tmp_10_reg_1142[10]_i_6 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[10]_srl3_i_1_n_3 ),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_i_1_n_3 ),
        .I4(\tmp_10_reg_1142[10]_i_8_n_3 ),
        .O(\tmp_10_reg_1142[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_10_reg_1142[10]_i_7 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_i_1_n_3 ),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_i_1_n_3 ),
        .I4(\tmp_10_reg_1142[10]_i_9_n_3 ),
        .O(\tmp_10_reg_1142[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h775FFFFFFFFFFFFF)) 
    \tmp_10_reg_1142[10]_i_8 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I1(row_assign_reg_368[3]),
        .I2(j_reg_1128_reg__0[3]),
        .I3(load),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I5(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ),
        .O(\tmp_10_reg_1142[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFA)) 
    \tmp_10_reg_1142[10]_i_9 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I1(row_assign_reg_368[3]),
        .I2(j_reg_1128_reg__0[3]),
        .I3(load),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I5(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ),
        .O(\tmp_10_reg_1142[10]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \tmp_10_reg_1142[1]_i_1 
       (.I0(j_reg_1128_reg__0[0]),
        .I1(row_assign_reg_368[0]),
        .I2(load),
        .I3(j_reg_1128_reg__0[1]),
        .I4(row_assign_reg_368[1]),
        .O(\tmp_10_reg_1142[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    \tmp_10_reg_1142[2]_i_1 
       (.I0(row_assign_reg_368[1]),
        .I1(j_reg_1128_reg__0[1]),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I3(load),
        .I4(j_reg_1128_reg__0[2]),
        .I5(row_assign_reg_368[2]),
        .O(\tmp_10_reg_1142[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFEEFEE00011011)) 
    \tmp_10_reg_1142[3]_i_1 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I2(load),
        .I3(j_reg_1128_reg__0[1]),
        .I4(row_assign_reg_368[1]),
        .I5(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ),
        .O(\tmp_10_reg_1142[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_10_reg_1142[4]_i_1 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ),
        .O(\tmp_10_reg_1142[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_10_reg_1142[5]_i_1 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ),
        .I5(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ),
        .O(\tmp_10_reg_1142[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    \tmp_10_reg_1142[6]_i_1 
       (.I0(row_assign_reg_368[5]),
        .I1(j_reg_1128_reg__0[5]),
        .I2(\tmp_10_reg_1142[6]_i_2_n_3 ),
        .I3(load),
        .I4(j_reg_1128_reg__0[6]),
        .I5(row_assign_reg_368[6]),
        .O(\tmp_10_reg_1142[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_10_reg_1142[6]_i_2 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ),
        .O(\tmp_10_reg_1142[6]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    \tmp_10_reg_1142[7]_i_1 
       (.I0(row_assign_reg_368[6]),
        .I1(j_reg_1128_reg__0[6]),
        .I2(\tmp_10_reg_1142[7]_i_2_n_3 ),
        .I3(load),
        .I4(j_reg_1128_reg__0[7]),
        .I5(row_assign_reg_368[7]),
        .O(\tmp_10_reg_1142[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_10_reg_1142[7]_i_2 
       (.I0(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[4]_srl3_i_1_n_3 ),
        .I1(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[3]_srl3_i_1_n_3 ),
        .I5(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ),
        .O(\tmp_10_reg_1142[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hAAAAA6AA59555555)) 
    \tmp_10_reg_1142[8]_i_1 
       (.I0(\tmp_10_reg_1142[9]_i_2_n_3 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_8_reg_1124),
        .I3(ap_enable_reg_pp0_iter1_reg_n_3),
        .I4(j_reg_1128_reg__0[8]),
        .I5(row_assign_reg_368[8]),
        .O(\tmp_10_reg_1142[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFAFCFA0305FC0503)) 
    \tmp_10_reg_1142[9]_i_1 
       (.I0(row_assign_reg_368[8]),
        .I1(j_reg_1128_reg__0[8]),
        .I2(\tmp_10_reg_1142[9]_i_2_n_3 ),
        .I3(load),
        .I4(j_reg_1128_reg__0[9]),
        .I5(row_assign_reg_368[9]),
        .O(\tmp_10_reg_1142[9]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFCFAFFFAFC)) 
    \tmp_10_reg_1142[9]_i_2 
       (.I0(row_assign_reg_368[6]),
        .I1(j_reg_1128_reg__0[6]),
        .I2(\tmp_10_reg_1142[7]_i_2_n_3 ),
        .I3(load),
        .I4(j_reg_1128_reg__0[7]),
        .I5(row_assign_reg_368[7]),
        .O(\tmp_10_reg_1142[9]_i_2_n_3 ));
  FDRE \tmp_10_reg_1142_reg[0] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(tmp_10_fu_657_p2),
        .Q(tmp_10_reg_1142[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[10] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[10]_i_2_n_3 ),
        .Q(tmp_10_reg_1142[10]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[1] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[1]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[2] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[2]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[3] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[3]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[4] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[4]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[5] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[5]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[6] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[6]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[7] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[7]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[7]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[8] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[8]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[8]),
        .R(1'b0));
  FDRE \tmp_10_reg_1142_reg[9] 
       (.C(ap_clk),
        .CE(tmp_10_reg_11420),
        .D(\tmp_10_reg_1142[9]_i_1_n_3 ),
        .Q(tmp_10_reg_1142[9]),
        .R(1'b0));
  FDRE \tmp_13_reg_1208_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I9[0]),
        .Q(tmp_13_reg_1208[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_1208_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I9[1]),
        .Q(tmp_13_reg_1208[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_1208_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I9[2]),
        .Q(tmp_13_reg_1208[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_1208_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I9[3]),
        .Q(tmp_13_reg_1208[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_1208_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I9[4]),
        .Q(tmp_13_reg_1208[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_1208_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I9[5]),
        .Q(tmp_13_reg_1208[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_1208_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I9[6]),
        .Q(tmp_13_reg_1208[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_1208_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I9[7]),
        .Q(tmp_13_reg_1208[7]),
        .R(1'b0));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_15_reg_1299[3]_i_2 
       (.I0(tmp_25_reg_1287[2]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[2]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .O(\tmp_15_reg_1299[3]_i_2_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_15_reg_1299[3]_i_3 
       (.I0(tmp_25_reg_1287[1]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[1]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .O(\tmp_15_reg_1299[3]_i_3_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'hB11B)) 
    \tmp_15_reg_1299[3]_i_4 
       (.I0(tmp_25_reg_1287[0]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[0]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .O(\tmp_15_reg_1299[3]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    \tmp_15_reg_1299[3]_i_5 
       (.I0(tmp_25_reg_1287[0]),
        .I1(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .I2(y_weight_2_2_reg_1282[0]),
        .O(\tmp_15_reg_1299[3]_i_5_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp_15_reg_1299[3]_i_6 
       (.I0(tmp_25_reg_1287[3]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[3]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .I4(\tmp_15_reg_1299[3]_i_2_n_3 ),
        .O(\tmp_15_reg_1299[3]_i_6_n_3 ));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp_15_reg_1299[3]_i_7 
       (.I0(tmp_25_reg_1287[2]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[2]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .I4(\tmp_15_reg_1299[3]_i_3_n_3 ),
        .O(\tmp_15_reg_1299[3]_i_7_n_3 ));
  (* HLUTNM = "lutpair1" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp_15_reg_1299[3]_i_8 
       (.I0(tmp_25_reg_1287[1]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[1]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .I4(\tmp_15_reg_1299[3]_i_4_n_3 ),
        .O(\tmp_15_reg_1299[3]_i_8_n_3 ));
  (* HLUTNM = "lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_15_reg_1299[3]_i_9 
       (.I0(tmp_25_reg_1287[0]),
        .I1(y_weight_2_2_reg_1282[0]),
        .O(\tmp_15_reg_1299[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_15_reg_1299[7]_i_10 
       (.I0(x_weight_2_2_reg_1277[9]),
        .I1(x_weight_2_2_reg_1277[8]),
        .I2(x_weight_2_2_reg_1277[7]),
        .I3(x_weight_2_2_reg_1277[6]),
        .I4(\tmp_15_reg_1299[7]_i_12_n_3 ),
        .I5(x_weight_2_2_reg_1277[10]),
        .O(\tmp_15_reg_1299[7]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFFFE)) 
    \tmp_15_reg_1299[7]_i_11 
       (.I0(y_weight_2_2_reg_1282[9]),
        .I1(y_weight_2_2_reg_1282[8]),
        .I2(y_weight_2_2_reg_1282[7]),
        .I3(y_weight_2_2_reg_1282[6]),
        .I4(\tmp_15_reg_1299[7]_i_13_n_3 ),
        .I5(y_weight_2_2_reg_1282[10]),
        .O(\tmp_15_reg_1299[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_15_reg_1299[7]_i_12 
       (.I0(x_weight_2_2_reg_1277[0]),
        .I1(x_weight_2_2_reg_1277[1]),
        .I2(x_weight_2_2_reg_1277[2]),
        .I3(x_weight_2_2_reg_1277[3]),
        .I4(x_weight_2_2_reg_1277[4]),
        .I5(x_weight_2_2_reg_1277[5]),
        .O(\tmp_15_reg_1299[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_15_reg_1299[7]_i_13 
       (.I0(y_weight_2_2_reg_1282[0]),
        .I1(y_weight_2_2_reg_1282[1]),
        .I2(y_weight_2_2_reg_1282[2]),
        .I3(y_weight_2_2_reg_1282[3]),
        .I4(y_weight_2_2_reg_1282[4]),
        .I5(y_weight_2_2_reg_1282[5]),
        .O(\tmp_15_reg_1299[7]_i_13_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_15_reg_1299[7]_i_3 
       (.I0(tmp_25_reg_1287[5]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[5]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .O(\tmp_15_reg_1299[7]_i_3_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_15_reg_1299[7]_i_4 
       (.I0(tmp_25_reg_1287[4]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[4]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .O(\tmp_15_reg_1299[7]_i_4_n_3 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_15_reg_1299[7]_i_5 
       (.I0(tmp_25_reg_1287[3]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[3]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .O(\tmp_15_reg_1299[7]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h8D72B14E728D4EB1)) 
    \tmp_15_reg_1299[7]_i_6 
       (.I0(y_weight_2_2_reg_1282[6]),
        .I1(tmp_25_reg_1287[6]),
        .I2(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I3(tmp_25_reg_1287[7]),
        .I4(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .I5(y_weight_2_2_reg_1282[7]),
        .O(\tmp_15_reg_1299[7]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp_15_reg_1299[7]_i_7 
       (.I0(\tmp_15_reg_1299[7]_i_3_n_3 ),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(tmp_25_reg_1287[6]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .I4(y_weight_2_2_reg_1282[6]),
        .O(\tmp_15_reg_1299[7]_i_7_n_3 ));
  (* HLUTNM = "lutpair5" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp_15_reg_1299[7]_i_8 
       (.I0(tmp_25_reg_1287[5]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[5]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .I4(\tmp_15_reg_1299[7]_i_4_n_3 ),
        .O(\tmp_15_reg_1299[7]_i_8_n_3 ));
  (* HLUTNM = "lutpair4" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \tmp_15_reg_1299[7]_i_9 
       (.I0(tmp_25_reg_1287[4]),
        .I1(\tmp_15_reg_1299[7]_i_10_n_3 ),
        .I2(y_weight_2_2_reg_1282[4]),
        .I3(\tmp_15_reg_1299[7]_i_11_n_3 ),
        .I4(\tmp_15_reg_1299[7]_i_5_n_3 ),
        .O(\tmp_15_reg_1299[7]_i_9_n_3 ));
  FDRE \tmp_15_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_24),
        .D(tmp_15_fu_944_p2[0]),
        .Q(tmp_15_reg_1299[0]),
        .R(1'b0));
  FDRE \tmp_15_reg_1299_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_24),
        .D(tmp_15_fu_944_p2[1]),
        .Q(tmp_15_reg_1299[1]),
        .R(1'b0));
  FDRE \tmp_15_reg_1299_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_24),
        .D(tmp_15_fu_944_p2[2]),
        .Q(tmp_15_reg_1299[2]),
        .R(1'b0));
  FDRE \tmp_15_reg_1299_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_24),
        .D(tmp_15_fu_944_p2[3]),
        .Q(tmp_15_reg_1299[3]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1299_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_15_reg_1299_reg[3]_i_1_n_3 ,\tmp_15_reg_1299_reg[3]_i_1_n_4 ,\tmp_15_reg_1299_reg[3]_i_1_n_5 ,\tmp_15_reg_1299_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_15_reg_1299[3]_i_2_n_3 ,\tmp_15_reg_1299[3]_i_3_n_3 ,\tmp_15_reg_1299[3]_i_4_n_3 ,\tmp_15_reg_1299[3]_i_5_n_3 }),
        .O(tmp_15_fu_944_p2[3:0]),
        .S({\tmp_15_reg_1299[3]_i_6_n_3 ,\tmp_15_reg_1299[3]_i_7_n_3 ,\tmp_15_reg_1299[3]_i_8_n_3 ,\tmp_15_reg_1299[3]_i_9_n_3 }));
  FDRE \tmp_15_reg_1299_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_24),
        .D(tmp_15_fu_944_p2[4]),
        .Q(tmp_15_reg_1299[4]),
        .R(1'b0));
  FDRE \tmp_15_reg_1299_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_24),
        .D(tmp_15_fu_944_p2[5]),
        .Q(tmp_15_reg_1299[5]),
        .R(1'b0));
  FDRE \tmp_15_reg_1299_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_24),
        .D(tmp_15_fu_944_p2[6]),
        .Q(tmp_15_reg_1299[6]),
        .R(1'b0));
  FDRE \tmp_15_reg_1299_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_24),
        .D(tmp_15_fu_944_p2[7]),
        .Q(tmp_15_reg_1299[7]),
        .R(1'b0));
  CARRY4 \tmp_15_reg_1299_reg[7]_i_2 
       (.CI(\tmp_15_reg_1299_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp_15_reg_1299_reg[7]_i_2_CO_UNCONNECTED [3],\tmp_15_reg_1299_reg[7]_i_2_n_4 ,\tmp_15_reg_1299_reg[7]_i_2_n_5 ,\tmp_15_reg_1299_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_15_reg_1299[7]_i_3_n_3 ,\tmp_15_reg_1299[7]_i_4_n_3 ,\tmp_15_reg_1299[7]_i_5_n_3 }),
        .O(tmp_15_fu_944_p2[7:4]),
        .S({\tmp_15_reg_1299[7]_i_6_n_3 ,\tmp_15_reg_1299[7]_i_7_n_3 ,\tmp_15_reg_1299[7]_i_8_n_3 ,\tmp_15_reg_1299[7]_i_9_n_3 }));
  FDRE \tmp_17_reg_1251_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I3[0]),
        .Q(tmp_17_reg_1251[0]),
        .R(1'b0));
  FDRE \tmp_17_reg_1251_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I3[1]),
        .Q(tmp_17_reg_1251[1]),
        .R(1'b0));
  FDRE \tmp_17_reg_1251_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I3[2]),
        .Q(tmp_17_reg_1251[2]),
        .R(1'b0));
  FDRE \tmp_17_reg_1251_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I3[3]),
        .Q(tmp_17_reg_1251[3]),
        .R(1'b0));
  FDRE \tmp_17_reg_1251_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I3[4]),
        .Q(tmp_17_reg_1251[4]),
        .R(1'b0));
  FDRE \tmp_17_reg_1251_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I3[5]),
        .Q(tmp_17_reg_1251[5]),
        .R(1'b0));
  FDRE \tmp_17_reg_1251_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I3[6]),
        .Q(tmp_17_reg_1251[6]),
        .R(1'b0));
  FDRE \tmp_17_reg_1251_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I3[7]),
        .Q(tmp_17_reg_1251[7]),
        .R(1'b0));
  FDRE \tmp_18_reg_1256_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I7[0]),
        .Q(tmp_18_reg_1256[0]),
        .R(1'b0));
  FDRE \tmp_18_reg_1256_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I7[1]),
        .Q(tmp_18_reg_1256[1]),
        .R(1'b0));
  FDRE \tmp_18_reg_1256_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I7[2]),
        .Q(tmp_18_reg_1256[2]),
        .R(1'b0));
  FDRE \tmp_18_reg_1256_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I7[3]),
        .Q(tmp_18_reg_1256[3]),
        .R(1'b0));
  FDRE \tmp_18_reg_1256_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I7[4]),
        .Q(tmp_18_reg_1256[4]),
        .R(1'b0));
  FDRE \tmp_18_reg_1256_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I7[5]),
        .Q(tmp_18_reg_1256[5]),
        .R(1'b0));
  FDRE \tmp_18_reg_1256_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I7[6]),
        .Q(tmp_18_reg_1256[6]),
        .R(1'b0));
  FDRE \tmp_18_reg_1256_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I7[7]),
        .Q(tmp_18_reg_1256[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_0_t_reg_1085[0]_i_1 
       (.I0(lastLine_1_reg_344_reg[0]),
        .O(tmp_19_0_t_fu_565_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_0_t_reg_1085[1]_i_1 
       (.I0(lastLine_1_reg_344_reg[0]),
        .I1(lastLine_1_reg_344_reg[1]),
        .O(tmp_19_0_t_fu_565_p2[1]));
  FDRE \tmp_19_0_t_reg_1085_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(tmp_19_0_t_fu_565_p2[0]),
        .Q(tmp_19_0_t_reg_1085[0]),
        .R(1'b0));
  FDRE \tmp_19_0_t_reg_1085_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(tmp_19_0_t_fu_565_p2[1]),
        .Q(tmp_19_0_t_reg_1085[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_1_t_reg_1092[1]_i_1 
       (.I0(lastLine_1_reg_344_reg[1]),
        .O(tmp_19_1_t_fu_571_p2));
  FDRE \tmp_19_1_t_reg_1092_reg[0] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(lastLine_1_reg_344_reg[0]),
        .Q(tmp_19_1_t_reg_1092[0]),
        .R(1'b0));
  FDRE \tmp_19_1_t_reg_1092_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(tmp_19_1_t_fu_571_p2),
        .Q(tmp_19_1_t_reg_1092[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_19_2_t_reg_1098[1]_i_1 
       (.I0(lastLine_1_reg_344_reg[1]),
        .I1(lastLine_1_reg_344_reg[0]),
        .O(tmp_19_2_t_fu_577_p2));
  FDRE \tmp_19_2_t_reg_1098_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(tmp_19_2_t_fu_577_p2),
        .Q(tmp_19_2_t_reg_1098),
        .R(1'b0));
  FDRE \tmp_19_reg_1266_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I6[0]),
        .Q(tmp_19_reg_1266[0]),
        .R(1'b0));
  FDRE \tmp_19_reg_1266_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I6[1]),
        .Q(tmp_19_reg_1266[1]),
        .R(1'b0));
  FDRE \tmp_19_reg_1266_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I6[2]),
        .Q(tmp_19_reg_1266[2]),
        .R(1'b0));
  FDRE \tmp_19_reg_1266_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I6[3]),
        .Q(tmp_19_reg_1266[3]),
        .R(1'b0));
  FDRE \tmp_19_reg_1266_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I6[4]),
        .Q(tmp_19_reg_1266[4]),
        .R(1'b0));
  FDRE \tmp_19_reg_1266_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I6[5]),
        .Q(tmp_19_reg_1266[5]),
        .R(1'b0));
  FDRE \tmp_19_reg_1266_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I6[6]),
        .Q(tmp_19_reg_1266[6]),
        .R(1'b0));
  FDRE \tmp_19_reg_1266_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(I6[7]),
        .Q(tmp_19_reg_1266[7]),
        .R(1'b0));
  FDRE \tmp_21_reg_1241_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I8[0]),
        .Q(tmp_21_reg_1241[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_1241_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I8[1]),
        .Q(tmp_21_reg_1241[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_1241_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I8[2]),
        .Q(tmp_21_reg_1241[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_1241_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I8[3]),
        .Q(tmp_21_reg_1241[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_1241_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I8[4]),
        .Q(tmp_21_reg_1241[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_1241_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I8[5]),
        .Q(tmp_21_reg_1241[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_1241_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I8[6]),
        .Q(tmp_21_reg_1241[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_1241_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_56),
        .D(I8[7]),
        .Q(tmp_21_reg_1241[7]),
        .R(1'b0));
  FDRE \tmp_22_reg_1271_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(dout[0]),
        .Q(tmp_22_reg_1271[0]),
        .R(1'b0));
  FDRE \tmp_22_reg_1271_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(dout[1]),
        .Q(tmp_22_reg_1271[1]),
        .R(1'b0));
  FDRE \tmp_22_reg_1271_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(dout[2]),
        .Q(tmp_22_reg_1271[2]),
        .R(1'b0));
  FDRE \tmp_22_reg_1271_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(dout[3]),
        .Q(tmp_22_reg_1271[3]),
        .R(1'b0));
  FDRE \tmp_22_reg_1271_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(dout[4]),
        .Q(tmp_22_reg_1271[4]),
        .R(1'b0));
  FDRE \tmp_22_reg_1271_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(dout[5]),
        .Q(tmp_22_reg_1271[5]),
        .R(1'b0));
  FDRE \tmp_22_reg_1271_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(dout[6]),
        .Q(tmp_22_reg_1271[6]),
        .R(1'b0));
  FDRE \tmp_22_reg_1271_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(dout[7]),
        .Q(tmp_22_reg_1271[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \tmp_25_reg_1287[3]_i_10 
       (.I0(\tmp_25_reg_1287[3]_i_7_n_3 ),
        .I1(\tmp_25_reg_1287[7]_i_19_n_3 ),
        .I2(tmp_18_reg_1256[2]),
        .I3(tmp_17_reg_1251[1]),
        .I4(x_weight_0_2_reg_1246[2]),
        .I5(tmp_19_reg_1266[2]),
        .O(\tmp_25_reg_1287[3]_i_10_n_3 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \tmp_25_reg_1287[3]_i_11 
       (.I0(\tmp_25_reg_1287[3]_i_8_n_3 ),
        .I1(\tmp_25_reg_1287[3]_i_14_n_3 ),
        .I2(tmp_18_reg_1256[1]),
        .I3(tmp_17_reg_1251[0]),
        .I4(x_weight_0_2_reg_1246[1]),
        .I5(tmp_19_reg_1266[1]),
        .O(\tmp_25_reg_1287[3]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'hD22D2DD22DD2D22D)) 
    \tmp_25_reg_1287[3]_i_12 
       (.I0(tmp_19_reg_1266[0]),
        .I1(x_weight_0_2_reg_1246[0]),
        .I2(tmp_18_reg_1256[0]),
        .I3(tmp_19_reg_1266[1]),
        .I4(tmp_17_reg_1251[0]),
        .I5(x_weight_0_2_reg_1246[1]),
        .O(\tmp_25_reg_1287[3]_i_12_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_25_reg_1287[3]_i_13 
       (.I0(tmp_19_reg_1266[0]),
        .I1(x_weight_0_2_reg_1246[0]),
        .O(\tmp_25_reg_1287[3]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_25_reg_1287[3]_i_14 
       (.I0(tmp_19_reg_1266[2]),
        .I1(tmp_17_reg_1251[1]),
        .I2(x_weight_0_2_reg_1246[2]),
        .O(\tmp_25_reg_1287[3]_i_14_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[3]_i_3 
       (.I0(x_weight_2_fu_853_p2[3]),
        .I1(tmp_22_reg_1271[3]),
        .O(\tmp_25_reg_1287[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[3]_i_4 
       (.I0(x_weight_2_fu_853_p2[2]),
        .I1(tmp_22_reg_1271[2]),
        .O(\tmp_25_reg_1287[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[3]_i_5 
       (.I0(x_weight_2_fu_853_p2[1]),
        .I1(tmp_22_reg_1271[1]),
        .O(\tmp_25_reg_1287[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[3]_i_6 
       (.I0(x_weight_2_fu_853_p2[0]),
        .I1(tmp_22_reg_1271[0]),
        .O(\tmp_25_reg_1287[3]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \tmp_25_reg_1287[3]_i_7 
       (.I0(tmp_18_reg_1256[1]),
        .I1(\tmp_25_reg_1287[3]_i_14_n_3 ),
        .I2(tmp_19_reg_1266[1]),
        .I3(x_weight_0_2_reg_1246[1]),
        .I4(tmp_17_reg_1251[0]),
        .O(\tmp_25_reg_1287[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hEBBEEBBE8228EBBE)) 
    \tmp_25_reg_1287[3]_i_8 
       (.I0(tmp_18_reg_1256[0]),
        .I1(x_weight_0_2_reg_1246[1]),
        .I2(tmp_17_reg_1251[0]),
        .I3(tmp_19_reg_1266[1]),
        .I4(tmp_19_reg_1266[0]),
        .I5(x_weight_0_2_reg_1246[0]),
        .O(\tmp_25_reg_1287[3]_i_8_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[3]_i_9 
       (.I0(x_weight_0_2_reg_1246[0]),
        .I1(tmp_19_reg_1266[0]),
        .O(\tmp_25_reg_1287[3]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \tmp_25_reg_1287[7]_i_10 
       (.I0(tmp_18_reg_1256[3]),
        .I1(\tmp_25_reg_1287[7]_i_18_n_3 ),
        .I2(tmp_19_reg_1266[3]),
        .I3(x_weight_0_2_reg_1246[3]),
        .I4(tmp_17_reg_1251[2]),
        .O(\tmp_25_reg_1287[7]_i_10_n_3 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \tmp_25_reg_1287[7]_i_11 
       (.I0(tmp_18_reg_1256[2]),
        .I1(\tmp_25_reg_1287[7]_i_19_n_3 ),
        .I2(tmp_19_reg_1266[2]),
        .I3(x_weight_0_2_reg_1246[2]),
        .I4(tmp_17_reg_1251[1]),
        .O(\tmp_25_reg_1287[7]_i_11_n_3 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \tmp_25_reg_1287[7]_i_12 
       (.I0(\tmp_25_reg_1287[7]_i_8_n_3 ),
        .I1(\tmp_25_reg_1287[7]_i_20_n_3 ),
        .I2(tmp_18_reg_1256[6]),
        .I3(tmp_17_reg_1251[5]),
        .I4(x_weight_0_2_reg_1246[6]),
        .I5(tmp_19_reg_1266[6]),
        .O(\tmp_25_reg_1287[7]_i_12_n_3 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \tmp_25_reg_1287[7]_i_13 
       (.I0(\tmp_25_reg_1287[7]_i_9_n_3 ),
        .I1(\tmp_25_reg_1287[7]_i_16_n_3 ),
        .I2(tmp_18_reg_1256[5]),
        .I3(tmp_17_reg_1251[4]),
        .I4(x_weight_0_2_reg_1246[5]),
        .I5(tmp_19_reg_1266[5]),
        .O(\tmp_25_reg_1287[7]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \tmp_25_reg_1287[7]_i_14 
       (.I0(\tmp_25_reg_1287[7]_i_10_n_3 ),
        .I1(\tmp_25_reg_1287[7]_i_17_n_3 ),
        .I2(tmp_18_reg_1256[4]),
        .I3(tmp_17_reg_1251[3]),
        .I4(x_weight_0_2_reg_1246[4]),
        .I5(tmp_19_reg_1266[4]),
        .O(\tmp_25_reg_1287[7]_i_14_n_3 ));
  LUT6 #(
    .INIT(64'h9669969669699669)) 
    \tmp_25_reg_1287[7]_i_15 
       (.I0(\tmp_25_reg_1287[7]_i_11_n_3 ),
        .I1(\tmp_25_reg_1287[7]_i_18_n_3 ),
        .I2(tmp_18_reg_1256[3]),
        .I3(tmp_17_reg_1251[2]),
        .I4(x_weight_0_2_reg_1246[3]),
        .I5(tmp_19_reg_1266[3]),
        .O(\tmp_25_reg_1287[7]_i_15_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_25_reg_1287[7]_i_16 
       (.I0(tmp_19_reg_1266[6]),
        .I1(tmp_17_reg_1251[5]),
        .I2(x_weight_0_2_reg_1246[6]),
        .O(\tmp_25_reg_1287[7]_i_16_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_25_reg_1287[7]_i_17 
       (.I0(tmp_19_reg_1266[5]),
        .I1(tmp_17_reg_1251[4]),
        .I2(x_weight_0_2_reg_1246[5]),
        .O(\tmp_25_reg_1287[7]_i_17_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_25_reg_1287[7]_i_18 
       (.I0(tmp_19_reg_1266[4]),
        .I1(tmp_17_reg_1251[3]),
        .I2(x_weight_0_2_reg_1246[4]),
        .O(\tmp_25_reg_1287[7]_i_18_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_25_reg_1287[7]_i_19 
       (.I0(tmp_19_reg_1266[3]),
        .I1(tmp_17_reg_1251[2]),
        .I2(x_weight_0_2_reg_1246[3]),
        .O(\tmp_25_reg_1287[7]_i_19_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_25_reg_1287[7]_i_20 
       (.I0(tmp_19_reg_1266[7]),
        .I1(tmp_17_reg_1251[6]),
        .I2(x_weight_0_2_reg_1246[7]),
        .O(\tmp_25_reg_1287[7]_i_20_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[7]_i_4 
       (.I0(x_weight_2_fu_853_p2[7]),
        .I1(tmp_22_reg_1271[7]),
        .O(\tmp_25_reg_1287[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[7]_i_5 
       (.I0(x_weight_2_fu_853_p2[6]),
        .I1(tmp_22_reg_1271[6]),
        .O(\tmp_25_reg_1287[7]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[7]_i_6 
       (.I0(x_weight_2_fu_853_p2[5]),
        .I1(tmp_22_reg_1271[5]),
        .O(\tmp_25_reg_1287[7]_i_6_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_25_reg_1287[7]_i_7 
       (.I0(x_weight_2_fu_853_p2[4]),
        .I1(tmp_22_reg_1271[4]),
        .O(\tmp_25_reg_1287[7]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \tmp_25_reg_1287[7]_i_8 
       (.I0(tmp_18_reg_1256[5]),
        .I1(\tmp_25_reg_1287[7]_i_16_n_3 ),
        .I2(tmp_19_reg_1266[5]),
        .I3(x_weight_0_2_reg_1246[5]),
        .I4(tmp_17_reg_1251[4]),
        .O(\tmp_25_reg_1287[7]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \tmp_25_reg_1287[7]_i_9 
       (.I0(tmp_18_reg_1256[4]),
        .I1(\tmp_25_reg_1287[7]_i_17_n_3 ),
        .I2(tmp_19_reg_1266[4]),
        .I3(x_weight_0_2_reg_1246[4]),
        .I4(tmp_17_reg_1251[3]),
        .O(\tmp_25_reg_1287[7]_i_9_n_3 ));
  FDRE \tmp_25_reg_1287_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(tmp_25_fu_901_p2[0]),
        .Q(tmp_25_reg_1287[0]),
        .R(1'b0));
  FDRE \tmp_25_reg_1287_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(tmp_25_fu_901_p2[1]),
        .Q(tmp_25_reg_1287[1]),
        .R(1'b0));
  FDRE \tmp_25_reg_1287_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(tmp_25_fu_901_p2[2]),
        .Q(tmp_25_reg_1287[2]),
        .R(1'b0));
  FDRE \tmp_25_reg_1287_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(tmp_25_fu_901_p2[3]),
        .Q(tmp_25_reg_1287[3]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1287_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_25_reg_1287_reg[3]_i_1_n_3 ,\tmp_25_reg_1287_reg[3]_i_1_n_4 ,\tmp_25_reg_1287_reg[3]_i_1_n_5 ,\tmp_25_reg_1287_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(x_weight_2_fu_853_p2[3:0]),
        .O(tmp_25_fu_901_p2[3:0]),
        .S({\tmp_25_reg_1287[3]_i_3_n_3 ,\tmp_25_reg_1287[3]_i_4_n_3 ,\tmp_25_reg_1287[3]_i_5_n_3 ,\tmp_25_reg_1287[3]_i_6_n_3 }));
  CARRY4 \tmp_25_reg_1287_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\tmp_25_reg_1287_reg[3]_i_2_n_3 ,\tmp_25_reg_1287_reg[3]_i_2_n_4 ,\tmp_25_reg_1287_reg[3]_i_2_n_5 ,\tmp_25_reg_1287_reg[3]_i_2_n_6 }),
        .CYINIT(1'b1),
        .DI({\tmp_25_reg_1287[3]_i_7_n_3 ,\tmp_25_reg_1287[3]_i_8_n_3 ,1'b0,\tmp_25_reg_1287[3]_i_9_n_3 }),
        .O(x_weight_2_fu_853_p2[3:0]),
        .S({\tmp_25_reg_1287[3]_i_10_n_3 ,\tmp_25_reg_1287[3]_i_11_n_3 ,\tmp_25_reg_1287[3]_i_12_n_3 ,\tmp_25_reg_1287[3]_i_13_n_3 }));
  FDRE \tmp_25_reg_1287_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(tmp_25_fu_901_p2[4]),
        .Q(tmp_25_reg_1287[4]),
        .R(1'b0));
  FDRE \tmp_25_reg_1287_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(tmp_25_fu_901_p2[5]),
        .Q(tmp_25_reg_1287[5]),
        .R(1'b0));
  FDRE \tmp_25_reg_1287_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(tmp_25_fu_901_p2[6]),
        .Q(tmp_25_reg_1287[6]),
        .R(1'b0));
  FDRE \tmp_25_reg_1287_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(tmp_25_fu_901_p2[7]),
        .Q(tmp_25_reg_1287[7]),
        .R(1'b0));
  CARRY4 \tmp_25_reg_1287_reg[7]_i_2 
       (.CI(\tmp_25_reg_1287_reg[3]_i_1_n_3 ),
        .CO({\NLW_tmp_25_reg_1287_reg[7]_i_2_CO_UNCONNECTED [3],\tmp_25_reg_1287_reg[7]_i_2_n_4 ,\tmp_25_reg_1287_reg[7]_i_2_n_5 ,\tmp_25_reg_1287_reg[7]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,x_weight_2_fu_853_p2[6:4]}),
        .O(tmp_25_fu_901_p2[7:4]),
        .S({\tmp_25_reg_1287[7]_i_4_n_3 ,\tmp_25_reg_1287[7]_i_5_n_3 ,\tmp_25_reg_1287[7]_i_6_n_3 ,\tmp_25_reg_1287[7]_i_7_n_3 }));
  CARRY4 \tmp_25_reg_1287_reg[7]_i_3 
       (.CI(\tmp_25_reg_1287_reg[3]_i_2_n_3 ),
        .CO({\tmp_25_reg_1287_reg[7]_i_3_n_3 ,\tmp_25_reg_1287_reg[7]_i_3_n_4 ,\tmp_25_reg_1287_reg[7]_i_3_n_5 ,\tmp_25_reg_1287_reg[7]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({\tmp_25_reg_1287[7]_i_8_n_3 ,\tmp_25_reg_1287[7]_i_9_n_3 ,\tmp_25_reg_1287[7]_i_10_n_3 ,\tmp_25_reg_1287[7]_i_11_n_3 }),
        .O(x_weight_2_fu_853_p2[7:4]),
        .S({\tmp_25_reg_1287[7]_i_12_n_3 ,\tmp_25_reg_1287[7]_i_13_n_3 ,\tmp_25_reg_1287[7]_i_14_n_3 ,\tmp_25_reg_1287[7]_i_15_n_3 }));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[13]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[2]),
        .I1(lastLine_1_reg_344_reg__0[6]),
        .O(\tmp_37_reg_1057[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[13]_i_3 
       (.I0(lastLine_1_reg_344_reg[1]),
        .I1(lastLine_1_reg_344_reg__0[5]),
        .O(\tmp_37_reg_1057[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[13]_i_4 
       (.I0(lastLine_1_reg_344_reg[0]),
        .I1(lastLine_1_reg_344_reg__0[4]),
        .O(\tmp_37_reg_1057[13]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1057[13]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[3]),
        .O(\tmp_37_reg_1057[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[17]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[6]),
        .I1(lastLine_1_reg_344_reg__0[10]),
        .O(\tmp_37_reg_1057[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[17]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[5]),
        .I1(lastLine_1_reg_344_reg__0[9]),
        .O(\tmp_37_reg_1057[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[17]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[4]),
        .I1(lastLine_1_reg_344_reg__0[8]),
        .O(\tmp_37_reg_1057[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[17]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[3]),
        .I1(lastLine_1_reg_344_reg__0[7]),
        .O(\tmp_37_reg_1057[17]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[21]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[10]),
        .I1(lastLine_1_reg_344_reg__0[14]),
        .O(\tmp_37_reg_1057[21]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[21]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[9]),
        .I1(lastLine_1_reg_344_reg__0[13]),
        .O(\tmp_37_reg_1057[21]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[21]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[8]),
        .I1(lastLine_1_reg_344_reg__0[12]),
        .O(\tmp_37_reg_1057[21]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[21]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[7]),
        .I1(lastLine_1_reg_344_reg__0[11]),
        .O(\tmp_37_reg_1057[21]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[25]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[14]),
        .I1(lastLine_1_reg_344_reg__0[18]),
        .O(\tmp_37_reg_1057[25]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[25]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[13]),
        .I1(lastLine_1_reg_344_reg__0[17]),
        .O(\tmp_37_reg_1057[25]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[25]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[12]),
        .I1(lastLine_1_reg_344_reg__0[16]),
        .O(\tmp_37_reg_1057[25]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[25]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[11]),
        .I1(lastLine_1_reg_344_reg__0[15]),
        .O(\tmp_37_reg_1057[25]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[29]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[18]),
        .I1(lastLine_1_reg_344_reg__0[22]),
        .O(\tmp_37_reg_1057[29]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[29]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[17]),
        .I1(lastLine_1_reg_344_reg__0[21]),
        .O(\tmp_37_reg_1057[29]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[29]_i_4 
       (.I0(lastLine_1_reg_344_reg__0[16]),
        .I1(lastLine_1_reg_344_reg__0[20]),
        .O(\tmp_37_reg_1057[29]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[29]_i_5 
       (.I0(lastLine_1_reg_344_reg__0[15]),
        .I1(lastLine_1_reg_344_reg__0[19]),
        .O(\tmp_37_reg_1057[29]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[31]_i_2 
       (.I0(lastLine_1_reg_344_reg__0[20]),
        .I1(lastLine_1_reg_344_reg__0[24]),
        .O(\tmp_37_reg_1057[31]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_reg_1057[31]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[19]),
        .I1(lastLine_1_reg_344_reg__0[23]),
        .O(\tmp_37_reg_1057[31]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1057[9]_i_2 
       (.I0(lastLine_1_reg_344_reg[0]),
        .O(\tmp_37_reg_1057[9]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1057[9]_i_3 
       (.I0(lastLine_1_reg_344_reg__0[2]),
        .O(\tmp_37_reg_1057[9]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_reg_1057[9]_i_4 
       (.I0(lastLine_1_reg_344_reg[1]),
        .O(\tmp_37_reg_1057[9]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_37_reg_1057[9]_i_5 
       (.I0(lastLine_1_reg_344_reg[0]),
        .O(\tmp_37_reg_1057[9]_i_5_n_3 ));
  FDRE \tmp_37_reg_1057_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[3]),
        .Q(tmp_37_reg_1057[10]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[4]),
        .Q(tmp_37_reg_1057[11]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[5]),
        .Q(tmp_37_reg_1057[12]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[6]),
        .Q(tmp_37_reg_1057[13]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1057_reg[13]_i_1 
       (.CI(\tmp_37_reg_1057_reg[9]_i_1_n_3 ),
        .CO({\tmp_37_reg_1057_reg[13]_i_1_n_3 ,\tmp_37_reg_1057_reg[13]_i_1_n_4 ,\tmp_37_reg_1057_reg[13]_i_1_n_5 ,\tmp_37_reg_1057_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({lastLine_1_reg_344_reg__0[2],lastLine_1_reg_344_reg,1'b0}),
        .O(p_0_in[6:3]),
        .S({\tmp_37_reg_1057[13]_i_2_n_3 ,\tmp_37_reg_1057[13]_i_3_n_3 ,\tmp_37_reg_1057[13]_i_4_n_3 ,\tmp_37_reg_1057[13]_i_5_n_3 }));
  FDRE \tmp_37_reg_1057_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[7]),
        .Q(tmp_37_reg_1057[14]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[8]),
        .Q(tmp_37_reg_1057[15]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[9]),
        .Q(tmp_37_reg_1057[16]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[10]),
        .Q(tmp_37_reg_1057[17]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1057_reg[17]_i_1 
       (.CI(\tmp_37_reg_1057_reg[13]_i_1_n_3 ),
        .CO({\tmp_37_reg_1057_reg[17]_i_1_n_3 ,\tmp_37_reg_1057_reg[17]_i_1_n_4 ,\tmp_37_reg_1057_reg[17]_i_1_n_5 ,\tmp_37_reg_1057_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(lastLine_1_reg_344_reg__0[6:3]),
        .O(p_0_in[10:7]),
        .S({\tmp_37_reg_1057[17]_i_2_n_3 ,\tmp_37_reg_1057[17]_i_3_n_3 ,\tmp_37_reg_1057[17]_i_4_n_3 ,\tmp_37_reg_1057[17]_i_5_n_3 }));
  FDRE \tmp_37_reg_1057_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[11]),
        .Q(tmp_37_reg_1057[18]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[12]),
        .Q(tmp_37_reg_1057[19]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[13]),
        .Q(tmp_37_reg_1057[20]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[14]),
        .Q(tmp_37_reg_1057[21]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1057_reg[21]_i_1 
       (.CI(\tmp_37_reg_1057_reg[17]_i_1_n_3 ),
        .CO({\tmp_37_reg_1057_reg[21]_i_1_n_3 ,\tmp_37_reg_1057_reg[21]_i_1_n_4 ,\tmp_37_reg_1057_reg[21]_i_1_n_5 ,\tmp_37_reg_1057_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(lastLine_1_reg_344_reg__0[10:7]),
        .O(p_0_in[14:11]),
        .S({\tmp_37_reg_1057[21]_i_2_n_3 ,\tmp_37_reg_1057[21]_i_3_n_3 ,\tmp_37_reg_1057[21]_i_4_n_3 ,\tmp_37_reg_1057[21]_i_5_n_3 }));
  FDRE \tmp_37_reg_1057_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[15]),
        .Q(tmp_37_reg_1057[22]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[16]),
        .Q(tmp_37_reg_1057[23]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[17]),
        .Q(tmp_37_reg_1057[24]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[18]),
        .Q(tmp_37_reg_1057[25]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1057_reg[25]_i_1 
       (.CI(\tmp_37_reg_1057_reg[21]_i_1_n_3 ),
        .CO({\tmp_37_reg_1057_reg[25]_i_1_n_3 ,\tmp_37_reg_1057_reg[25]_i_1_n_4 ,\tmp_37_reg_1057_reg[25]_i_1_n_5 ,\tmp_37_reg_1057_reg[25]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(lastLine_1_reg_344_reg__0[14:11]),
        .O(p_0_in[18:15]),
        .S({\tmp_37_reg_1057[25]_i_2_n_3 ,\tmp_37_reg_1057[25]_i_3_n_3 ,\tmp_37_reg_1057[25]_i_4_n_3 ,\tmp_37_reg_1057[25]_i_5_n_3 }));
  FDRE \tmp_37_reg_1057_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[19]),
        .Q(tmp_37_reg_1057[26]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[20]),
        .Q(tmp_37_reg_1057[27]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[21]),
        .Q(tmp_37_reg_1057[28]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[22]),
        .Q(tmp_37_reg_1057[29]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1057_reg[29]_i_1 
       (.CI(\tmp_37_reg_1057_reg[25]_i_1_n_3 ),
        .CO({\tmp_37_reg_1057_reg[29]_i_1_n_3 ,\tmp_37_reg_1057_reg[29]_i_1_n_4 ,\tmp_37_reg_1057_reg[29]_i_1_n_5 ,\tmp_37_reg_1057_reg[29]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(lastLine_1_reg_344_reg__0[18:15]),
        .O(p_0_in[22:19]),
        .S({\tmp_37_reg_1057[29]_i_2_n_3 ,\tmp_37_reg_1057[29]_i_3_n_3 ,\tmp_37_reg_1057[29]_i_4_n_3 ,\tmp_37_reg_1057[29]_i_5_n_3 }));
  FDRE \tmp_37_reg_1057_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[23]),
        .Q(tmp_37_reg_1057[30]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[24]),
        .Q(tmp_37_reg_1057[31]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1057_reg[31]_i_1 
       (.CI(\tmp_37_reg_1057_reg[29]_i_1_n_3 ),
        .CO({\NLW_tmp_37_reg_1057_reg[31]_i_1_CO_UNCONNECTED [3:1],\tmp_37_reg_1057_reg[31]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,lastLine_1_reg_344_reg__0[19]}),
        .O({\NLW_tmp_37_reg_1057_reg[31]_i_1_O_UNCONNECTED [3:2],p_0_in[24:23]}),
        .S({1'b0,1'b0,\tmp_37_reg_1057[31]_i_2_n_3 ,\tmp_37_reg_1057[31]_i_3_n_3 }));
  FDRE \tmp_37_reg_1057_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[0]),
        .Q(tmp_37_reg_1057[7]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[1]),
        .Q(tmp_37_reg_1057[8]),
        .R(1'b0));
  FDRE \tmp_37_reg_1057_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(p_0_in[2]),
        .Q(tmp_37_reg_1057[9]),
        .R(1'b0));
  CARRY4 \tmp_37_reg_1057_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\tmp_37_reg_1057_reg[9]_i_1_n_3 ,\tmp_37_reg_1057_reg[9]_i_1_n_4 ,\tmp_37_reg_1057_reg[9]_i_1_n_5 ,\tmp_37_reg_1057_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_37_reg_1057[9]_i_2_n_3 ,1'b0}),
        .O({p_0_in[2:0],\NLW_tmp_37_reg_1057_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_37_reg_1057[9]_i_3_n_3 ,\tmp_37_reg_1057[9]_i_4_n_3 ,\tmp_37_reg_1057[9]_i_5_n_3 ,1'b0}));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_41_cast_reg_1062[13]_i_2 
       (.I0(i1_reg_356[2]),
        .I1(i1_reg_356[6]),
        .O(\tmp_41_cast_reg_1062[13]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_41_cast_reg_1062[13]_i_3 
       (.I0(i1_reg_356[1]),
        .I1(i1_reg_356[5]),
        .O(\tmp_41_cast_reg_1062[13]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_41_cast_reg_1062[13]_i_4 
       (.I0(i1_reg_356[0]),
        .I1(i1_reg_356[4]),
        .O(\tmp_41_cast_reg_1062[13]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast_reg_1062[13]_i_5 
       (.I0(i1_reg_356[3]),
        .O(\tmp_41_cast_reg_1062[13]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_41_cast_reg_1062[17]_i_2 
       (.I0(i1_reg_356[6]),
        .I1(i1_reg_356[10]),
        .O(\tmp_41_cast_reg_1062[17]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_41_cast_reg_1062[17]_i_3 
       (.I0(i1_reg_356[5]),
        .I1(i1_reg_356[9]),
        .O(\tmp_41_cast_reg_1062[17]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_41_cast_reg_1062[17]_i_4 
       (.I0(i1_reg_356[4]),
        .I1(i1_reg_356[8]),
        .O(\tmp_41_cast_reg_1062[17]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_41_cast_reg_1062[17]_i_5 
       (.I0(i1_reg_356[3]),
        .I1(i1_reg_356[7]),
        .O(\tmp_41_cast_reg_1062[17]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast_reg_1062[21]_i_2 
       (.I0(i1_reg_356[10]),
        .O(\tmp_41_cast_reg_1062[21]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast_reg_1062[21]_i_3 
       (.I0(i1_reg_356[9]),
        .O(\tmp_41_cast_reg_1062[21]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast_reg_1062[21]_i_4 
       (.I0(i1_reg_356[8]),
        .O(\tmp_41_cast_reg_1062[21]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast_reg_1062[21]_i_5 
       (.I0(i1_reg_356[7]),
        .O(\tmp_41_cast_reg_1062[21]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast_reg_1062[9]_i_2 
       (.I0(i1_reg_356[0]),
        .O(\tmp_41_cast_reg_1062[9]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast_reg_1062[9]_i_3 
       (.I0(i1_reg_356[2]),
        .O(\tmp_41_cast_reg_1062[9]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_41_cast_reg_1062[9]_i_4 
       (.I0(i1_reg_356[1]),
        .O(\tmp_41_cast_reg_1062[9]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_41_cast_reg_1062[9]_i_5 
       (.I0(i1_reg_356[0]),
        .O(\tmp_41_cast_reg_1062[9]_i_5_n_3 ));
  FDRE \tmp_41_cast_reg_1062_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[10]),
        .Q(tmp_41_cast_reg_1062_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[11]),
        .Q(tmp_41_cast_reg_1062_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[12]),
        .Q(tmp_41_cast_reg_1062_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[13]),
        .Q(tmp_41_cast_reg_1062_reg__0[6]),
        .R(1'b0));
  CARRY4 \tmp_41_cast_reg_1062_reg[13]_i_1 
       (.CI(\tmp_41_cast_reg_1062_reg[9]_i_1_n_3 ),
        .CO({\tmp_41_cast_reg_1062_reg[13]_i_1_n_3 ,\tmp_41_cast_reg_1062_reg[13]_i_1_n_4 ,\tmp_41_cast_reg_1062_reg[13]_i_1_n_5 ,\tmp_41_cast_reg_1062_reg[13]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({i1_reg_356[2:0],1'b0}),
        .O(tmp_40_fu_539_p2[13:10]),
        .S({\tmp_41_cast_reg_1062[13]_i_2_n_3 ,\tmp_41_cast_reg_1062[13]_i_3_n_3 ,\tmp_41_cast_reg_1062[13]_i_4_n_3 ,\tmp_41_cast_reg_1062[13]_i_5_n_3 }));
  FDRE \tmp_41_cast_reg_1062_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[14]),
        .Q(tmp_41_cast_reg_1062_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[15]),
        .Q(tmp_41_cast_reg_1062_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[16]),
        .Q(tmp_41_cast_reg_1062_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[17]),
        .Q(tmp_41_cast_reg_1062_reg__0[10]),
        .R(1'b0));
  CARRY4 \tmp_41_cast_reg_1062_reg[17]_i_1 
       (.CI(\tmp_41_cast_reg_1062_reg[13]_i_1_n_3 ),
        .CO({\tmp_41_cast_reg_1062_reg[17]_i_1_n_3 ,\tmp_41_cast_reg_1062_reg[17]_i_1_n_4 ,\tmp_41_cast_reg_1062_reg[17]_i_1_n_5 ,\tmp_41_cast_reg_1062_reg[17]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(i1_reg_356[6:3]),
        .O(tmp_40_fu_539_p2[17:14]),
        .S({\tmp_41_cast_reg_1062[17]_i_2_n_3 ,\tmp_41_cast_reg_1062[17]_i_3_n_3 ,\tmp_41_cast_reg_1062[17]_i_4_n_3 ,\tmp_41_cast_reg_1062[17]_i_5_n_3 }));
  FDRE \tmp_41_cast_reg_1062_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[18]),
        .Q(tmp_41_cast_reg_1062_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[19]),
        .Q(tmp_41_cast_reg_1062_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[20]),
        .Q(tmp_41_cast_reg_1062_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[21]),
        .Q(tmp_41_cast_reg_1062_reg__0[14]),
        .R(1'b0));
  CARRY4 \tmp_41_cast_reg_1062_reg[21]_i_1 
       (.CI(\tmp_41_cast_reg_1062_reg[17]_i_1_n_3 ),
        .CO({\tmp_41_cast_reg_1062_reg[21]_i_1_n_3 ,\tmp_41_cast_reg_1062_reg[21]_i_1_n_4 ,\tmp_41_cast_reg_1062_reg[21]_i_1_n_5 ,\tmp_41_cast_reg_1062_reg[21]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(i1_reg_356[10:7]),
        .O(tmp_40_fu_539_p2[21:18]),
        .S({\tmp_41_cast_reg_1062[21]_i_2_n_3 ,\tmp_41_cast_reg_1062[21]_i_3_n_3 ,\tmp_41_cast_reg_1062[21]_i_4_n_3 ,\tmp_41_cast_reg_1062[21]_i_5_n_3 }));
  FDRE \tmp_41_cast_reg_1062_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[22]),
        .Q(tmp_41_cast_reg_1062_reg__0[16]),
        .R(1'b0));
  CARRY4 \tmp_41_cast_reg_1062_reg[23]_i_1 
       (.CI(\tmp_41_cast_reg_1062_reg[21]_i_1_n_3 ),
        .CO(\NLW_tmp_41_cast_reg_1062_reg[23]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_41_cast_reg_1062_reg[23]_i_1_O_UNCONNECTED [3:1],tmp_40_fu_539_p2[22]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_41_cast_reg_1062_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[7]),
        .Q(tmp_41_cast_reg_1062_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[8]),
        .Q(tmp_41_cast_reg_1062_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_41_cast_reg_1062_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(tmp_40_fu_539_p2[9]),
        .Q(tmp_41_cast_reg_1062_reg__0[2]),
        .R(1'b0));
  CARRY4 \tmp_41_cast_reg_1062_reg[9]_i_1 
       (.CI(1'b0),
        .CO({\tmp_41_cast_reg_1062_reg[9]_i_1_n_3 ,\tmp_41_cast_reg_1062_reg[9]_i_1_n_4 ,\tmp_41_cast_reg_1062_reg[9]_i_1_n_5 ,\tmp_41_cast_reg_1062_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_41_cast_reg_1062[9]_i_2_n_3 ,1'b0}),
        .O({tmp_40_fu_539_p2[9:7],\NLW_tmp_41_cast_reg_1062_reg[9]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_41_cast_reg_1062[9]_i_3_n_3 ,\tmp_41_cast_reg_1062[9]_i_4_n_3 ,\tmp_41_cast_reg_1062[9]_i_5_n_3 ,1'b0}));
  FDRE \tmp_41_reg_1081_reg[1] 
       (.C(ap_clk),
        .CE(p_1_in),
        .D(lastLine_1_reg_344_reg[1]),
        .Q(tmp_41_reg_1081),
        .R(1'b0));
  FDRE \tmp_46_reg_1134_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem_m_axi_U_n_21),
        .Q(tmp_46_reg_1134),
        .R(1'b0));
  FDRE \tmp_49_reg_1138_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sobel_filter_gmem_m_axi_U_n_63),
        .Q(tmp_49_reg_1138),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \tmp_6_reg_1023[0]_i_1 
       (.I0(p_shl5_cast_fu_429_p1[11]),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_6_reg_1023[0]),
        .O(\tmp_6_reg_1023[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h6F60)) 
    \tmp_6_reg_1023[1]_i_1 
       (.I0(p_shl5_cast_fu_429_p1[11]),
        .I1(p_shl5_cast_fu_429_p1[12]),
        .I2(ap_CS_fsm_state2),
        .I3(tmp_6_reg_1023[1]),
        .O(\tmp_6_reg_1023[1]_i_1_n_3 ));
  FDRE \tmp_6_reg_1023_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_1023[0]_i_1_n_3 ),
        .Q(tmp_6_reg_1023[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_1023_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_6_reg_1023[1]_i_1_n_3 ),
        .Q(tmp_6_reg_1023[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_8_reg_1124[0]_i_1 
       (.I0(\tmp_8_reg_1124[0]_i_2_n_3 ),
        .I1(\tmp_8_reg_1124[0]_i_3_n_3 ),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[2]_srl3_i_1_n_3 ),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[1]_srl3_i_1_n_3 ),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[5]_srl3_i_1_n_3 ),
        .I5(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[6]_srl3_i_1_n_3 ),
        .O(tmp_8_fu_627_p2));
  LUT6 #(
    .INIT(64'hFFF3FFF3FFFFF5F5)) 
    \tmp_8_reg_1124[0]_i_2 
       (.I0(j_reg_1128_reg__0[10]),
        .I1(row_assign_reg_368[10]),
        .I2(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[0]_srl3_i_1_n_3 ),
        .I3(row_assign_reg_368[3]),
        .I4(j_reg_1128_reg__0[3]),
        .I5(load),
        .O(\tmp_8_reg_1124[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hACFFFFFFFFFFFFFF)) 
    \tmp_8_reg_1124[0]_i_3 
       (.I0(row_assign_reg_368[4]),
        .I1(j_reg_1128_reg__0[4]),
        .I2(load),
        .I3(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[9]_srl3_i_1_n_3 ),
        .I4(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[8]_srl3_i_1_n_3 ),
        .I5(\ap_reg_pp0_iter2_row_assign_cast5_reg_1105_reg[7]_srl3_i_1_n_3 ),
        .O(\tmp_8_reg_1124[0]_i_3_n_3 ));
  FDRE \tmp_8_reg_1124_reg[0] 
       (.C(ap_clk),
        .CE(p_50_in),
        .D(tmp_8_fu_627_p2),
        .Q(tmp_8_reg_1124),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[2]),
        .Q(tmp_s_reg_1015_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[12]),
        .Q(tmp_s_reg_1015_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[11] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[13]),
        .Q(tmp_s_reg_1015_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[12] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[14]),
        .Q(tmp_s_reg_1015_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[13] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[15]),
        .Q(tmp_s_reg_1015_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[14] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[16]),
        .Q(tmp_s_reg_1015_reg__0[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[15] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[17]),
        .Q(tmp_s_reg_1015_reg__0[15]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[16] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[18]),
        .Q(tmp_s_reg_1015_reg__0[16]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[17] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[19]),
        .Q(tmp_s_reg_1015_reg__0[17]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[18] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[20]),
        .Q(tmp_s_reg_1015_reg__0[18]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[19] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[21]),
        .Q(tmp_s_reg_1015_reg__0[19]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[3]),
        .Q(tmp_s_reg_1015_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[20] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[22]),
        .Q(tmp_s_reg_1015_reg__0[20]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[21] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[23]),
        .Q(tmp_s_reg_1015_reg__0[21]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[22] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[24]),
        .Q(tmp_s_reg_1015_reg__0[22]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[23] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[25]),
        .Q(tmp_s_reg_1015_reg__0[23]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[24] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[26]),
        .Q(tmp_s_reg_1015_reg__0[24]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[25] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[27]),
        .Q(tmp_s_reg_1015_reg__0[25]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[26] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[28]),
        .Q(tmp_s_reg_1015_reg__0[26]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[27] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[29]),
        .Q(tmp_s_reg_1015_reg__0[27]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[28] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[30]),
        .Q(tmp_s_reg_1015_reg__0[28]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[29] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[31]),
        .Q(tmp_s_reg_1015_reg__0[29]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[4]),
        .Q(tmp_s_reg_1015_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[5]),
        .Q(tmp_s_reg_1015_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[6]),
        .Q(tmp_s_reg_1015_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[7]),
        .Q(tmp_s_reg_1015_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[8]),
        .Q(tmp_s_reg_1015_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[9]),
        .Q(tmp_s_reg_1015_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[10]),
        .Q(tmp_s_reg_1015_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_1015_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_AXILiteS_s_axi_U_n_75),
        .D(out_pix[11]),
        .Q(tmp_s_reg_1015_reg__0[9]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[0]),
        .Q(x_weight_0_2_reg_1246[0]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[1]),
        .Q(x_weight_0_2_reg_1246[1]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[2]),
        .Q(x_weight_0_2_reg_1246[2]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[3]),
        .Q(x_weight_0_2_reg_1246[3]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[4]),
        .Q(x_weight_0_2_reg_1246[4]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[5]),
        .Q(x_weight_0_2_reg_1246[5]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[6]),
        .Q(x_weight_0_2_reg_1246[6]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[7]),
        .Q(x_weight_0_2_reg_1246[7]),
        .R(1'b0));
  FDRE \x_weight_0_2_reg_1246_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem_m_axi_U_n_25),
        .D(x_weight_0_2_fu_733_p2[8]),
        .Q(x_weight_0_2_reg_1246[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    \x_weight_2_2_reg_1277[10]_i_10 
       (.I0(tmp_17_reg_1251[5]),
        .I1(x_weight_0_2_reg_1246[6]),
        .I2(tmp_19_reg_1266[6]),
        .O(\x_weight_2_2_reg_1277[10]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    \x_weight_2_2_reg_1277[10]_i_11 
       (.I0(tmp_18_reg_1256[7]),
        .I1(tmp_17_reg_1251[7]),
        .I2(x_weight_0_2_reg_1246[8]),
        .O(\x_weight_2_2_reg_1277[10]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \x_weight_2_2_reg_1277[10]_i_2 
       (.I0(x_weight_2_fu_853_p2[10]),
        .O(\x_weight_2_2_reg_1277[10]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \x_weight_2_2_reg_1277[10]_i_3 
       (.I0(x_weight_2_fu_853_p2[9]),
        .O(\x_weight_2_2_reg_1277[10]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \x_weight_2_2_reg_1277[10]_i_4 
       (.I0(x_weight_2_fu_853_p2[8]),
        .O(\x_weight_2_2_reg_1277[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h4D00004D004D4D00)) 
    \x_weight_2_2_reg_1277[10]_i_6 
       (.I0(tmp_19_reg_1266[7]),
        .I1(x_weight_0_2_reg_1246[7]),
        .I2(tmp_17_reg_1251[6]),
        .I3(x_weight_0_2_reg_1246[8]),
        .I4(tmp_17_reg_1251[7]),
        .I5(tmp_18_reg_1256[7]),
        .O(\x_weight_2_2_reg_1277[10]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h8E88EE8E)) 
    \x_weight_2_2_reg_1277[10]_i_7 
       (.I0(tmp_18_reg_1256[6]),
        .I1(\tmp_25_reg_1287[7]_i_20_n_3 ),
        .I2(tmp_19_reg_1266[6]),
        .I3(x_weight_0_2_reg_1246[6]),
        .I4(tmp_17_reg_1251[5]),
        .O(\x_weight_2_2_reg_1277[10]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'h4D00FF4DFF4DB2FF)) 
    \x_weight_2_2_reg_1277[10]_i_8 
       (.I0(tmp_17_reg_1251[6]),
        .I1(x_weight_0_2_reg_1246[7]),
        .I2(tmp_19_reg_1266[7]),
        .I3(tmp_18_reg_1256[7]),
        .I4(tmp_17_reg_1251[7]),
        .I5(x_weight_0_2_reg_1246[8]),
        .O(\x_weight_2_2_reg_1277[10]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hE17887E1781EE178)) 
    \x_weight_2_2_reg_1277[10]_i_9 
       (.I0(\x_weight_2_2_reg_1277[10]_i_10_n_3 ),
        .I1(tmp_18_reg_1256[6]),
        .I2(\x_weight_2_2_reg_1277[10]_i_11_n_3 ),
        .I3(tmp_17_reg_1251[6]),
        .I4(x_weight_0_2_reg_1246[7]),
        .I5(tmp_19_reg_1266[7]),
        .O(\x_weight_2_2_reg_1277[10]_i_9_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_2_2_reg_1277[3]_i_2 
       (.I0(tmp_22_reg_1271[3]),
        .I1(x_weight_2_fu_853_p2[3]),
        .O(\x_weight_2_2_reg_1277[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_2_2_reg_1277[3]_i_3 
       (.I0(tmp_22_reg_1271[2]),
        .I1(x_weight_2_fu_853_p2[2]),
        .O(\x_weight_2_2_reg_1277[3]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_2_2_reg_1277[3]_i_4 
       (.I0(tmp_22_reg_1271[1]),
        .I1(x_weight_2_fu_853_p2[1]),
        .O(\x_weight_2_2_reg_1277[3]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_2_2_reg_1277[3]_i_5 
       (.I0(tmp_22_reg_1271[0]),
        .I1(x_weight_2_fu_853_p2[0]),
        .O(\x_weight_2_2_reg_1277[3]_i_5_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_2_2_reg_1277[7]_i_2 
       (.I0(tmp_22_reg_1271[7]),
        .I1(x_weight_2_fu_853_p2[7]),
        .O(\x_weight_2_2_reg_1277[7]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_2_2_reg_1277[7]_i_3 
       (.I0(tmp_22_reg_1271[6]),
        .I1(x_weight_2_fu_853_p2[6]),
        .O(\x_weight_2_2_reg_1277[7]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_2_2_reg_1277[7]_i_4 
       (.I0(tmp_22_reg_1271[5]),
        .I1(x_weight_2_fu_853_p2[5]),
        .O(\x_weight_2_2_reg_1277[7]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \x_weight_2_2_reg_1277[7]_i_5 
       (.I0(tmp_22_reg_1271[4]),
        .I1(x_weight_2_fu_853_p2[4]),
        .O(\x_weight_2_2_reg_1277[7]_i_5_n_3 ));
  FDRE \x_weight_2_2_reg_1277_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[0]),
        .Q(x_weight_2_2_reg_1277[0]),
        .R(1'b0));
  FDRE \x_weight_2_2_reg_1277_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[10]),
        .Q(x_weight_2_2_reg_1277[10]),
        .R(1'b0));
  CARRY4 \x_weight_2_2_reg_1277_reg[10]_i_1 
       (.CI(\x_weight_2_2_reg_1277_reg[7]_i_1_n_3 ),
        .CO({\NLW_x_weight_2_2_reg_1277_reg[10]_i_1_CO_UNCONNECTED [3:2],\x_weight_2_2_reg_1277_reg[10]_i_1_n_5 ,\x_weight_2_2_reg_1277_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_weight_2_2_reg_1277_reg[10]_i_1_O_UNCONNECTED [3],x_weight_2_2_fu_889_p2[10:8]}),
        .S({1'b0,\x_weight_2_2_reg_1277[10]_i_2_n_3 ,\x_weight_2_2_reg_1277[10]_i_3_n_3 ,\x_weight_2_2_reg_1277[10]_i_4_n_3 }));
  CARRY4 \x_weight_2_2_reg_1277_reg[10]_i_5 
       (.CI(\tmp_25_reg_1287_reg[7]_i_3_n_3 ),
        .CO({\NLW_x_weight_2_2_reg_1277_reg[10]_i_5_CO_UNCONNECTED [3:2],\x_weight_2_2_reg_1277_reg[10]_i_5_n_5 ,\x_weight_2_2_reg_1277_reg[10]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_weight_2_2_reg_1277[10]_i_6_n_3 ,\x_weight_2_2_reg_1277[10]_i_7_n_3 }),
        .O({\NLW_x_weight_2_2_reg_1277_reg[10]_i_5_O_UNCONNECTED [3],x_weight_2_fu_853_p2[10:8]}),
        .S({1'b0,1'b1,\x_weight_2_2_reg_1277[10]_i_8_n_3 ,\x_weight_2_2_reg_1277[10]_i_9_n_3 }));
  FDRE \x_weight_2_2_reg_1277_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[1]),
        .Q(x_weight_2_2_reg_1277[1]),
        .R(1'b0));
  FDRE \x_weight_2_2_reg_1277_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[2]),
        .Q(x_weight_2_2_reg_1277[2]),
        .R(1'b0));
  FDRE \x_weight_2_2_reg_1277_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[3]),
        .Q(x_weight_2_2_reg_1277[3]),
        .R(1'b0));
  CARRY4 \x_weight_2_2_reg_1277_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_2_2_reg_1277_reg[3]_i_1_n_3 ,\x_weight_2_2_reg_1277_reg[3]_i_1_n_4 ,\x_weight_2_2_reg_1277_reg[3]_i_1_n_5 ,\x_weight_2_2_reg_1277_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_22_reg_1271[3:0]),
        .O(x_weight_2_2_fu_889_p2[3:0]),
        .S({\x_weight_2_2_reg_1277[3]_i_2_n_3 ,\x_weight_2_2_reg_1277[3]_i_3_n_3 ,\x_weight_2_2_reg_1277[3]_i_4_n_3 ,\x_weight_2_2_reg_1277[3]_i_5_n_3 }));
  FDRE \x_weight_2_2_reg_1277_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[4]),
        .Q(x_weight_2_2_reg_1277[4]),
        .R(1'b0));
  FDRE \x_weight_2_2_reg_1277_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[5]),
        .Q(x_weight_2_2_reg_1277[5]),
        .R(1'b0));
  FDRE \x_weight_2_2_reg_1277_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[6]),
        .Q(x_weight_2_2_reg_1277[6]),
        .R(1'b0));
  FDRE \x_weight_2_2_reg_1277_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[7]),
        .Q(x_weight_2_2_reg_1277[7]),
        .R(1'b0));
  CARRY4 \x_weight_2_2_reg_1277_reg[7]_i_1 
       (.CI(\x_weight_2_2_reg_1277_reg[3]_i_1_n_3 ),
        .CO({\x_weight_2_2_reg_1277_reg[7]_i_1_n_3 ,\x_weight_2_2_reg_1277_reg[7]_i_1_n_4 ,\x_weight_2_2_reg_1277_reg[7]_i_1_n_5 ,\x_weight_2_2_reg_1277_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(tmp_22_reg_1271[7:4]),
        .O(x_weight_2_2_fu_889_p2[7:4]),
        .S({\x_weight_2_2_reg_1277[7]_i_2_n_3 ,\x_weight_2_2_reg_1277[7]_i_3_n_3 ,\x_weight_2_2_reg_1277[7]_i_4_n_3 ,\x_weight_2_2_reg_1277[7]_i_5_n_3 }));
  FDRE \x_weight_2_2_reg_1277_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[8]),
        .Q(x_weight_2_2_reg_1277[8]),
        .R(1'b0));
  FDRE \x_weight_2_2_reg_1277_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(x_weight_2_2_fu_889_p2[9]),
        .Q(x_weight_2_2_reg_1277[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1282[0]_i_11 
       (.I0(tmp_19_reg_1266[3]),
        .I1(\y_weight_2_2_reg_1282_reg[0]_i_10_n_8 ),
        .I2(tmp2_reg_1261[3]),
        .O(\y_weight_2_2_reg_1282[0]_i_11_n_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_weight_2_2_reg_1282[0]_i_12 
       (.I0(tmp_22_reg_1271[0]),
        .O(p_2_in));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1282[0]_i_13 
       (.I0(tmp_21_reg_1241[2]),
        .I1(tmp_22_reg_1271[3]),
        .I2(tmp_13_reg_1208[2]),
        .O(\y_weight_2_2_reg_1282[0]_i_13_n_3 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1282[0]_i_14 
       (.I0(tmp_21_reg_1241[1]),
        .I1(tmp_22_reg_1271[2]),
        .I2(tmp_13_reg_1208[1]),
        .O(\y_weight_2_2_reg_1282[0]_i_14_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_2_2_reg_1282[0]_i_15 
       (.I0(tmp_13_reg_1208[1]),
        .I1(tmp_21_reg_1241[1]),
        .I2(tmp_22_reg_1271[2]),
        .O(\y_weight_2_2_reg_1282[0]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1282[0]_i_16 
       (.I0(tmp_21_reg_1241[3]),
        .I1(tmp_22_reg_1271[4]),
        .I2(tmp_13_reg_1208[3]),
        .I3(\y_weight_2_2_reg_1282[0]_i_13_n_3 ),
        .O(\y_weight_2_2_reg_1282[0]_i_16_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1282[0]_i_17 
       (.I0(tmp_21_reg_1241[2]),
        .I1(tmp_22_reg_1271[3]),
        .I2(tmp_13_reg_1208[2]),
        .I3(\y_weight_2_2_reg_1282[0]_i_14_n_3 ),
        .O(\y_weight_2_2_reg_1282[0]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'h96969669)) 
    \y_weight_2_2_reg_1282[0]_i_18 
       (.I0(tmp_21_reg_1241[1]),
        .I1(tmp_22_reg_1271[2]),
        .I2(tmp_13_reg_1208[1]),
        .I3(tmp_22_reg_1271[1]),
        .I4(tmp_21_reg_1241[0]),
        .O(\y_weight_2_2_reg_1282[0]_i_18_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_2_2_reg_1282[0]_i_19 
       (.I0(tmp_21_reg_1241[0]),
        .I1(tmp_22_reg_1271[1]),
        .I2(tmp_13_reg_1208[0]),
        .O(\y_weight_2_2_reg_1282[0]_i_19_n_3 ));
  LUT5 #(
    .INIT(32'h69696900)) 
    \y_weight_2_2_reg_1282[0]_i_2 
       (.I0(tmp2_reg_1261[2]),
        .I1(\y_weight_2_2_reg_1282_reg[0]_i_10_n_9 ),
        .I2(tmp_19_reg_1266[2]),
        .I3(\y_weight_2_2_reg_1282_reg[0]_i_10_n_10 ),
        .I4(tmp2_reg_1261[1]),
        .O(\y_weight_2_2_reg_1282[0]_i_2_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \y_weight_2_2_reg_1282[0]_i_3 
       (.I0(tmp_19_reg_1266[1]),
        .I1(\y_weight_2_2_reg_1282_reg[0]_i_10_n_10 ),
        .I2(tmp2_reg_1261[1]),
        .O(\y_weight_2_2_reg_1282[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_2_2_reg_1282[0]_i_4 
       (.I0(\y_weight_2_2_reg_1282_reg[0]_i_10_n_10 ),
        .I1(tmp2_reg_1261[1]),
        .I2(tmp_19_reg_1266[1]),
        .O(\y_weight_2_2_reg_1282[0]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \y_weight_2_2_reg_1282[0]_i_5 
       (.I0(tmp_22_reg_1271[0]),
        .I1(tmp2_reg_1261[0]),
        .O(\y_weight_2_2_reg_1282[0]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1282[0]_i_6 
       (.I0(\y_weight_2_2_reg_1282[0]_i_2_n_3 ),
        .I1(\y_weight_2_2_reg_1282[0]_i_11_n_3 ),
        .I2(\y_weight_2_2_reg_1282_reg[0]_i_10_n_9 ),
        .I3(tmp2_reg_1261[2]),
        .I4(tmp_19_reg_1266[2]),
        .O(\y_weight_2_2_reg_1282[0]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'h6996699669969669)) 
    \y_weight_2_2_reg_1282[0]_i_7 
       (.I0(\y_weight_2_2_reg_1282[0]_i_3_n_3 ),
        .I1(tmp_19_reg_1266[2]),
        .I2(\y_weight_2_2_reg_1282_reg[0]_i_10_n_9 ),
        .I3(tmp2_reg_1261[2]),
        .I4(tmp2_reg_1261[1]),
        .I5(\y_weight_2_2_reg_1282_reg[0]_i_10_n_10 ),
        .O(\y_weight_2_2_reg_1282[0]_i_7_n_3 ));
  (* HLUTNM = "lutpair0" *) 
  LUT5 #(
    .INIT(32'h69696996)) 
    \y_weight_2_2_reg_1282[0]_i_8 
       (.I0(tmp_19_reg_1266[1]),
        .I1(\y_weight_2_2_reg_1282_reg[0]_i_10_n_10 ),
        .I2(tmp2_reg_1261[1]),
        .I3(tmp_22_reg_1271[0]),
        .I4(tmp2_reg_1261[0]),
        .O(\y_weight_2_2_reg_1282[0]_i_8_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \y_weight_2_2_reg_1282[0]_i_9 
       (.I0(tmp_22_reg_1271[0]),
        .I1(tmp2_reg_1261[0]),
        .I2(tmp_19_reg_1266[0]),
        .O(\y_weight_2_2_reg_1282[0]_i_9_n_3 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1282[10]_i_10 
       (.I0(tmp_21_reg_1241[5]),
        .I1(tmp_22_reg_1271[6]),
        .I2(tmp_13_reg_1208[5]),
        .O(\y_weight_2_2_reg_1282[10]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1282[10]_i_11 
       (.I0(tmp_21_reg_1241[4]),
        .I1(tmp_22_reg_1271[5]),
        .I2(tmp_13_reg_1208[4]),
        .O(\y_weight_2_2_reg_1282[10]_i_11_n_3 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1282[10]_i_12 
       (.I0(tmp_21_reg_1241[3]),
        .I1(tmp_22_reg_1271[4]),
        .I2(tmp_13_reg_1208[3]),
        .O(\y_weight_2_2_reg_1282[10]_i_12_n_3 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \y_weight_2_2_reg_1282[10]_i_13 
       (.I0(tmp_13_reg_1208[6]),
        .I1(tmp_22_reg_1271[7]),
        .I2(tmp_21_reg_1241[6]),
        .I3(tmp_21_reg_1241[7]),
        .I4(tmp_13_reg_1208[7]),
        .O(\y_weight_2_2_reg_1282[10]_i_13_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1282[10]_i_14 
       (.I0(\y_weight_2_2_reg_1282[10]_i_10_n_3 ),
        .I1(tmp_22_reg_1271[7]),
        .I2(tmp_21_reg_1241[6]),
        .I3(tmp_13_reg_1208[6]),
        .O(\y_weight_2_2_reg_1282[10]_i_14_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1282[10]_i_15 
       (.I0(tmp_21_reg_1241[5]),
        .I1(tmp_22_reg_1271[6]),
        .I2(tmp_13_reg_1208[5]),
        .I3(\y_weight_2_2_reg_1282[10]_i_11_n_3 ),
        .O(\y_weight_2_2_reg_1282[10]_i_15_n_3 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \y_weight_2_2_reg_1282[10]_i_16 
       (.I0(tmp_21_reg_1241[4]),
        .I1(tmp_22_reg_1271[5]),
        .I2(tmp_13_reg_1208[4]),
        .I3(\y_weight_2_2_reg_1282[10]_i_12_n_3 ),
        .O(\y_weight_2_2_reg_1282[10]_i_16_n_3 ));
  LUT2 #(
    .INIT(4'hB)) 
    \y_weight_2_2_reg_1282[10]_i_17 
       (.I0(tmp_13_reg_1208[7]),
        .I1(tmp_21_reg_1241[7]),
        .O(\y_weight_2_2_reg_1282[10]_i_17_n_3 ));
  LUT5 #(
    .INIT(32'hD40000D4)) 
    \y_weight_2_2_reg_1282[10]_i_2 
       (.I0(tmp_19_reg_1266[7]),
        .I1(tmp2_reg_1261[7]),
        .I2(\y_weight_2_2_reg_1282_reg[10]_i_7_n_8 ),
        .I3(\y_weight_2_2_reg_1282_reg[10]_i_7_n_7 ),
        .I4(tmp2_reg_1261[8]),
        .O(\y_weight_2_2_reg_1282[10]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1282[10]_i_3 
       (.I0(tmp2_reg_1261[7]),
        .I1(\y_weight_2_2_reg_1282_reg[10]_i_7_n_8 ),
        .I2(tmp_19_reg_1266[7]),
        .I3(tmp_19_reg_1266[6]),
        .I4(tmp2_reg_1261[6]),
        .I5(\y_weight_2_2_reg_1282_reg[10]_i_7_n_9 ),
        .O(\y_weight_2_2_reg_1282[10]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h01FE)) 
    \y_weight_2_2_reg_1282[10]_i_4 
       (.I0(\y_weight_2_2_reg_1282_reg[10]_i_8_n_10 ),
        .I1(tmp2_reg_1261[8]),
        .I2(\y_weight_2_2_reg_1282_reg[10]_i_7_n_7 ),
        .I3(\y_weight_2_2_reg_1282_reg[10]_i_8_n_5 ),
        .O(\y_weight_2_2_reg_1282[10]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h718EFF00FF008E71)) 
    \y_weight_2_2_reg_1282[10]_i_5 
       (.I0(\y_weight_2_2_reg_1282_reg[10]_i_7_n_8 ),
        .I1(tmp2_reg_1261[7]),
        .I2(tmp_19_reg_1266[7]),
        .I3(\y_weight_2_2_reg_1282_reg[10]_i_8_n_10 ),
        .I4(tmp2_reg_1261[8]),
        .I5(\y_weight_2_2_reg_1282_reg[10]_i_7_n_7 ),
        .O(\y_weight_2_2_reg_1282[10]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h9669696996969669)) 
    \y_weight_2_2_reg_1282[10]_i_6 
       (.I0(\y_weight_2_2_reg_1282[10]_i_3_n_3 ),
        .I1(tmp2_reg_1261[8]),
        .I2(\y_weight_2_2_reg_1282_reg[10]_i_7_n_7 ),
        .I3(\y_weight_2_2_reg_1282_reg[10]_i_7_n_8 ),
        .I4(tmp2_reg_1261[7]),
        .I5(tmp_19_reg_1266[7]),
        .O(\y_weight_2_2_reg_1282[10]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'h71)) 
    \y_weight_2_2_reg_1282[10]_i_9 
       (.I0(tmp_21_reg_1241[6]),
        .I1(tmp_22_reg_1271[7]),
        .I2(tmp_13_reg_1208[6]),
        .O(\y_weight_2_2_reg_1282[10]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1282[4]_i_10 
       (.I0(tmp_19_reg_1266[7]),
        .I1(\y_weight_2_2_reg_1282_reg[10]_i_7_n_8 ),
        .I2(tmp2_reg_1261[7]),
        .O(\y_weight_2_2_reg_1282[4]_i_10_n_3 ));
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1282[4]_i_11 
       (.I0(tmp_19_reg_1266[6]),
        .I1(\y_weight_2_2_reg_1282_reg[10]_i_7_n_9 ),
        .I2(tmp2_reg_1261[6]),
        .O(\y_weight_2_2_reg_1282[4]_i_11_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1282[4]_i_12 
       (.I0(tmp_19_reg_1266[5]),
        .I1(\y_weight_2_2_reg_1282_reg[10]_i_7_n_10 ),
        .I2(tmp2_reg_1261[5]),
        .O(\y_weight_2_2_reg_1282[4]_i_12_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \y_weight_2_2_reg_1282[4]_i_13 
       (.I0(tmp_19_reg_1266[4]),
        .I1(\y_weight_2_2_reg_1282_reg[0]_i_10_n_7 ),
        .I2(tmp2_reg_1261[4]),
        .O(\y_weight_2_2_reg_1282[4]_i_13_n_3 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1282[4]_i_2 
       (.I0(tmp2_reg_1261[6]),
        .I1(\y_weight_2_2_reg_1282_reg[10]_i_7_n_9 ),
        .I2(tmp_19_reg_1266[6]),
        .I3(tmp_19_reg_1266[5]),
        .I4(tmp2_reg_1261[5]),
        .I5(\y_weight_2_2_reg_1282_reg[10]_i_7_n_10 ),
        .O(\y_weight_2_2_reg_1282[4]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1282[4]_i_3 
       (.I0(tmp2_reg_1261[5]),
        .I1(\y_weight_2_2_reg_1282_reg[10]_i_7_n_10 ),
        .I2(tmp_19_reg_1266[5]),
        .I3(tmp_19_reg_1266[4]),
        .I4(tmp2_reg_1261[4]),
        .I5(\y_weight_2_2_reg_1282_reg[0]_i_10_n_7 ),
        .O(\y_weight_2_2_reg_1282[4]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1282[4]_i_4 
       (.I0(tmp2_reg_1261[4]),
        .I1(\y_weight_2_2_reg_1282_reg[0]_i_10_n_7 ),
        .I2(tmp_19_reg_1266[4]),
        .I3(tmp_19_reg_1266[3]),
        .I4(tmp2_reg_1261[3]),
        .I5(\y_weight_2_2_reg_1282_reg[0]_i_10_n_8 ),
        .O(\y_weight_2_2_reg_1282[4]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h6969006900690000)) 
    \y_weight_2_2_reg_1282[4]_i_5 
       (.I0(tmp2_reg_1261[3]),
        .I1(\y_weight_2_2_reg_1282_reg[0]_i_10_n_8 ),
        .I2(tmp_19_reg_1266[3]),
        .I3(tmp_19_reg_1266[2]),
        .I4(tmp2_reg_1261[2]),
        .I5(\y_weight_2_2_reg_1282_reg[0]_i_10_n_9 ),
        .O(\y_weight_2_2_reg_1282[4]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1282[4]_i_6 
       (.I0(\y_weight_2_2_reg_1282[4]_i_2_n_3 ),
        .I1(\y_weight_2_2_reg_1282[4]_i_10_n_3 ),
        .I2(\y_weight_2_2_reg_1282_reg[10]_i_7_n_9 ),
        .I3(tmp2_reg_1261[6]),
        .I4(tmp_19_reg_1266[6]),
        .O(\y_weight_2_2_reg_1282[4]_i_6_n_3 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1282[4]_i_7 
       (.I0(\y_weight_2_2_reg_1282[4]_i_3_n_3 ),
        .I1(\y_weight_2_2_reg_1282[4]_i_11_n_3 ),
        .I2(\y_weight_2_2_reg_1282_reg[10]_i_7_n_10 ),
        .I3(tmp2_reg_1261[5]),
        .I4(tmp_19_reg_1266[5]),
        .O(\y_weight_2_2_reg_1282[4]_i_7_n_3 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1282[4]_i_8 
       (.I0(\y_weight_2_2_reg_1282[4]_i_4_n_3 ),
        .I1(\y_weight_2_2_reg_1282[4]_i_12_n_3 ),
        .I2(\y_weight_2_2_reg_1282_reg[0]_i_10_n_7 ),
        .I3(tmp2_reg_1261[4]),
        .I4(tmp_19_reg_1266[4]),
        .O(\y_weight_2_2_reg_1282[4]_i_8_n_3 ));
  LUT5 #(
    .INIT(32'h96669996)) 
    \y_weight_2_2_reg_1282[4]_i_9 
       (.I0(\y_weight_2_2_reg_1282[4]_i_5_n_3 ),
        .I1(\y_weight_2_2_reg_1282[4]_i_13_n_3 ),
        .I2(\y_weight_2_2_reg_1282_reg[0]_i_10_n_8 ),
        .I3(tmp2_reg_1261[3]),
        .I4(tmp_19_reg_1266[3]),
        .O(\y_weight_2_2_reg_1282[4]_i_9_n_3 ));
  FDRE \y_weight_2_2_reg_1282_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[0]),
        .Q(y_weight_2_2_reg_1282[0]),
        .R(1'b0));
  CARRY4 \y_weight_2_2_reg_1282_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\y_weight_2_2_reg_1282_reg[0]_i_1_n_3 ,\y_weight_2_2_reg_1282_reg[0]_i_1_n_4 ,\y_weight_2_2_reg_1282_reg[0]_i_1_n_5 ,\y_weight_2_2_reg_1282_reg[0]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\y_weight_2_2_reg_1282[0]_i_2_n_3 ,\y_weight_2_2_reg_1282[0]_i_3_n_3 ,\y_weight_2_2_reg_1282[0]_i_4_n_3 ,\y_weight_2_2_reg_1282[0]_i_5_n_3 }),
        .O(y_weight_2_2_fu_895_p2[3:0]),
        .S({\y_weight_2_2_reg_1282[0]_i_6_n_3 ,\y_weight_2_2_reg_1282[0]_i_7_n_3 ,\y_weight_2_2_reg_1282[0]_i_8_n_3 ,\y_weight_2_2_reg_1282[0]_i_9_n_3 }));
  CARRY4 \y_weight_2_2_reg_1282_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\y_weight_2_2_reg_1282_reg[0]_i_10_n_3 ,\y_weight_2_2_reg_1282_reg[0]_i_10_n_4 ,\y_weight_2_2_reg_1282_reg[0]_i_10_n_5 ,\y_weight_2_2_reg_1282_reg[0]_i_10_n_6 }),
        .CYINIT(p_2_in),
        .DI({\y_weight_2_2_reg_1282[0]_i_13_n_3 ,\y_weight_2_2_reg_1282[0]_i_14_n_3 ,\y_weight_2_2_reg_1282[0]_i_15_n_3 ,tmp_13_reg_1208[0]}),
        .O({\y_weight_2_2_reg_1282_reg[0]_i_10_n_7 ,\y_weight_2_2_reg_1282_reg[0]_i_10_n_8 ,\y_weight_2_2_reg_1282_reg[0]_i_10_n_9 ,\y_weight_2_2_reg_1282_reg[0]_i_10_n_10 }),
        .S({\y_weight_2_2_reg_1282[0]_i_16_n_3 ,\y_weight_2_2_reg_1282[0]_i_17_n_3 ,\y_weight_2_2_reg_1282[0]_i_18_n_3 ,\y_weight_2_2_reg_1282[0]_i_19_n_3 }));
  FDRE \y_weight_2_2_reg_1282_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[10]),
        .Q(y_weight_2_2_reg_1282[10]),
        .R(1'b0));
  CARRY4 \y_weight_2_2_reg_1282_reg[10]_i_1 
       (.CI(\y_weight_2_2_reg_1282_reg[4]_i_1_n_3 ),
        .CO({\NLW_y_weight_2_2_reg_1282_reg[10]_i_1_CO_UNCONNECTED [3:2],\y_weight_2_2_reg_1282_reg[10]_i_1_n_5 ,\y_weight_2_2_reg_1282_reg[10]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_weight_2_2_reg_1282[10]_i_2_n_3 ,\y_weight_2_2_reg_1282[10]_i_3_n_3 }),
        .O({\NLW_y_weight_2_2_reg_1282_reg[10]_i_1_O_UNCONNECTED [3],y_weight_2_2_fu_895_p2[10:8]}),
        .S({1'b0,\y_weight_2_2_reg_1282[10]_i_4_n_3 ,\y_weight_2_2_reg_1282[10]_i_5_n_3 ,\y_weight_2_2_reg_1282[10]_i_6_n_3 }));
  CARRY4 \y_weight_2_2_reg_1282_reg[10]_i_7 
       (.CI(\y_weight_2_2_reg_1282_reg[0]_i_10_n_3 ),
        .CO({\y_weight_2_2_reg_1282_reg[10]_i_7_n_3 ,\y_weight_2_2_reg_1282_reg[10]_i_7_n_4 ,\y_weight_2_2_reg_1282_reg[10]_i_7_n_5 ,\y_weight_2_2_reg_1282_reg[10]_i_7_n_6 }),
        .CYINIT(1'b0),
        .DI({\y_weight_2_2_reg_1282[10]_i_9_n_3 ,\y_weight_2_2_reg_1282[10]_i_10_n_3 ,\y_weight_2_2_reg_1282[10]_i_11_n_3 ,\y_weight_2_2_reg_1282[10]_i_12_n_3 }),
        .O({\y_weight_2_2_reg_1282_reg[10]_i_7_n_7 ,\y_weight_2_2_reg_1282_reg[10]_i_7_n_8 ,\y_weight_2_2_reg_1282_reg[10]_i_7_n_9 ,\y_weight_2_2_reg_1282_reg[10]_i_7_n_10 }),
        .S({\y_weight_2_2_reg_1282[10]_i_13_n_3 ,\y_weight_2_2_reg_1282[10]_i_14_n_3 ,\y_weight_2_2_reg_1282[10]_i_15_n_3 ,\y_weight_2_2_reg_1282[10]_i_16_n_3 }));
  CARRY4 \y_weight_2_2_reg_1282_reg[10]_i_8 
       (.CI(\y_weight_2_2_reg_1282_reg[10]_i_7_n_3 ),
        .CO({\NLW_y_weight_2_2_reg_1282_reg[10]_i_8_CO_UNCONNECTED [3:2],\y_weight_2_2_reg_1282_reg[10]_i_8_n_5 ,\NLW_y_weight_2_2_reg_1282_reg[10]_i_8_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_weight_2_2_reg_1282_reg[10]_i_8_O_UNCONNECTED [3:1],\y_weight_2_2_reg_1282_reg[10]_i_8_n_10 }),
        .S({1'b0,1'b0,1'b1,\y_weight_2_2_reg_1282[10]_i_17_n_3 }));
  FDRE \y_weight_2_2_reg_1282_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[1]),
        .Q(y_weight_2_2_reg_1282[1]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1282_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[2]),
        .Q(y_weight_2_2_reg_1282[2]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1282_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[3]),
        .Q(y_weight_2_2_reg_1282[3]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1282_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[4]),
        .Q(y_weight_2_2_reg_1282[4]),
        .R(1'b0));
  CARRY4 \y_weight_2_2_reg_1282_reg[4]_i_1 
       (.CI(\y_weight_2_2_reg_1282_reg[0]_i_1_n_3 ),
        .CO({\y_weight_2_2_reg_1282_reg[4]_i_1_n_3 ,\y_weight_2_2_reg_1282_reg[4]_i_1_n_4 ,\y_weight_2_2_reg_1282_reg[4]_i_1_n_5 ,\y_weight_2_2_reg_1282_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({\y_weight_2_2_reg_1282[4]_i_2_n_3 ,\y_weight_2_2_reg_1282[4]_i_3_n_3 ,\y_weight_2_2_reg_1282[4]_i_4_n_3 ,\y_weight_2_2_reg_1282[4]_i_5_n_3 }),
        .O(y_weight_2_2_fu_895_p2[7:4]),
        .S({\y_weight_2_2_reg_1282[4]_i_6_n_3 ,\y_weight_2_2_reg_1282[4]_i_7_n_3 ,\y_weight_2_2_reg_1282[4]_i_8_n_3 ,\y_weight_2_2_reg_1282[4]_i_9_n_3 }));
  FDRE \y_weight_2_2_reg_1282_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[5]),
        .Q(y_weight_2_2_reg_1282[5]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1282_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[6]),
        .Q(y_weight_2_2_reg_1282[6]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1282_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[7]),
        .Q(y_weight_2_2_reg_1282[7]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1282_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[8]),
        .Q(y_weight_2_2_reg_1282[8]),
        .R(1'b0));
  FDRE \y_weight_2_2_reg_1282_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_gmem2_m_axi_U_n_55),
        .D(y_weight_2_2_fu_895_p2[9]),
        .Q(y_weight_2_2_reg_1282[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_filter_AXILiteS_s_axi" *) 
module design_1_sobel_filter_0_0_sobel_filter_AXILiteS_s_axi
   (out,
    interrupt,
    D,
    int_ap_start_reg_0,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_ARREADY,
    \inter_pix_read_reg_1009_reg[31] ,
    \tmp_s_reg_1015_reg[29] ,
    tmp_1_fu_549_p2,
    E,
    \lastLine_reg_321_reg[0] ,
    \lastLine_reg_321_reg[1] ,
    s_axi_AXILiteS_RDATA,
    ap_rst_n_inv,
    ap_clk,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WVALID,
    Q,
    \i1_reg_356_reg[10] ,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_RREADY,
    tmp_2_fu_485_p2,
    p_shl5_cast_fu_429_p1,
    tmp_6_reg_1023,
    s_axi_AXILiteS_AWADDR);
  output [2:0]out;
  output interrupt;
  output [1:0]D;
  output int_ap_start_reg_0;
  output s_axi_AXILiteS_RVALID;
  output s_axi_AXILiteS_ARREADY;
  output [31:0]\inter_pix_read_reg_1009_reg[31] ;
  output [29:0]\tmp_s_reg_1015_reg[29] ;
  output tmp_1_fu_549_p2;
  output [0:0]E;
  output \lastLine_reg_321_reg[0] ;
  output \lastLine_reg_321_reg[1] ;
  output [31:0]s_axi_AXILiteS_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input s_axi_AXILiteS_ARVALID;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input [31:0]s_axi_AXILiteS_WDATA;
  input s_axi_AXILiteS_WVALID;
  input [2:0]Q;
  input [10:0]\i1_reg_356_reg[10] ;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_RREADY;
  input tmp_2_fu_485_p2;
  input [1:0]p_shl5_cast_fu_429_p1;
  input [1:0]tmp_6_reg_1023;
  input [4:0]s_axi_AXILiteS_AWADDR;

  wire \/FSM_onehot_wstate[1]_i_1_n_3 ;
  wire \/FSM_onehot_wstate[2]_i_1_n_3 ;
  wire [1:0]D;
  wire [0:0]E;
  wire \FSM_onehot_wstate[3]_i_1_n_3 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_3_[0] ;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [10:0]\i1_reg_356_reg[10] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_3;
  wire int_ap_done_i_2_n_3;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_3;
  wire int_ap_start_reg_0;
  wire int_auto_restart;
  wire int_auto_restart_i_1_n_3;
  wire int_gie_i_1_n_3;
  wire int_gie_i_2_n_3;
  wire int_gie_reg_n_3;
  wire \int_ier[0]_i_1_n_3 ;
  wire \int_ier[1]_i_1_n_3 ;
  wire \int_ier[1]_i_2_n_3 ;
  wire \int_ier_reg_n_3_[0] ;
  wire [31:0]int_inter_pix0;
  wire \int_inter_pix[31]_i_1_n_3 ;
  wire \int_inter_pix[31]_i_3_n_3 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_3 ;
  wire \int_isr[1]_i_1_n_3 ;
  wire \int_isr_reg_n_3_[0] ;
  wire [31:0]int_out_pix0;
  wire \int_out_pix[31]_i_1_n_3 ;
  wire \int_out_pix_reg_n_3_[0] ;
  wire \int_out_pix_reg_n_3_[1] ;
  wire [31:0]\inter_pix_read_reg_1009_reg[31] ;
  wire interrupt;
  wire \lastLine_reg_321_reg[0] ;
  wire \lastLine_reg_321_reg[1] ;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire p_0_in;
  wire p_1_in;
  wire [1:0]p_shl5_cast_fu_429_p1;
  wire \rdata[0]_i_1_n_3 ;
  wire \rdata[0]_i_2_n_3 ;
  wire \rdata[10]_i_1_n_3 ;
  wire \rdata[11]_i_1_n_3 ;
  wire \rdata[12]_i_1_n_3 ;
  wire \rdata[13]_i_1_n_3 ;
  wire \rdata[14]_i_1_n_3 ;
  wire \rdata[15]_i_1_n_3 ;
  wire \rdata[16]_i_1_n_3 ;
  wire \rdata[17]_i_1_n_3 ;
  wire \rdata[18]_i_1_n_3 ;
  wire \rdata[19]_i_1_n_3 ;
  wire \rdata[1]_i_1_n_3 ;
  wire \rdata[1]_i_2_n_3 ;
  wire \rdata[20]_i_1_n_3 ;
  wire \rdata[21]_i_1_n_3 ;
  wire \rdata[22]_i_1_n_3 ;
  wire \rdata[23]_i_1_n_3 ;
  wire \rdata[24]_i_1_n_3 ;
  wire \rdata[25]_i_1_n_3 ;
  wire \rdata[26]_i_1_n_3 ;
  wire \rdata[27]_i_1_n_3 ;
  wire \rdata[28]_i_1_n_3 ;
  wire \rdata[29]_i_1_n_3 ;
  wire \rdata[2]_i_1_n_3 ;
  wire \rdata[2]_i_2_n_3 ;
  wire \rdata[2]_i_3_n_3 ;
  wire \rdata[2]_i_4_n_3 ;
  wire \rdata[30]_i_1_n_3 ;
  wire \rdata[31]_i_1_n_3 ;
  wire \rdata[31]_i_3_n_3 ;
  wire \rdata[3]_i_1_n_3 ;
  wire \rdata[3]_i_2_n_3 ;
  wire \rdata[4]_i_1_n_3 ;
  wire \rdata[5]_i_1_n_3 ;
  wire \rdata[6]_i_1_n_3 ;
  wire \rdata[7]_i_1_n_3 ;
  wire \rdata[7]_i_2_n_3 ;
  wire \rdata[8]_i_1_n_3 ;
  wire \rdata[9]_i_1_n_3 ;
  wire \row_assign_reg_368[10]_i_4_n_3 ;
  wire \row_assign_reg_368[10]_i_5_n_3 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_3 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire tmp_1_fu_549_p2;
  wire tmp_2_fu_485_p2;
  wire [1:0]tmp_6_reg_1023;
  wire [29:0]\tmp_s_reg_1015_reg[29] ;
  wire waddr;
  wire \waddr_reg_n_3_[0] ;
  wire \waddr_reg_n_3_[1] ;
  wire \waddr_reg_n_3_[2] ;
  wire \waddr_reg_n_3_[3] ;
  wire \waddr_reg_n_3_[4] ;

  LUT5 #(
    .INIT(32'h000BFF0B)) 
    \/FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\/FSM_onehot_wstate[1]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \/FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .I2(out[1]),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\/FSM_onehot_wstate[2]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h0000F404)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(out[0]),
        .O(\FSM_onehot_wstate[3]_i_1_n_3 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_3_[0] ),
        .S(ap_rst_n_inv));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[1]_i_1_n_3 ),
        .Q(out[0]),
        .R(ap_rst_n_inv));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\/FSM_onehot_wstate[2]_i_1_n_3 ),
        .Q(out[1]),
        .R(ap_rst_n_inv));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_3 ),
        .Q(out[2]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(int_ap_start_reg_0),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hF088)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[1]),
        .I1(tmp_2_fu_485_p2),
        .I2(ap_start),
        .I3(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFEAAAA)) 
    int_ap_done_i_1
       (.I0(int_ap_start_reg_0),
        .I1(int_ap_done_i_2_n_3),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(int_ap_done),
        .O(int_ap_done_i_1_n_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_AXILiteS_ARVALID),
        .I5(s_axi_AXILiteS_ARADDR[1]),
        .O(int_ap_done_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_3),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(int_auto_restart),
        .I1(int_ap_start_reg_0),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_3 ),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(s_axi_AXILiteS_WDATA[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_3),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\waddr_reg_n_3_[3] ),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(s_axi_AXILiteS_WSTRB[0]),
        .I4(int_auto_restart),
        .O(int_auto_restart_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_3),
        .Q(int_auto_restart),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_3_[3] ),
        .I3(int_gie_i_2_n_3),
        .I4(int_gie_reg_n_3),
        .O(int_gie_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(\waddr_reg_n_3_[4] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(out[1]),
        .I4(\waddr_reg_n_3_[0] ),
        .I5(\waddr_reg_n_3_[1] ),
        .O(int_gie_i_2_n_3));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_3),
        .Q(int_gie_reg_n_3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(\int_ier_reg_n_3_[0] ),
        .O(\int_ier[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_3 ),
        .I3(\waddr_reg_n_3_[3] ),
        .I4(p_0_in),
        .O(\int_ier[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_3_[4] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(out[1]),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[1] ),
        .I5(\waddr_reg_n_3_[2] ),
        .O(\int_ier[1]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_3 ),
        .Q(\int_ier_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_3 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\inter_pix_read_reg_1009_reg[31] [0]),
        .O(int_inter_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\inter_pix_read_reg_1009_reg[31] [10]),
        .O(int_inter_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\inter_pix_read_reg_1009_reg[31] [11]),
        .O(int_inter_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\inter_pix_read_reg_1009_reg[31] [12]),
        .O(int_inter_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\inter_pix_read_reg_1009_reg[31] [13]),
        .O(int_inter_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\inter_pix_read_reg_1009_reg[31] [14]),
        .O(int_inter_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\inter_pix_read_reg_1009_reg[31] [15]),
        .O(int_inter_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\inter_pix_read_reg_1009_reg[31] [16]),
        .O(int_inter_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\inter_pix_read_reg_1009_reg[31] [17]),
        .O(int_inter_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\inter_pix_read_reg_1009_reg[31] [18]),
        .O(int_inter_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\inter_pix_read_reg_1009_reg[31] [19]),
        .O(int_inter_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\inter_pix_read_reg_1009_reg[31] [1]),
        .O(int_inter_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\inter_pix_read_reg_1009_reg[31] [20]),
        .O(int_inter_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\inter_pix_read_reg_1009_reg[31] [21]),
        .O(int_inter_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\inter_pix_read_reg_1009_reg[31] [22]),
        .O(int_inter_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\inter_pix_read_reg_1009_reg[31] [23]),
        .O(int_inter_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\inter_pix_read_reg_1009_reg[31] [24]),
        .O(int_inter_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\inter_pix_read_reg_1009_reg[31] [25]),
        .O(int_inter_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\inter_pix_read_reg_1009_reg[31] [26]),
        .O(int_inter_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\inter_pix_read_reg_1009_reg[31] [27]),
        .O(int_inter_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\inter_pix_read_reg_1009_reg[31] [28]),
        .O(int_inter_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\inter_pix_read_reg_1009_reg[31] [29]),
        .O(int_inter_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\inter_pix_read_reg_1009_reg[31] [2]),
        .O(int_inter_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\inter_pix_read_reg_1009_reg[31] [30]),
        .O(int_inter_pix0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_inter_pix[31]_i_1 
       (.I0(\int_inter_pix[31]_i_3_n_3 ),
        .I1(\waddr_reg_n_3_[3] ),
        .O(\int_inter_pix[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\inter_pix_read_reg_1009_reg[31] [31]),
        .O(int_inter_pix0[31]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \int_inter_pix[31]_i_3 
       (.I0(\waddr_reg_n_3_[2] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(out[1]),
        .I3(\waddr_reg_n_3_[0] ),
        .I4(\waddr_reg_n_3_[1] ),
        .I5(\waddr_reg_n_3_[4] ),
        .O(\int_inter_pix[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\inter_pix_read_reg_1009_reg[31] [3]),
        .O(int_inter_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\inter_pix_read_reg_1009_reg[31] [4]),
        .O(int_inter_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\inter_pix_read_reg_1009_reg[31] [5]),
        .O(int_inter_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\inter_pix_read_reg_1009_reg[31] [6]),
        .O(int_inter_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\inter_pix_read_reg_1009_reg[31] [7]),
        .O(int_inter_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\inter_pix_read_reg_1009_reg[31] [8]),
        .O(int_inter_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_inter_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\inter_pix_read_reg_1009_reg[31] [9]),
        .O(int_inter_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[0]),
        .Q(\inter_pix_read_reg_1009_reg[31] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[10]),
        .Q(\inter_pix_read_reg_1009_reg[31] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[11]),
        .Q(\inter_pix_read_reg_1009_reg[31] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[12]),
        .Q(\inter_pix_read_reg_1009_reg[31] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[13]),
        .Q(\inter_pix_read_reg_1009_reg[31] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[14]),
        .Q(\inter_pix_read_reg_1009_reg[31] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[15]),
        .Q(\inter_pix_read_reg_1009_reg[31] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[16]),
        .Q(\inter_pix_read_reg_1009_reg[31] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[17]),
        .Q(\inter_pix_read_reg_1009_reg[31] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[18]),
        .Q(\inter_pix_read_reg_1009_reg[31] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[19]),
        .Q(\inter_pix_read_reg_1009_reg[31] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[1]),
        .Q(\inter_pix_read_reg_1009_reg[31] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[20]),
        .Q(\inter_pix_read_reg_1009_reg[31] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[21]),
        .Q(\inter_pix_read_reg_1009_reg[31] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[22]),
        .Q(\inter_pix_read_reg_1009_reg[31] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[23]),
        .Q(\inter_pix_read_reg_1009_reg[31] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[24]),
        .Q(\inter_pix_read_reg_1009_reg[31] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[25]),
        .Q(\inter_pix_read_reg_1009_reg[31] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[26]),
        .Q(\inter_pix_read_reg_1009_reg[31] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[27]),
        .Q(\inter_pix_read_reg_1009_reg[31] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[28]),
        .Q(\inter_pix_read_reg_1009_reg[31] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[29]),
        .Q(\inter_pix_read_reg_1009_reg[31] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[2]),
        .Q(\inter_pix_read_reg_1009_reg[31] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[30]),
        .Q(\inter_pix_read_reg_1009_reg[31] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[31]),
        .Q(\inter_pix_read_reg_1009_reg[31] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[3]),
        .Q(\inter_pix_read_reg_1009_reg[31] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[4]),
        .Q(\inter_pix_read_reg_1009_reg[31] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[5]),
        .Q(\inter_pix_read_reg_1009_reg[31] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[6]),
        .Q(\inter_pix_read_reg_1009_reg[31] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[7]),
        .Q(\inter_pix_read_reg_1009_reg[31] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[8]),
        .Q(\inter_pix_read_reg_1009_reg[31] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_inter_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_inter_pix[31]_i_1_n_3 ),
        .D(int_inter_pix0[9]),
        .Q(\inter_pix_read_reg_1009_reg[31] [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(int_ap_start_reg_0),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(\int_isr_reg_n_3_[0] ),
        .O(\int_isr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(int_gie_i_2_n_3),
        .I2(\waddr_reg_n_3_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(int_ap_start_reg_0),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_3 ),
        .Q(\int_isr_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_3 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_3_[0] ),
        .O(int_out_pix0[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\tmp_s_reg_1015_reg[29] [8]),
        .O(int_out_pix0[10]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\tmp_s_reg_1015_reg[29] [9]),
        .O(int_out_pix0[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\tmp_s_reg_1015_reg[29] [10]),
        .O(int_out_pix0[12]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\tmp_s_reg_1015_reg[29] [11]),
        .O(int_out_pix0[13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\tmp_s_reg_1015_reg[29] [12]),
        .O(int_out_pix0[14]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\tmp_s_reg_1015_reg[29] [13]),
        .O(int_out_pix0[15]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\tmp_s_reg_1015_reg[29] [14]),
        .O(int_out_pix0[16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\tmp_s_reg_1015_reg[29] [15]),
        .O(int_out_pix0[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\tmp_s_reg_1015_reg[29] [16]),
        .O(int_out_pix0[18]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\tmp_s_reg_1015_reg[29] [17]),
        .O(int_out_pix0[19]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_out_pix_reg_n_3_[1] ),
        .O(int_out_pix0[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\tmp_s_reg_1015_reg[29] [18]),
        .O(int_out_pix0[20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\tmp_s_reg_1015_reg[29] [19]),
        .O(int_out_pix0[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\tmp_s_reg_1015_reg[29] [20]),
        .O(int_out_pix0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\tmp_s_reg_1015_reg[29] [21]),
        .O(int_out_pix0[23]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\tmp_s_reg_1015_reg[29] [22]),
        .O(int_out_pix0[24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\tmp_s_reg_1015_reg[29] [23]),
        .O(int_out_pix0[25]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\tmp_s_reg_1015_reg[29] [24]),
        .O(int_out_pix0[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\tmp_s_reg_1015_reg[29] [25]),
        .O(int_out_pix0[27]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\tmp_s_reg_1015_reg[29] [26]),
        .O(int_out_pix0[28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\tmp_s_reg_1015_reg[29] [27]),
        .O(int_out_pix0[29]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\tmp_s_reg_1015_reg[29] [0]),
        .O(int_out_pix0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\tmp_s_reg_1015_reg[29] [28]),
        .O(int_out_pix0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \int_out_pix[31]_i_1 
       (.I0(\waddr_reg_n_3_[3] ),
        .I1(\int_inter_pix[31]_i_3_n_3 ),
        .O(\int_out_pix[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\tmp_s_reg_1015_reg[29] [29]),
        .O(int_out_pix0[31]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\tmp_s_reg_1015_reg[29] [1]),
        .O(int_out_pix0[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\tmp_s_reg_1015_reg[29] [2]),
        .O(int_out_pix0[4]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\tmp_s_reg_1015_reg[29] [3]),
        .O(int_out_pix0[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\tmp_s_reg_1015_reg[29] [4]),
        .O(int_out_pix0[6]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\tmp_s_reg_1015_reg[29] [5]),
        .O(int_out_pix0[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\tmp_s_reg_1015_reg[29] [6]),
        .O(int_out_pix0[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_out_pix[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\tmp_s_reg_1015_reg[29] [7]),
        .O(int_out_pix0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[0] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[0]),
        .Q(\int_out_pix_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[10] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[10]),
        .Q(\tmp_s_reg_1015_reg[29] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[11] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[11]),
        .Q(\tmp_s_reg_1015_reg[29] [9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[12] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[12]),
        .Q(\tmp_s_reg_1015_reg[29] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[13] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[13]),
        .Q(\tmp_s_reg_1015_reg[29] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[14] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[14]),
        .Q(\tmp_s_reg_1015_reg[29] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[15] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[15]),
        .Q(\tmp_s_reg_1015_reg[29] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[16] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[16]),
        .Q(\tmp_s_reg_1015_reg[29] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[17] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[17]),
        .Q(\tmp_s_reg_1015_reg[29] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[18] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[18]),
        .Q(\tmp_s_reg_1015_reg[29] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[19] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[19]),
        .Q(\tmp_s_reg_1015_reg[29] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[1] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[1]),
        .Q(\int_out_pix_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[20] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[20]),
        .Q(\tmp_s_reg_1015_reg[29] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[21] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[21]),
        .Q(\tmp_s_reg_1015_reg[29] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[22] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[22]),
        .Q(\tmp_s_reg_1015_reg[29] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[23] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[23]),
        .Q(\tmp_s_reg_1015_reg[29] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[24] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[24]),
        .Q(\tmp_s_reg_1015_reg[29] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[25] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[25]),
        .Q(\tmp_s_reg_1015_reg[29] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[26] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[26]),
        .Q(\tmp_s_reg_1015_reg[29] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[27] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[27]),
        .Q(\tmp_s_reg_1015_reg[29] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[28] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[28]),
        .Q(\tmp_s_reg_1015_reg[29] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[29] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[29]),
        .Q(\tmp_s_reg_1015_reg[29] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[2] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[2]),
        .Q(\tmp_s_reg_1015_reg[29] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[30] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[30]),
        .Q(\tmp_s_reg_1015_reg[29] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[31] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[31]),
        .Q(\tmp_s_reg_1015_reg[29] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[3] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[3]),
        .Q(\tmp_s_reg_1015_reg[29] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[4] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[4]),
        .Q(\tmp_s_reg_1015_reg[29] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[5] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[5]),
        .Q(\tmp_s_reg_1015_reg[29] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[6] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[6]),
        .Q(\tmp_s_reg_1015_reg[29] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[7] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[7]),
        .Q(\tmp_s_reg_1015_reg[29] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[8] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[8]),
        .Q(\tmp_s_reg_1015_reg[29] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_out_pix_reg[9] 
       (.C(ap_clk),
        .CE(\int_out_pix[31]_i_1_n_3 ),
        .D(int_out_pix0[9]),
        .Q(\tmp_s_reg_1015_reg[29] [7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \inter_pix_read_reg_1009[31]_i_1 
       (.I0(ap_start),
        .I1(Q[0]),
        .O(E));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_3),
        .O(interrupt));
  LUT6 #(
    .INIT(64'h8800F870F870F870)) 
    \lastLine_reg_321[0]_i_1 
       (.I0(Q[1]),
        .I1(tmp_2_fu_485_p2),
        .I2(p_shl5_cast_fu_429_p1[0]),
        .I3(tmp_6_reg_1023[0]),
        .I4(ap_start),
        .I5(Q[0]),
        .O(\lastLine_reg_321_reg[0] ));
  LUT6 #(
    .INIT(64'h8800F870F870F870)) 
    \lastLine_reg_321[1]_i_1 
       (.I0(Q[1]),
        .I1(tmp_2_fu_485_p2),
        .I2(p_shl5_cast_fu_429_p1[1]),
        .I3(tmp_6_reg_1023[1]),
        .I4(ap_start),
        .I5(Q[0]),
        .O(\lastLine_reg_321_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[0]_i_1 
       (.I0(\inter_pix_read_reg_1009_reg[31] [0]),
        .I1(\rdata[2]_i_2_n_3 ),
        .I2(\int_out_pix_reg_n_3_[0] ),
        .I3(\rdata[2]_i_3_n_3 ),
        .I4(\rdata[0]_i_2_n_3 ),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_3_[0] ),
        .I1(int_gie_reg_n_3),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_3_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[10]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [8]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [10]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[11]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [9]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [11]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[12]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [10]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [12]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[13]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [11]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [13]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[14]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [12]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [14]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[15]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [13]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [15]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[16]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [14]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [16]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[17]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [15]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [17]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[18]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [16]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [18]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[19]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [17]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [19]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[1]_i_1 
       (.I0(\inter_pix_read_reg_1009_reg[31] [1]),
        .I1(\rdata[2]_i_2_n_3 ),
        .I2(\int_out_pix_reg_n_3_[1] ),
        .I3(\rdata[2]_i_3_n_3 ),
        .I4(\rdata[1]_i_2_n_3 ),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5050F4040000F404)) 
    \rdata[1]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(int_ap_done),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(p_0_in),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(p_1_in),
        .O(\rdata[1]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[20]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [18]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [20]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[21]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [19]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [21]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[22]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [20]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [22]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[23]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [21]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [23]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[24]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [22]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [24]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[25]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [23]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [25]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[26]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [24]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [26]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[27]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [25]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [27]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[28]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [26]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [28]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[29]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [27]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [29]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \rdata[2]_i_1 
       (.I0(\inter_pix_read_reg_1009_reg[31] [2]),
        .I1(\rdata[2]_i_2_n_3 ),
        .I2(\tmp_s_reg_1015_reg[29] [0]),
        .I3(\rdata[2]_i_3_n_3 ),
        .I4(\rdata[2]_i_4_n_3 ),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \rdata[2]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[2]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \rdata[2]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[4]),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .O(\rdata[2]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[30]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [28]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [30]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[30]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .O(\rdata[31]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[31]_i_2 
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .I2(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[31]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [29]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [31]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h00000000080B0808)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_3 ),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(int_ap_start_reg_0),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hEEAE22A2)) 
    \rdata[3]_i_2 
       (.I0(\tmp_s_reg_1015_reg[29] [1]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(\inter_pix_read_reg_1009_reg[31] [3]),
        .O(\rdata[3]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[3]_i_3 
       (.I0(Q[2]),
        .I1(tmp_1_fu_549_p2),
        .O(int_ap_start_reg_0));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[4]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [2]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [4]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[5]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [3]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [5]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[6]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [4]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [6]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[6]_i_1_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_3 ),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h3000323230000202)) 
    \rdata[7]_i_2 
       (.I0(int_auto_restart),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(s_axi_AXILiteS_ARADDR[4]),
        .I3(\tmp_s_reg_1015_reg[29] [5]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(\inter_pix_read_reg_1009_reg[31] [7]),
        .O(\rdata[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[8]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [6]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [8]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0000000040444000)) 
    \rdata[9]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\tmp_s_reg_1015_reg[29] [7]),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\inter_pix_read_reg_1009_reg[31] [9]),
        .I5(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[9]_i_1_n_3 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_3 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_3 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \row_assign_reg_368[10]_i_3 
       (.I0(\i1_reg_356_reg[10] [9]),
        .I1(\i1_reg_356_reg[10] [2]),
        .I2(\i1_reg_356_reg[10] [5]),
        .I3(\row_assign_reg_368[10]_i_4_n_3 ),
        .I4(\row_assign_reg_368[10]_i_5_n_3 ),
        .O(tmp_1_fu_549_p2));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \row_assign_reg_368[10]_i_4 
       (.I0(\i1_reg_356_reg[10] [1]),
        .I1(\i1_reg_356_reg[10] [10]),
        .I2(\i1_reg_356_reg[10] [4]),
        .I3(\i1_reg_356_reg[10] [3]),
        .O(\row_assign_reg_368[10]_i_4_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \row_assign_reg_368[10]_i_5 
       (.I0(\i1_reg_356_reg[10] [7]),
        .I1(\i1_reg_356_reg[10] [8]),
        .I2(\i1_reg_356_reg[10] [0]),
        .I3(\i1_reg_356_reg[10] [6]),
        .O(\row_assign_reg_368[10]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(rstate[1]),
        .O(\rstate[0]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_3 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_AXILiteS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(rstate[1]),
        .O(s_axi_AXILiteS_RVALID));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1__1 
       (.I0(out[0]),
        .I1(s_axi_AXILiteS_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_3_[4] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi
   (\edge_val_1_i_reg_1306_reg[0] ,
    ap_enable_reg_pp0_iter10,
    \edge_val_1_i_reg_1306_reg[7] ,
    \edge_val_1_i_reg_1306_reg[6] ,
    \edge_val_1_i_reg_1306_reg[5] ,
    WEA,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ap_block_pp0_stage1_flag00011001,
    \ap_CS_fsm_reg[12] ,
    D,
    mem_reg,
    ram_reg_2,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_RREADY,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_gmem_ARREADY_reg,
    ram_reg_3,
    E,
    \tmp_21_reg_1241_reg[7] ,
    m_axi_gmem2_AWADDR,
    AWLEN,
    ap_reg_ioackin_gmem2_AWREADY_reg,
    ap_enable_reg_pp0_iter9_reg,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[14] ,
    gmem2_WREADY,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_WLAST,
    \tmp_15_reg_1299_reg[0] ,
    Q,
    ap_reg_pp0_iter6_tmp_49_reg_1138,
    ap_reg_pp0_iter6_tmp_46_reg_1134,
    edge_val_1_i_reg_1306,
    \tmp_15_reg_1299_reg[3] ,
    tmp_41_reg_1081,
    tmp_19_1_t_reg_1092,
    p_shl5_cast_fu_429_p1,
    \ap_CS_fsm_reg[13] ,
    ap_enable_reg_pp0_iter4,
    ap_block_pp0_stage0_flag00011001,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter9_reg_0,
    \ap_CS_fsm_reg[11] ,
    ap_reg_ioackin_gmem2_AWREADY,
    ap_enable_reg_pp0_iter6,
    \tmp_49_reg_1138_reg[0] ,
    \gmem_addr_1_reg_1113_reg[31] ,
    \gmem_addr_reg_1028_reg[31] ,
    tmp_46_reg_1134,
    tmp_8_reg_1124,
    tmp_49_reg_1138,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter7,
    ap_rst_n,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_RVALID,
    ap_enable_reg_pp0_iter1_reg_0,
    tmp_8_fu_627_p2,
    gmem_ARREADY,
    ap_reg_ioackin_gmem_ARREADY,
    \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ,
    \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ,
    ap_reg_pp0_iter5_tmp_46_reg_1134,
    ap_reg_pp0_iter5_tmp_49_reg_1138,
    tmp_1_fu_549_p2,
    ap_NS_fsm354_out,
    ap_clk,
    WEBWE,
    ap_rst_n_inv,
    \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_BVALID);
  output \edge_val_1_i_reg_1306_reg[0] ;
  output ap_enable_reg_pp0_iter10;
  output \edge_val_1_i_reg_1306_reg[7] ;
  output \edge_val_1_i_reg_1306_reg[6] ;
  output \edge_val_1_i_reg_1306_reg[5] ;
  output [0:0]WEA;
  output ram_reg;
  output [0:0]ram_reg_0;
  output ram_reg_1;
  output ap_block_pp0_stage1_flag00011001;
  output \ap_CS_fsm_reg[12] ;
  output [33:0]D;
  output mem_reg;
  output [0:0]ram_reg_2;
  output m_axi_gmem2_WVALID;
  output m_axi_gmem2_RREADY;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_reg_ioackin_gmem_ARREADY_reg;
  output [0:0]ram_reg_3;
  output [0:0]E;
  output [0:0]\tmp_21_reg_1241_reg[7] ;
  output [29:0]m_axi_gmem2_AWADDR;
  output [3:0]AWLEN;
  output ap_reg_ioackin_gmem2_AWREADY_reg;
  output ap_enable_reg_pp0_iter9_reg;
  output lineBuffer_0_ce0;
  output [0:0]\ap_CS_fsm_reg[14] ;
  output gmem2_WREADY;
  output m_axi_gmem2_BREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_AWVALID;
  output m_axi_gmem2_WLAST;
  input \tmp_15_reg_1299_reg[0] ;
  input [1:0]Q;
  input ap_reg_pp0_iter6_tmp_49_reg_1138;
  input ap_reg_pp0_iter6_tmp_46_reg_1134;
  input [7:0]edge_val_1_i_reg_1306;
  input \tmp_15_reg_1299_reg[3] ;
  input [0:0]tmp_41_reg_1081;
  input [0:0]tmp_19_1_t_reg_1092;
  input [1:0]p_shl5_cast_fu_429_p1;
  input [4:0]\ap_CS_fsm_reg[13] ;
  input ap_enable_reg_pp0_iter4;
  input ap_block_pp0_stage0_flag00011001;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter9_reg_0;
  input \ap_CS_fsm_reg[11] ;
  input ap_reg_ioackin_gmem2_AWREADY;
  input ap_enable_reg_pp0_iter6;
  input \tmp_49_reg_1138_reg[0] ;
  input [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  input [31:0]\gmem_addr_reg_1028_reg[31] ;
  input tmp_46_reg_1134;
  input tmp_8_reg_1124;
  input tmp_49_reg_1138;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter7;
  input ap_rst_n;
  input m_axi_gmem2_WREADY;
  input m_axi_gmem2_RVALID;
  input ap_enable_reg_pp0_iter1_reg_0;
  input tmp_8_fu_627_p2;
  input gmem_ARREADY;
  input ap_reg_ioackin_gmem_ARREADY;
  input \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  input \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  input ap_reg_pp0_iter5_tmp_46_reg_1134;
  input ap_reg_pp0_iter5_tmp_49_reg_1138;
  input tmp_1_fu_549_p2;
  input ap_NS_fsm354_out;
  input ap_clk;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input [29:0]\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ;
  input m_axi_gmem2_AWREADY;
  input m_axi_gmem2_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [33:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [4:0]\ap_CS_fsm_reg[13] ;
  wire [0:0]\ap_CS_fsm_reg[14] ;
  wire ap_NS_fsm354_out;
  wire ap_block_pp0_stage0_flag00011001;
  wire ap_block_pp0_stage1_flag00011001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_enable_reg_pp0_iter9_reg_0;
  wire ap_reg_ioackin_gmem2_AWREADY;
  wire ap_reg_ioackin_gmem2_AWREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  wire \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  wire ap_reg_pp0_iter5_tmp_46_reg_1134;
  wire ap_reg_pp0_iter5_tmp_49_reg_1138;
  wire [29:0]\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ;
  wire ap_reg_pp0_iter6_tmp_46_reg_1134;
  wire ap_reg_pp0_iter6_tmp_49_reg_1138;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_write_n_97;
  wire bus_write_n_98;
  wire [7:0]edge_val_1_i_reg_1306;
  wire \edge_val_1_i_reg_1306_reg[0] ;
  wire \edge_val_1_i_reg_1306_reg[5] ;
  wire \edge_val_1_i_reg_1306_reg[6] ;
  wire \edge_val_1_i_reg_1306_reg[7] ;
  wire gmem2_WREADY;
  wire gmem_ARREADY;
  wire [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  wire [31:0]\gmem_addr_reg_1028_reg[31] ;
  wire lineBuffer_0_ce0;
  wire [29:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire mem_reg;
  wire [0:0]p_0_in__1;
  wire [1:0]p_shl5_cast_fu_429_p1;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire [0:0]throttl_cnt_reg;
  wire \tmp_15_reg_1299_reg[0] ;
  wire \tmp_15_reg_1299_reg[3] ;
  wire [0:0]tmp_19_1_t_reg_1092;
  wire tmp_1_fu_549_p2;
  wire [0:0]\tmp_21_reg_1241_reg[7] ;
  wire [0:0]tmp_41_reg_1081;
  wire tmp_46_reg_1134;
  wire tmp_49_reg_1138;
  wire \tmp_49_reg_1138_reg[0] ;
  wire tmp_8_fu_627_p2;
  wire tmp_8_reg_1124;
  wire wreq_throttl_n_4;
  wire wreq_throttl_n_6;
  wire wreq_throttl_n_7;

  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_read bus_read
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .ap_NS_fsm354_out(ap_NS_fsm354_out),
        .ap_block_pp0_stage0_flag00011001(ap_block_pp0_stage0_flag00011001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter9_reg(ap_enable_reg_pp0_iter9_reg),
        .ap_enable_reg_pp0_iter9_reg_0(ap_enable_reg_pp0_iter9_reg_0),
        .ap_reg_ioackin_gmem2_AWREADY(ap_reg_ioackin_gmem2_AWREADY),
        .ap_reg_ioackin_gmem2_AWREADY_reg(ap_reg_ioackin_gmem2_AWREADY_reg),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_reg_ioackin_gmem_ARREADY_reg(ap_reg_ioackin_gmem_ARREADY_reg),
        .\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] (\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] (\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ),
        .ap_reg_pp0_iter5_tmp_46_reg_1134(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .ap_reg_pp0_iter5_tmp_49_reg_1138(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 (\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ),
        .ap_reg_pp0_iter6_tmp_46_reg_1134(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .ap_reg_pp0_iter6_tmp_49_reg_1138(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .edge_val_1_i_reg_1306(edge_val_1_i_reg_1306),
        .\edge_val_1_i_reg_1306_reg[0] (\edge_val_1_i_reg_1306_reg[0] ),
        .\edge_val_1_i_reg_1306_reg[5] (\edge_val_1_i_reg_1306_reg[5] ),
        .\edge_val_1_i_reg_1306_reg[6] (\edge_val_1_i_reg_1306_reg[6] ),
        .\edge_val_1_i_reg_1306_reg[7] (\edge_val_1_i_reg_1306_reg[7] ),
        .empty_n_reg(ap_block_pp0_stage1_flag00011001),
        .gmem_ARREADY(gmem_ARREADY),
        .\gmem_addr_1_reg_1113_reg[31] (\gmem_addr_1_reg_1113_reg[31] ),
        .\gmem_addr_reg_1028_reg[31] (\gmem_addr_reg_1028_reg[31] ),
        .lineBuffer_0_ce0(lineBuffer_0_ce0),
        .m_axi_gmem2_AWADDR(m_axi_gmem2_AWADDR),
        .\m_axi_gmem2_AWLEN[3] (AWLEN),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .mem_reg(gmem2_WREADY),
        .mem_reg_0(mem_reg),
        .p_shl5_cast_fu_429_p1(p_shl5_cast_fu_429_p1),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .\throttl_cnt_reg[0] (p_0_in__1),
        .\throttl_cnt_reg[0]_0 (throttl_cnt_reg),
        .\throttl_cnt_reg[1] (wreq_throttl_n_4),
        .\throttl_cnt_reg[5] (wreq_throttl_n_7),
        .\throttl_cnt_reg[6] (wreq_throttl_n_6),
        .\throttl_cnt_reg[7] (bus_write_n_97),
        .\throttl_cnt_reg[7]_0 (bus_write_n_98),
        .\tmp_15_reg_1299_reg[0] (\tmp_15_reg_1299_reg[0] ),
        .\tmp_15_reg_1299_reg[3] (\tmp_15_reg_1299_reg[3] ),
        .tmp_19_1_t_reg_1092(tmp_19_1_t_reg_1092),
        .tmp_1_fu_549_p2(tmp_1_fu_549_p2),
        .\tmp_21_reg_1241_reg[7] (\tmp_21_reg_1241_reg[7] ),
        .tmp_41_reg_1081(tmp_41_reg_1081),
        .tmp_46_reg_1134(tmp_46_reg_1134),
        .tmp_49_reg_1138(tmp_49_reg_1138),
        .\tmp_49_reg_1138_reg[0] (\tmp_49_reg_1138_reg[0] ),
        .tmp_8_fu_627_p2(tmp_8_fu_627_p2),
        .tmp_8_reg_1124(tmp_8_reg_1124));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in__1),
        .E(bus_write_n_97),
        .Q(throttl_cnt_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.AWVALID_Dummy_reg (wreq_throttl_n_6),
        .\could_multi_bursts.awlen_buf_reg[1] (bus_write_n_98),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_7),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .\throttl_cnt_reg[5]_0 (wreq_throttl_n_4));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_buffer" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_buffer
   (mem_reg_0,
    mem_reg_1,
    S,
    Q,
    p_27_in,
    \usedw_reg[7]_0 ,
    DI,
    \bus_equal_gen.WVALID_Dummy_reg ,
    \bus_equal_gen.strb_buf_reg[3] ,
    ap_clk,
    WEBWE,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[12] ,
    ap_enable_reg_pp0_iter7,
    burst_valid,
    m_axi_gmem2_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg_0 ,
    edge_val_1_i_reg_1306,
    ap_reg_pp0_iter6_tmp_46_reg_1134,
    ap_reg_pp0_iter6_tmp_49_reg_1138,
    ap_rst_n,
    D);
  output mem_reg_0;
  output mem_reg_1;
  output [3:0]S;
  output [5:0]Q;
  output p_27_in;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]DI;
  output \bus_equal_gen.WVALID_Dummy_reg ;
  output [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  input ap_clk;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input [0:0]\ap_CS_fsm_reg[12] ;
  input ap_enable_reg_pp0_iter7;
  input burst_valid;
  input m_axi_gmem2_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg_0 ;
  input [7:0]edge_val_1_i_reg_1306;
  input ap_reg_pp0_iter6_tmp_46_reg_1134;
  input ap_reg_pp0_iter6_tmp_49_reg_1138;
  input ap_rst_n;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]WEBWE;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter7;
  wire ap_reg_pp0_iter6_tmp_46_reg_1134;
  wire ap_reg_pp0_iter6_tmp_49_reg_1138;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg_0 ;
  wire [35:0]\bus_equal_gen.strb_buf_reg[3] ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[32]_i_1_n_3 ;
  wire \dout_buf[33]_i_1_n_3 ;
  wire \dout_buf[34]_i_1_n_3 ;
  wire \dout_buf[35]_i_2_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire dout_valid_i_1__0_n_3;
  wire [7:0]edge_val_1_i_reg_1306;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2__0_n_3;
  wire empty_n_i_3__0_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__0_n_3;
  wire full_n_i_2__5_n_3;
  wire full_n_i_3__4_n_3;
  wire m_axi_gmem2_WREADY;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_i_10__0_n_3;
  wire mem_reg_i_11__0_n_3;
  wire mem_reg_i_12_n_3;
  wire mem_reg_i_13_n_3;
  wire mem_reg_i_14_n_3;
  wire mem_reg_i_15_n_3;
  wire mem_reg_i_16_n_3;
  wire mem_reg_i_18_n_3;
  wire mem_reg_i_19_n_3;
  wire mem_reg_i_8__0_n_3;
  wire mem_reg_i_9__0_n_3;
  wire p_27_in;
  wire pop;
  wire push;
  wire [35:0]q_buf;
  wire [35:24]q_tmp;
  wire [7:0]raddr;
  wire [7:1]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1__0_n_3 ;
  wire \usedw[7]_i_1__1_n_3 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_3 ;
  wire \waddr[1]_i_1__0_n_3 ;
  wire \waddr[2]_i_1__0_n_3 ;
  wire \waddr[3]_i_1__0_n_3 ;
  wire \waddr[4]_i_1__0_n_3 ;
  wire \waddr[5]_i_1__0_n_3 ;
  wire \waddr[6]_i_1__0_n_3 ;
  wire \waddr[6]_i_2__0_n_3 ;
  wire \waddr[7]_i_2__0_n_3 ;
  wire \waddr[7]_i_3__0_n_3 ;
  wire \waddr[7]_i_4__0_n_3 ;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \bus_equal_gen.WVALID_Dummy_i_1 
       (.I0(data_valid),
        .I1(burst_valid),
        .I2(m_axi_gmem2_WREADY),
        .I3(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_equal_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_equal_gen.data_buf[31]_i_1 
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem2_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .O(p_27_in));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[32]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[32]),
        .I2(show_ahead),
        .O(\dout_buf[32]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[33]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[33]),
        .I2(show_ahead),
        .O(\dout_buf[33]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[35]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h8A0A8A8A)) 
    \dout_buf[35]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(m_axi_gmem2_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(pop));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[35]_i_2 
       (.I0(q_tmp[35]),
        .I1(q_buf[35]),
        .I2(show_ahead),
        .O(\dout_buf[35]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[32] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[32]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[33] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[33]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[35] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[35]_i_2_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(\bus_equal_gen.strb_buf_reg[3] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hBAFABABA)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_3),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(m_axi_gmem2_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(dout_valid_i_1__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_3),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFDF0F0F0F0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2__0_n_3),
        .I2(push),
        .I3(p_27_in),
        .I4(data_valid),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3__0_n_3),
        .O(empty_n_i_2__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3__0_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCFAFAFFF)) 
    full_n_i_1__0
       (.I0(mem_reg_0),
        .I1(full_n_i_2__5_n_3),
        .I2(ap_rst_n),
        .I3(push),
        .I4(mem_reg_i_19_n_3),
        .O(full_n_i_1__0_n_3));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__5
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_3__4_n_3),
        .O(full_n_i_2__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__4
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__4_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_3),
        .Q(mem_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p4_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "9216" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "35" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,mem_reg_i_8__0_n_3,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({mem_reg_i_9__0_n_3,mem_reg_i_10__0_n_3,mem_reg_i_11__0_n_3,mem_reg_i_12_n_3,mem_reg_i_13_n_3,mem_reg_i_14_n_3,mem_reg_i_15_n_3,mem_reg_i_16_n_3,mem_reg_i_9__0_n_3,mem_reg_i_10__0_n_3,mem_reg_i_11__0_n_3,mem_reg_i_12_n_3,mem_reg_i_13_n_3,mem_reg_i_14_n_3,mem_reg_i_15_n_3,mem_reg_i_16_n_3}),
        .DIBDI({mem_reg_i_9__0_n_3,mem_reg_i_10__0_n_3,mem_reg_i_11__0_n_3,mem_reg_i_12_n_3,mem_reg_i_13_n_3,mem_reg_i_14_n_3,mem_reg_i_15_n_3,mem_reg_i_16_n_3,mem_reg_i_9__0_n_3,mem_reg_i_10__0_n_3,mem_reg_i_11__0_n_3,mem_reg_i_12_n_3,mem_reg_i_13_n_3,mem_reg_i_14_n_3,mem_reg_i_15_n_3,mem_reg_i_16_n_3}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP(q_buf[33:32]),
        .DOPBDOP(q_buf[35:34]),
        .ENARDEN(1'b1),
        .ENBWREN(mem_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_10__0
       (.I0(edge_val_1_i_reg_1306[6]),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(mem_reg_i_10__0_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_11__0
       (.I0(edge_val_1_i_reg_1306[5]),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(mem_reg_i_11__0_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_12
       (.I0(edge_val_1_i_reg_1306[4]),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(mem_reg_i_12_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_13
       (.I0(edge_val_1_i_reg_1306[3]),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(mem_reg_i_13_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_14
       (.I0(edge_val_1_i_reg_1306[2]),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(mem_reg_i_14_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_15
       (.I0(edge_val_1_i_reg_1306[1]),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(mem_reg_i_15_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_16
       (.I0(edge_val_1_i_reg_1306[0]),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(mem_reg_i_16_n_3));
  LUT6 #(
    .INIT(64'h77F7FFFFFFFFFFFF)) 
    mem_reg_i_18
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_3),
        .I2(data_valid),
        .I3(p_27_in),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(mem_reg_i_18_n_3));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h20F0FFFF)) 
    mem_reg_i_19
       (.I0(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem2_WREADY),
        .I2(data_valid),
        .I3(burst_valid),
        .I4(empty_n_reg_n_3),
        .O(mem_reg_i_19_n_3));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[5]),
        .I2(raddr[4]),
        .I3(mem_reg_i_18_n_3),
        .I4(raddr[3]),
        .I5(raddr[6]),
        .O(rnext[7]));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_20
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(ap_enable_reg_pp0_iter7),
        .O(mem_reg_1));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_2__0
       (.I0(raddr[6]),
        .I1(raddr[3]),
        .I2(mem_reg_i_18_n_3),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'hDF20)) 
    mem_reg_i_3__0
       (.I0(raddr[3]),
        .I1(mem_reg_i_18_n_3),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAAAAA)) 
    mem_reg_i_4__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(mem_reg_i_19_n_3),
        .I4(raddr[1]),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'hA6AAAAAA)) 
    mem_reg_i_5__0
       (.I0(raddr[3]),
        .I1(raddr[1]),
        .I2(mem_reg_i_19_n_3),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h6A66AAAAAAAAAAAA)) 
    mem_reg_i_6__0
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(p_27_in),
        .I3(data_valid),
        .I4(empty_n_reg_n_3),
        .I5(raddr[1]),
        .O(rnext[2]));
  LUT5 #(
    .INIT(32'h66A6AAAA)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(empty_n_reg_n_3),
        .I2(data_valid),
        .I3(p_27_in),
        .I4(raddr[0]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h6A66AA666A666A66)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_3),
        .I2(burst_valid),
        .I3(data_valid),
        .I4(m_axi_gmem2_WREADY),
        .I5(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .O(mem_reg_i_8__0_n_3));
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_i_9__0
       (.I0(edge_val_1_i_reg_1306[7]),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(mem_reg_i_9__0_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h59559999)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(push),
        .I2(p_27_in),
        .I3(data_valid),
        .I4(empty_n_reg_n_3),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_16_n_3),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_15_n_3),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_14_n_3),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_13_n_3),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_12_n_3),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_11__0_n_3),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_10__0_n_3),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_i_9__0_n_3),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[35] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mem_reg_i_8__0_n_3),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4040004004044404)) 
    show_ahead_i_1__0
       (.I0(empty_n_i_2__0_n_3),
        .I1(push),
        .I2(empty_n_reg_n_3),
        .I3(data_valid),
        .I4(p_27_in),
        .I5(Q[0]),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h75F575758A0A8A8A)) 
    \usedw[7]_i_1__1 
       (.I0(empty_n_reg_n_3),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(m_axi_gmem2_WREADY),
        .I4(\bus_equal_gen.WVALID_Dummy_reg_0 ),
        .I5(push),
        .O(\usedw[7]_i_1__1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(\usedw[0]_i_1__0_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__1_n_3 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(mem_reg_0),
        .I1(WEBWE),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_3 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_3 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_3 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_3 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_3 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_3 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_3 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_3 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_buffer" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_buffer__parameterized0
   (m_axi_gmem2_RREADY,
    S,
    Q,
    \usedw_reg[7]_0 ,
    DI,
    \bus_equal_gen.rdata_valid_t_reg ,
    ap_rst_n_inv,
    ap_clk,
    m_axi_gmem2_RVALID,
    \bus_equal_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    ap_rst_n,
    D);
  output m_axi_gmem2_RREADY;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]DI;
  output \bus_equal_gen.rdata_valid_t_reg ;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_gmem2_RVALID;
  input \bus_equal_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input ap_rst_n;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire \bus_equal_gen.rdata_valid_t_reg_0 ;
  wire dout_valid_i_1__1_n_3;
  wire empty_n_i_1__0_n_3;
  wire empty_n_i_2__1_n_3;
  wire empty_n_i_3__1_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1__1_n_3;
  wire full_n_i_2__6_n_3;
  wire full_n_i_3__5_n_3;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__1_n_3 ;
  wire \usedw[7]_i_1__0_n_3 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[7]_0 ;

  LUT3 #(
    .INIT(8'hBA)) 
    \bus_equal_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .O(\bus_equal_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFF08)) 
    dout_valid_i_1__1
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_3),
        .O(dout_valid_i_1__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_3),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__1_n_3),
        .I1(empty_n_i_3__1_n_3),
        .I2(pop),
        .I3(m_axi_gmem2_RREADY),
        .I4(m_axi_gmem2_RVALID),
        .I5(empty_n_reg_n_3),
        .O(empty_n_i_1__0_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(empty_n_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__1
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(empty_n_i_3__1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFFFF0FFF0F)) 
    full_n_i_1__1
       (.I0(full_n_i_2__6_n_3),
        .I1(full_n_i_3__5_n_3),
        .I2(ap_rst_n),
        .I3(pop),
        .I4(m_axi_gmem2_RVALID),
        .I5(m_axi_gmem2_RREADY),
        .O(full_n_i_1__1_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__6
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(full_n_i_2__6_n_3));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__5
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(full_n_i_3__5_n_3));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    full_n_i_4__3
       (.I0(empty_n_reg_n_3),
        .I1(rdata_ack_t),
        .I2(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I3(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_3),
        .Q(m_axi_gmem2_RREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__1
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_gmem2_RREADY),
        .I3(m_axi_gmem2_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'h08FFF700F700F700)) 
    \usedw[7]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_equal_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(empty_n_reg_n_3),
        .I4(m_axi_gmem2_RVALID),
        .I5(m_axi_gmem2_RREADY),
        .O(\usedw[7]_i_1__0_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(\usedw[0]_i_1__1_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(D[5]),
        .Q(usedw_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_3 ),
        .D(D[6]),
        .Q(usedw_reg[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_fifo" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_fifo
   (burst_valid,
    SR,
    \could_multi_bursts.loop_cnt_reg[5] ,
    last_sect_buf,
    next_wreq,
    \sect_addr_buf_reg[2] ,
    next_loop,
    \could_multi_bursts.sect_handling_reg ,
    in,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19] ,
    wreq_handling_reg,
    \could_multi_bursts.sect_handling_reg_0 ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \bus_equal_gen.WLAST_Dummy_reg ,
    \could_multi_bursts.last_sect_buf_reg ,
    \sect_len_buf_reg[9] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    sect_cnt_reg,
    Q,
    CO,
    invalid_len_event_reg2,
    \bus_equal_gen.len_cnt_reg[7] ,
    E,
    wreq_handling_reg_0,
    \end_addr_buf_reg[31] ,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid,
    \could_multi_bursts.sect_handling_reg_1 ,
    AWVALID_Dummy,
    m_axi_gmem2_AWREADY,
    \throttl_cnt_reg[5] ,
    \throttl_cnt_reg[1] ,
    fifo_resp_ready,
    \sect_len_buf_reg[0]_0 ,
    \sect_len_buf_reg[1]_0 ,
    \sect_len_buf_reg[2]_0 ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[4]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \sect_len_buf_reg[5]_0 ,
    \sect_len_buf_reg[6]_0 ,
    \sect_len_buf_reg[7]_0 ,
    \sect_len_buf_reg[8]_0 ,
    \sect_len_buf_reg[9]_0 ,
    \throttl_cnt_reg[6] ,
    m_axi_gmem2_WREADY,
    \bus_equal_gen.WVALID_Dummy_reg ,
    m_axi_gmem2_WLAST,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \start_addr_buf_reg[11] ,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[3] );
  output burst_valid;
  output [0:0]SR;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output last_sect_buf;
  output next_wreq;
  output [0:0]\sect_addr_buf_reg[2] ;
  output next_loop;
  output \could_multi_bursts.sect_handling_reg ;
  output [3:0]in;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19] ;
  output wreq_handling_reg;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \bus_equal_gen.WLAST_Dummy_reg ;
  output \could_multi_bursts.last_sect_buf_reg ;
  output \sect_len_buf_reg[9] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [19:0]sect_cnt_reg;
  input [19:0]Q;
  input [0:0]CO;
  input invalid_len_event_reg2;
  input [7:0]\bus_equal_gen.len_cnt_reg[7] ;
  input [0:0]E;
  input wreq_handling_reg_0;
  input [0:0]\end_addr_buf_reg[31] ;
  input fifo_wreq_valid_buf_reg;
  input fifo_wreq_valid;
  input \could_multi_bursts.sect_handling_reg_1 ;
  input AWVALID_Dummy;
  input m_axi_gmem2_AWREADY;
  input \throttl_cnt_reg[5] ;
  input \throttl_cnt_reg[1] ;
  input fifo_resp_ready;
  input \sect_len_buf_reg[0]_0 ;
  input \sect_len_buf_reg[1]_0 ;
  input \sect_len_buf_reg[2]_0 ;
  input \sect_len_buf_reg[3]_0 ;
  input \sect_len_buf_reg[4]_0 ;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \sect_len_buf_reg[5]_0 ;
  input \sect_len_buf_reg[6]_0 ;
  input \sect_len_buf_reg[7]_0 ;
  input \sect_len_buf_reg[8]_0 ;
  input \sect_len_buf_reg[9]_0 ;
  input \throttl_cnt_reg[6] ;
  input m_axi_gmem2_WREADY;
  input \bus_equal_gen.WVALID_Dummy_reg ;
  input m_axi_gmem2_WLAST;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [9:0]\start_addr_buf_reg[11] ;
  input [9:0]\end_addr_buf_reg[11] ;
  input [1:0]\beat_len_buf_reg[3] ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]\beat_len_buf_reg[3] ;
  wire burst_valid;
  wire \bus_equal_gen.WLAST_Dummy_i_3_n_3 ;
  wire \bus_equal_gen.WLAST_Dummy_i_4_n_3 ;
  wire \bus_equal_gen.WLAST_Dummy_i_5_n_3 ;
  wire \bus_equal_gen.WLAST_Dummy_reg ;
  wire \bus_equal_gen.WVALID_Dummy_reg ;
  wire [7:0]\bus_equal_gen.len_cnt_reg[7] ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_3 ;
  wire \could_multi_bursts.awlen_buf[3]_i_3_n_3 ;
  wire \could_multi_bursts.awlen_buf[3]_i_4_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg_1 ;
  wire data_vld_i_1__2_n_3;
  wire data_vld_reg_n_3;
  wire [9:0]\end_addr_buf_reg[11] ;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1_n_3;
  wire full_n_i_2__3_n_3;
  wire full_n_i_3__2_n_3;
  wire full_n_i_4__4_n_3;
  wire [3:0]in;
  wire invalid_len_event_reg2;
  wire last_sect_buf;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire next_burst;
  wire next_loop;
  wire next_wreq;
  wire pop0;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\sect_addr_buf_reg[2] ;
  wire \sect_cnt[0]_i_3__0_n_3 ;
  wire \sect_cnt[0]_i_4__0_n_3 ;
  wire \sect_cnt[0]_i_5__0_n_3 ;
  wire \sect_cnt[0]_i_6__0_n_3 ;
  wire \sect_cnt[0]_i_7__0_n_3 ;
  wire \sect_cnt[12]_i_2__0_n_3 ;
  wire \sect_cnt[12]_i_3__0_n_3 ;
  wire \sect_cnt[12]_i_4__0_n_3 ;
  wire \sect_cnt[12]_i_5__0_n_3 ;
  wire \sect_cnt[16]_i_2__0_n_3 ;
  wire \sect_cnt[16]_i_3__0_n_3 ;
  wire \sect_cnt[16]_i_4__0_n_3 ;
  wire \sect_cnt[16]_i_5__0_n_3 ;
  wire \sect_cnt[4]_i_2__0_n_3 ;
  wire \sect_cnt[4]_i_3__0_n_3 ;
  wire \sect_cnt[4]_i_4__0_n_3 ;
  wire \sect_cnt[4]_i_5__0_n_3 ;
  wire \sect_cnt[8]_i_2__0_n_3 ;
  wire \sect_cnt[8]_i_3__0_n_3 ;
  wire \sect_cnt[8]_i_4__0_n_3 ;
  wire \sect_cnt[8]_i_5__0_n_3 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2__0_n_3 ;
  wire \sect_cnt_reg[0]_i_2__0_n_4 ;
  wire \sect_cnt_reg[0]_i_2__0_n_5 ;
  wire \sect_cnt_reg[0]_i_2__0_n_6 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1__0_n_3 ;
  wire \sect_cnt_reg[12]_i_1__0_n_4 ;
  wire \sect_cnt_reg[12]_i_1__0_n_5 ;
  wire \sect_cnt_reg[12]_i_1__0_n_6 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1__0_n_4 ;
  wire \sect_cnt_reg[16]_i_1__0_n_5 ;
  wire \sect_cnt_reg[16]_i_1__0_n_6 ;
  wire [3:0]\sect_cnt_reg[19] ;
  wire \sect_cnt_reg[4]_i_1__0_n_3 ;
  wire \sect_cnt_reg[4]_i_1__0_n_4 ;
  wire \sect_cnt_reg[4]_i_1__0_n_5 ;
  wire \sect_cnt_reg[4]_i_1__0_n_6 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1__0_n_3 ;
  wire \sect_cnt_reg[8]_i_1__0_n_4 ;
  wire \sect_cnt_reg[8]_i_1__0_n_5 ;
  wire \sect_cnt_reg[8]_i_1__0_n_6 ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[0]_0 ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[2]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[4]_0 ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[5]_0 ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[6]_0 ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[7]_0 ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[8]_0 ;
  wire \sect_len_buf_reg[9] ;
  wire \sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \bus_equal_gen.WLAST_Dummy_i_1 
       (.I0(next_burst),
        .I1(m_axi_gmem2_WREADY),
        .I2(\bus_equal_gen.WVALID_Dummy_reg ),
        .I3(m_axi_gmem2_WLAST),
        .O(\bus_equal_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000000010010000)) 
    \bus_equal_gen.WLAST_Dummy_i_2 
       (.I0(\bus_equal_gen.WLAST_Dummy_i_3_n_3 ),
        .I1(\bus_equal_gen.WLAST_Dummy_i_4_n_3 ),
        .I2(\bus_equal_gen.len_cnt_reg[7] [0]),
        .I3(q[0]),
        .I4(E),
        .I5(\bus_equal_gen.WLAST_Dummy_i_5_n_3 ),
        .O(next_burst));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bus_equal_gen.WLAST_Dummy_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg[7] [5]),
        .I1(\bus_equal_gen.len_cnt_reg[7] [4]),
        .I2(\bus_equal_gen.len_cnt_reg[7] [7]),
        .I3(\bus_equal_gen.len_cnt_reg[7] [6]),
        .O(\bus_equal_gen.WLAST_Dummy_i_3_n_3 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \bus_equal_gen.WLAST_Dummy_i_4 
       (.I0(\bus_equal_gen.len_cnt_reg[7] [1]),
        .I1(q[1]),
        .I2(\bus_equal_gen.len_cnt_reg[7] [3]),
        .I3(q[3]),
        .O(\bus_equal_gen.WLAST_Dummy_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \bus_equal_gen.WLAST_Dummy_i_5 
       (.I0(\bus_equal_gen.len_cnt_reg[7] [3]),
        .I1(q[3]),
        .I2(q[2]),
        .I3(\bus_equal_gen.len_cnt_reg[7] [2]),
        .I4(\bus_equal_gen.len_cnt_reg[7] [1]),
        .I5(q[1]),
        .O(\bus_equal_gen.WLAST_Dummy_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_equal_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000EECE0000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(AWVALID_Dummy),
        .I1(next_loop),
        .I2(m_axi_gmem2_AWREADY),
        .I3(\throttl_cnt_reg[6] ),
        .I4(ap_rst_n),
        .I5(invalid_len_event_reg2),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h0000555D)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem2_AWREADY),
        .I2(\throttl_cnt_reg[5] ),
        .I3(\throttl_cnt_reg[1] ),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ),
        .O(next_loop));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.sect_handling_reg_1 ),
        .I2(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[0]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[1]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[2]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[3]_0 ),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .O(in[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.awlen_buf[3]_i_3_n_3 ),
        .I1(\could_multi_bursts.awlen_buf[3]_i_4_n_3 ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[7]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I3(\sect_len_buf_reg[8]_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I5(\sect_len_buf_reg[9]_0 ),
        .O(\could_multi_bursts.awlen_buf[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(\sect_len_buf_reg[4]_0 ),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I3(\sect_len_buf_reg[5]_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I5(\sect_len_buf_reg[6]_0 ),
        .O(\could_multi_bursts.awlen_buf[3]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\end_addr_buf_reg[31] ),
        .I1(last_sect_buf),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(last_sect_buf),
        .I1(ap_rst_n),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_1 ),
        .I1(wreq_handling_reg_0),
        .I2(next_loop),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .O(\could_multi_bursts.sect_handling_reg_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__2
       (.I0(push),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(pop0),
        .I5(data_vld_reg_n_3),
        .O(data_vld_i_1__2_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__2
       (.I0(next_burst),
        .I1(burst_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hD5D5D500)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(last_sect_buf),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_3_[2] ),
        .I1(full_n_i_2__3_n_3),
        .I2(full_n_i_3__2_n_3),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(full_n_i_4__4_n_3),
        .O(full_n_i_1_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__3
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[0] ),
        .O(full_n_i_2__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    full_n_i_3__2
       (.I0(invalid_len_event_reg2),
        .I1(next_loop),
        .I2(pop0),
        .I3(data_vld_reg_n_3),
        .O(full_n_i_3__2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_4__4
       (.I0(pop0),
        .I1(data_vld_reg_n_3),
        .O(full_n_i_4__4_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(next_loop),
        .I1(invalid_len_event_reg2),
        .O(push));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hF0FF0FFF0F00E000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(pop0),
        .I3(data_vld_reg_n_3),
        .I4(push),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF708BF40F708BF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_3),
        .I2(pop0),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hF7FFFFBF08000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_3),
        .I2(pop0),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(q[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(CO),
        .I1(last_sect_buf),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[2] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3__0 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4__0 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5__0 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6__0 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6__0_n_3 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7__0 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(next_wreq),
        .O(\sect_cnt[0]_i_7__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2__0 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3__0 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4__0 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5__0 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2__0 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3__0 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4__0 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5__0 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2__0 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3__0 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4__0 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5__0 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2__0 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3__0 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4__0 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4__0_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5__0 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5__0_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2__0_n_3 ,\sect_cnt_reg[0]_i_2__0_n_4 ,\sect_cnt_reg[0]_i_2__0_n_5 ,\sect_cnt_reg[0]_i_2__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3__0_n_3 }),
        .O(O),
        .S({\sect_cnt[0]_i_4__0_n_3 ,\sect_cnt[0]_i_5__0_n_3 ,\sect_cnt[0]_i_6__0_n_3 ,\sect_cnt[0]_i_7__0_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1__0 
       (.CI(\sect_cnt_reg[8]_i_1__0_n_3 ),
        .CO({\sect_cnt_reg[12]_i_1__0_n_3 ,\sect_cnt_reg[12]_i_1__0_n_4 ,\sect_cnt_reg[12]_i_1__0_n_5 ,\sect_cnt_reg[12]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2__0_n_3 ,\sect_cnt[12]_i_3__0_n_3 ,\sect_cnt[12]_i_4__0_n_3 ,\sect_cnt[12]_i_5__0_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1__0 
       (.CI(\sect_cnt_reg[12]_i_1__0_n_3 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1__0_n_4 ,\sect_cnt_reg[16]_i_1__0_n_5 ,\sect_cnt_reg[16]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19] ),
        .S({\sect_cnt[16]_i_2__0_n_3 ,\sect_cnt[16]_i_3__0_n_3 ,\sect_cnt[16]_i_4__0_n_3 ,\sect_cnt[16]_i_5__0_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1__0 
       (.CI(\sect_cnt_reg[0]_i_2__0_n_3 ),
        .CO({\sect_cnt_reg[4]_i_1__0_n_3 ,\sect_cnt_reg[4]_i_1__0_n_4 ,\sect_cnt_reg[4]_i_1__0_n_5 ,\sect_cnt_reg[4]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2__0_n_3 ,\sect_cnt[4]_i_3__0_n_3 ,\sect_cnt[4]_i_4__0_n_3 ,\sect_cnt[4]_i_5__0_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1__0 
       (.CI(\sect_cnt_reg[4]_i_1__0_n_3 ),
        .CO({\sect_cnt_reg[8]_i_1__0_n_3 ,\sect_cnt_reg[8]_i_1__0_n_4 ,\sect_cnt_reg[8]_i_1__0_n_5 ,\sect_cnt_reg[8]_i_1__0_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2__0_n_3 ,\sect_cnt[8]_i_3__0_n_3 ,\sect_cnt[8]_i_4__0_n_3 ,\sect_cnt[8]_i_5__0_n_3 }));
  LUT6 #(
    .INIT(64'hCC0FCC0FAAFFAAAA)) 
    \sect_len_buf[0]_i_1 
       (.I0(\end_addr_buf_reg[11] [0]),
        .I1(\beat_len_buf_reg[3] [0]),
        .I2(\start_addr_buf_reg[11] [0]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[1]_i_1 
       (.I0(\start_addr_buf_reg[11] [1]),
        .I1(\end_addr_buf_reg[11] [1]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[2]_i_1 
       (.I0(\start_addr_buf_reg[11] [2]),
        .I1(\end_addr_buf_reg[11] [2]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[3]_i_1 
       (.I0(\start_addr_buf_reg[11] [3]),
        .I1(\end_addr_buf_reg[11] [3]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[4]_i_1 
       (.I0(\start_addr_buf_reg[11] [4]),
        .I1(\end_addr_buf_reg[11] [4]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[5]_i_1 
       (.I0(\start_addr_buf_reg[11] [5]),
        .I1(\end_addr_buf_reg[11] [5]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[6]_i_1 
       (.I0(\start_addr_buf_reg[11] [6]),
        .I1(\end_addr_buf_reg[11] [6]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[7]_i_1 
       (.I0(\start_addr_buf_reg[11] [7]),
        .I1(\end_addr_buf_reg[11] [7]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[8]_i_1 
       (.I0(\start_addr_buf_reg[11] [8]),
        .I1(\end_addr_buf_reg[11] [8]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h08AA)) 
    \sect_len_buf[9]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(next_loop),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(\could_multi_bursts.sect_handling_reg_1 ),
        .O(last_sect_buf));
  LUT6 #(
    .INIT(64'hF055F055CCFFCCCC)) 
    \sect_len_buf[9]_i_2 
       (.I0(\start_addr_buf_reg[11] [9]),
        .I1(\end_addr_buf_reg[11] [9]),
        .I2(\beat_len_buf_reg[3] [1]),
        .I3(\end_addr_buf_reg[31] ),
        .I4(last_sect_buf),
        .I5(CO),
        .O(\sect_len_buf_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(last_sect_buf),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_fifo" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    SR,
    Q,
    rs2f_wreq_ack,
    \start_addr_reg[31] ,
    invalid_len_event_reg,
    S,
    \q_reg[0]_0 ,
    \align_len_reg[31] ,
    \sect_cnt_reg_0__s_port_] ,
    ap_rst_n_inv,
    ap_clk,
    last_sect_buf,
    \end_addr_buf_reg[31] ,
    wreq_handling_reg,
    ap_rst_n,
    \state_reg[0] ,
    E,
    \sect_len_buf_reg[7] ,
    \could_multi_bursts.sect_handling_reg ,
    sect_cnt_reg,
    \end_addr_buf_reg[31]_0 ,
    fifo_wreq_valid_buf_reg,
    push,
    \data_p1_reg[29] );
  output fifo_wreq_valid;
  output [0:0]SR;
  output [30:0]Q;
  output rs2f_wreq_ack;
  output [0:0]\start_addr_reg[31] ;
  output invalid_len_event_reg;
  output [3:0]S;
  output [2:0]\q_reg[0]_0 ;
  output [0:0]\align_len_reg[31] ;
  output \sect_cnt_reg_0__s_port_] ;
  input ap_rst_n_inv;
  input ap_clk;
  input last_sect_buf;
  input [0:0]\end_addr_buf_reg[31] ;
  input wreq_handling_reg;
  input ap_rst_n;
  input [0:0]\state_reg[0] ;
  input [0:0]E;
  input \sect_len_buf_reg[7] ;
  input \could_multi_bursts.sect_handling_reg ;
  input [19:0]sect_cnt_reg;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input fifo_wreq_valid_buf_reg;
  input push;
  input [29:0]\data_p1_reg[29] ;

  wire [0:0]E;
  wire [30:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [29:0]\data_p1_reg[29] ;
  wire data_vld_i_1__3_n_3;
  wire data_vld_reg_n_3;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1_n_3;
  wire full_n_i_2__2_n_3;
  wire invalid_len_event_reg;
  wire last_sect_buf;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][29]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][32]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire pop0;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire [2:0]\q_reg[0]_0 ;
  wire rs2f_wreq_ack;
  wire [19:0]sect_cnt_reg;
  wire sect_cnt_reg_0__s_net_1;
  wire \sect_len_buf_reg[7] ;
  wire [0:0]\start_addr_reg[31] ;
  wire [0:0]\state_reg[0] ;
  wire wreq_handling_reg;

  assign \sect_cnt_reg_0__s_port_]  = sect_cnt_reg_0__s_net_1;
  LUT6 #(
    .INIT(64'h000080AAFFFFFFFF)) 
    \align_len[31]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .I4(Q[30]),
        .I5(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__3_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h5DFF5555FFFFFFFF)) 
    empty_n_i_1__3
       (.I0(fifo_wreq_valid),
        .I1(E),
        .I2(\sect_len_buf_reg[7] ),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\end_addr_buf_reg[31] ),
        .I5(wreq_handling_reg),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFD0FFD0FFD0FF)) 
    full_n_i_1
       (.I0(full_n_i_2__2_n_3),
        .I1(\pout_reg_n_3_[2] ),
        .I2(rs2f_wreq_ack),
        .I3(ap_rst_n),
        .I4(data_vld_reg_n_3),
        .I5(pop0),
        .O(full_n_i_1_n_3));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    full_n_i_2__2
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(data_vld_reg_n_3),
        .I3(rs2f_wreq_ack),
        .I4(\state_reg[0] ),
        .I5(pop0),
        .O(full_n_i_2__2_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[30]),
        .O(\align_len_reg[31] ));
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(fifo_wreq_valid),
        .I1(Q[30]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(sect_cnt_reg[18]),
        .O(\q_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(sect_cnt_reg[16]),
        .I5(\end_addr_buf_reg[31]_0 [16]),
        .O(\q_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(sect_cnt_reg[13]),
        .I5(\end_addr_buf_reg[31]_0 [13]),
        .O(\q_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\end_addr_buf_reg[31]_0 [10]),
        .I1(sect_cnt_reg[10]),
        .I2(sect_cnt_reg[11]),
        .I3(\end_addr_buf_reg[31]_0 [11]),
        .I4(sect_cnt_reg[9]),
        .I5(\end_addr_buf_reg[31]_0 [9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\end_addr_buf_reg[31]_0 [7]),
        .I1(sect_cnt_reg[7]),
        .I2(sect_cnt_reg[8]),
        .I3(\end_addr_buf_reg[31]_0 [8]),
        .I4(sect_cnt_reg[6]),
        .I5(\end_addr_buf_reg[31]_0 [6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\end_addr_buf_reg[31]_0 [4]),
        .I1(sect_cnt_reg[4]),
        .I2(sect_cnt_reg[5]),
        .I3(\end_addr_buf_reg[31]_0 [5]),
        .I4(sect_cnt_reg[3]),
        .I5(\end_addr_buf_reg[31]_0 [3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(sect_cnt_reg[2]),
        .I1(\end_addr_buf_reg[31]_0 [2]),
        .I2(sect_cnt_reg[0]),
        .I3(\end_addr_buf_reg[31]_0 [0]),
        .I4(\end_addr_buf_reg[31]_0 [1]),
        .I5(sect_cnt_reg[1]),
        .O(S[0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [12]),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [13]),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [14]),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [15]),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [16]),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [17]),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [18]),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [19]),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [20]),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [21]),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [22]),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [23]),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [24]),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [25]),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [26]),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [27]),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [28]),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [29]),
        .Q(\mem_reg[4][29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [4]),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [5]),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [6]),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [7]),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[29] [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'hF00FFFFF0EF00000)) 
    \pout[0]_i_1 
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[2] ),
        .I2(push),
        .I3(pop0),
        .I4(data_vld_reg_n_3),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDFDF2020F7F70800)) 
    \pout[1]_i_1 
       (.I0(data_vld_reg_n_3),
        .I1(pop0),
        .I2(push),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDF20FF00FF00F700)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_n_3),
        .I1(pop0),
        .I2(push),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_3 ),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_3 ),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF0FE)) 
    \sect_cnt[0]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(last_sect_buf),
        .I3(wreq_handling_reg),
        .O(sect_cnt_reg_0__s_net_1));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h80AA)) 
    \start_addr[31]_i_1__0 
       (.I0(fifo_wreq_valid),
        .I1(last_sect_buf),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .O(\start_addr_reg[31] ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_fifo" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_rst_n_inv,
    ap_clk,
    next_loop,
    next_resp,
    \could_multi_bursts.last_sect_buf_reg ,
    \sect_len_buf_reg[7] ,
    m_axi_gmem2_BVALID,
    full_n_reg_0,
    in,
    ap_rst_n);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_rst_n_inv;
  input ap_clk;
  input next_loop;
  input next_resp;
  input \could_multi_bursts.last_sect_buf_reg ;
  input \sect_len_buf_reg[7] ;
  input m_axi_gmem2_BVALID;
  input full_n_reg_0;
  input [0:0]in;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire data_vld_i_1__4_n_3;
  wire data_vld_reg_n_3;
  wire empty_n_i_1__5_n_3;
  wire fifo_resp_ready;
  wire full_n_i_1_n_3;
  wire full_n_i_2__8_n_3;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_gmem2_BVALID;
  wire \mem_reg[14][0]_srl15_n_3 ;
  wire \mem_reg[14][1]_srl15_n_3 ;
  wire need_wrsp;
  wire next_loop;
  wire next_resp;
  wire next_resp0;
  wire pop0;
  wire \pout[0]_i_1__0_n_3 ;
  wire \pout[1]_i_1__0_n_3 ;
  wire \pout[2]_i_1__0_n_3 ;
  wire \pout[3]_i_1__0_n_3 ;
  wire \pout[3]_i_2__0_n_3 ;
  wire \pout[3]_i_3__0_n_3 ;
  wire \pout[3]_i_4__0_n_3 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \sect_len_buf_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAEAAFFAA)) 
    data_vld_i_1__4
       (.I0(next_loop),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_3),
        .I4(\pout[3]_i_3__0_n_3 ),
        .O(data_vld_i_1__4_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__5
       (.I0(data_vld_reg_n_3),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__5_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_3),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFBBBB)) 
    full_n_i_1
       (.I0(full_n_i_2__8_n_3),
        .I1(ap_rst_n),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(data_vld_reg_n_3),
        .O(full_n_i_1_n_3));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__8
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4__0_n_3 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__8_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\sobel_filter_gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_sect_buf_reg ),
        .I1(\sect_len_buf_reg[7] ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem2_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \pout[1]_i_1__0 
       (.I0(next_loop),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(data_vld_reg_n_3),
        .I4(pout_reg__0[0]),
        .I5(pout_reg__0[1]),
        .O(\pout[1]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA5955)) 
    \pout[2]_i_1__0 
       (.I0(pout_reg__0[2]),
        .I1(data_vld_reg_n_3),
        .I2(pop0),
        .I3(next_loop),
        .I4(pout_reg__0[1]),
        .I5(pout_reg__0[0]),
        .O(\pout[2]_i_1__0_n_3 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__1 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(full_n_reg_0),
        .I3(next_resp),
        .I4(need_wrsp),
        .O(push));
  LUT5 #(
    .INIT(32'h11C10000)) 
    \pout[3]_i_1__0 
       (.I0(\pout[3]_i_3__0_n_3 ),
        .I1(next_loop),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(data_vld_reg_n_3),
        .O(\pout[3]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(\pout[3]_i_4__0_n_3 ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[3]_i_2__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_n_3),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(next_loop),
        .O(\pout[3]_i_4__0_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[0]_i_1__0_n_3 ),
        .Q(pout_reg__0[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[1]_i_1__0_n_3 ),
        .Q(pout_reg__0[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[2]_i_1__0_n_3 ),
        .Q(pout_reg__0[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_3 ),
        .D(\pout[3]_i_2__0_n_3 ),
        .Q(pout_reg__0[3]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_3 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_3 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_fifo" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_fifo__parameterized2
   (\edge_val_1_i_reg_1306_reg[0] ,
    ap_enable_reg_pp0_iter8_reg,
    \edge_val_1_i_reg_1306_reg[7] ,
    \edge_val_1_i_reg_1306_reg[6] ,
    \edge_val_1_i_reg_1306_reg[5] ,
    WEA,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    empty_n_reg_0,
    \ap_CS_fsm_reg[12] ,
    D,
    \data_p2_reg[32] ,
    ram_reg_2,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_gmem_ARREADY_reg,
    ram_reg_3,
    E,
    \tmp_21_reg_1241_reg[7] ,
    ap_reg_ioackin_gmem2_AWREADY_reg,
    ap_enable_reg_pp0_iter9_reg,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[14] ,
    m_axi_gmem2_BREADY,
    ap_rst_n_inv,
    ap_clk,
    \tmp_15_reg_1299_reg[0] ,
    Q,
    ap_reg_pp0_iter6_tmp_49_reg_1138,
    ap_reg_pp0_iter6_tmp_46_reg_1134,
    edge_val_1_i_reg_1306,
    \tmp_15_reg_1299_reg[3] ,
    tmp_41_reg_1081,
    tmp_19_1_t_reg_1092,
    p_shl5_cast_fu_429_p1,
    \ap_CS_fsm_reg[13] ,
    ap_enable_reg_pp0_iter4,
    ap_block_pp0_stage0_flag00011001,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter9_reg_0,
    \ap_CS_fsm_reg[11] ,
    ap_reg_ioackin_gmem2_AWREADY,
    gmem2_AWREADY,
    ap_enable_reg_pp0_iter6,
    \tmp_49_reg_1138_reg[0] ,
    \gmem_addr_1_reg_1113_reg[31] ,
    \gmem_addr_reg_1028_reg[31] ,
    tmp_46_reg_1134,
    tmp_8_reg_1124,
    tmp_49_reg_1138,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    tmp_8_fu_627_p2,
    gmem_ARREADY,
    ap_reg_ioackin_gmem_ARREADY,
    \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ,
    \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ,
    ap_reg_pp0_iter5_tmp_46_reg_1134,
    ap_reg_pp0_iter5_tmp_49_reg_1138,
    push,
    tmp_1_fu_549_p2,
    ap_NS_fsm354_out);
  output \edge_val_1_i_reg_1306_reg[0] ;
  output ap_enable_reg_pp0_iter8_reg;
  output \edge_val_1_i_reg_1306_reg[7] ;
  output \edge_val_1_i_reg_1306_reg[6] ;
  output \edge_val_1_i_reg_1306_reg[5] ;
  output [0:0]WEA;
  output ram_reg;
  output [0:0]ram_reg_0;
  output ram_reg_1;
  output empty_n_reg_0;
  output \ap_CS_fsm_reg[12] ;
  output [33:0]D;
  output \data_p2_reg[32] ;
  output [0:0]ram_reg_2;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_reg_ioackin_gmem_ARREADY_reg;
  output [0:0]ram_reg_3;
  output [0:0]E;
  output [0:0]\tmp_21_reg_1241_reg[7] ;
  output ap_reg_ioackin_gmem2_AWREADY_reg;
  output ap_enable_reg_pp0_iter9_reg;
  output lineBuffer_0_ce0;
  output [0:0]\ap_CS_fsm_reg[14] ;
  output m_axi_gmem2_BREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input \tmp_15_reg_1299_reg[0] ;
  input [1:0]Q;
  input ap_reg_pp0_iter6_tmp_49_reg_1138;
  input ap_reg_pp0_iter6_tmp_46_reg_1134;
  input [1:0]edge_val_1_i_reg_1306;
  input \tmp_15_reg_1299_reg[3] ;
  input [0:0]tmp_41_reg_1081;
  input [0:0]tmp_19_1_t_reg_1092;
  input [1:0]p_shl5_cast_fu_429_p1;
  input [4:0]\ap_CS_fsm_reg[13] ;
  input ap_enable_reg_pp0_iter4;
  input ap_block_pp0_stage0_flag00011001;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter9_reg_0;
  input \ap_CS_fsm_reg[11] ;
  input ap_reg_ioackin_gmem2_AWREADY;
  input gmem2_AWREADY;
  input ap_enable_reg_pp0_iter6;
  input \tmp_49_reg_1138_reg[0] ;
  input [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  input [31:0]\gmem_addr_reg_1028_reg[31] ;
  input tmp_46_reg_1134;
  input tmp_8_reg_1124;
  input tmp_49_reg_1138;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input tmp_8_fu_627_p2;
  input gmem_ARREADY;
  input ap_reg_ioackin_gmem_ARREADY;
  input \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  input \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  input ap_reg_pp0_iter5_tmp_46_reg_1134;
  input ap_reg_pp0_iter5_tmp_49_reg_1138;
  input push;
  input tmp_1_fu_549_p2;
  input ap_NS_fsm354_out;

  wire [33:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [4:0]\ap_CS_fsm_reg[13] ;
  wire [0:0]\ap_CS_fsm_reg[14] ;
  wire ap_NS_fsm354_out;
  wire ap_block_pp0_stage0_flag00011001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_enable_reg_pp0_iter9_reg_0;
  wire ap_reg_ioackin_gmem2_AWREADY;
  wire ap_reg_ioackin_gmem2_AWREADY_i_2_n_3;
  wire ap_reg_ioackin_gmem2_AWREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_reg_ioackin_gmem_ARREADY_i_2_n_3;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  wire \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  wire ap_reg_pp0_iter5_tmp_46_reg_1134;
  wire ap_reg_pp0_iter5_tmp_49_reg_1138;
  wire ap_reg_pp0_iter6_tmp_46_reg_1134;
  wire ap_reg_pp0_iter6_tmp_49_reg_1138;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \data_p2_reg[32] ;
  wire data_vld_i_1__5_n_3;
  wire data_vld_reg_n_3;
  wire [1:0]edge_val_1_i_reg_1306;
  wire \edge_val_1_i_reg_1306_reg[0] ;
  wire \edge_val_1_i_reg_1306_reg[5] ;
  wire \edge_val_1_i_reg_1306_reg[6] ;
  wire \edge_val_1_i_reg_1306_reg[7] ;
  wire empty_n_i_1__4_n_3;
  wire empty_n_reg_0;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_2__4_n_3;
  wire full_n_i_3__3_n_3;
  wire full_n_i_4__2_n_3;
  wire gmem2_AWREADY;
  wire gmem_ARREADY;
  wire [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  wire [31:0]\gmem_addr_reg_1028_reg[31] ;
  wire lineBuffer_0_ce0;
  wire m_axi_gmem2_BREADY;
  wire [1:0]p_shl5_cast_fu_429_p1;
  wire \pout[0]_i_1__1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout[2]_i_3_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire \tmp_15_reg_1299_reg[0] ;
  wire \tmp_15_reg_1299_reg[3] ;
  wire [0:0]tmp_19_1_t_reg_1092;
  wire tmp_1_fu_549_p2;
  wire [0:0]\tmp_21_reg_1241_reg[7] ;
  wire [0:0]tmp_41_reg_1081;
  wire tmp_46_reg_1134;
  wire tmp_49_reg_1138;
  wire \tmp_49_reg_1138_reg[0] ;
  wire tmp_8_fu_627_p2;
  wire tmp_8_reg_1124;

  LUT6 #(
    .INIT(64'h2030FFFF20302030)) 
    \ap_CS_fsm[12]_i_2 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(empty_n_reg_0),
        .I2(\ap_CS_fsm_reg[13] [4]),
        .I3(ap_enable_reg_pp0_iter9_reg_0),
        .I4(\ap_CS_fsm_reg[11] ),
        .I5(\ap_CS_fsm_reg[13] [2]),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFF000800080008)) 
    \ap_CS_fsm[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter9_reg_0),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(ap_NS_fsm354_out),
        .I5(\ap_CS_fsm_reg[13] [3]),
        .O(\ap_CS_fsm_reg[14] ));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter8_reg),
        .I4(tmp_8_fu_627_p2),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(\ap_CS_fsm_reg[13] [4]),
        .I1(empty_n_reg_0),
        .O(ap_enable_reg_pp0_iter8_reg));
  LUT6 #(
    .INIT(64'hFF000000D0D00000)) 
    ap_enable_reg_pp0_iter9_i_1
       (.I0(\ap_CS_fsm_reg[13] [2]),
        .I1(tmp_1_fu_549_p2),
        .I2(ap_enable_reg_pp0_iter9_reg_0),
        .I3(ap_enable_reg_pp0_iter8),
        .I4(ap_rst_n),
        .I5(ap_enable_reg_pp0_iter8_reg),
        .O(ap_enable_reg_pp0_iter9_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h80888888)) 
    ap_reg_ioackin_gmem2_AWREADY_i_1
       (.I0(ap_reg_ioackin_gmem2_AWREADY_i_2_n_3),
        .I1(ap_rst_n),
        .I2(empty_n_reg_0),
        .I3(\ap_CS_fsm_reg[13] [4]),
        .I4(ap_enable_reg_pp0_iter6),
        .O(ap_reg_ioackin_gmem2_AWREADY_reg));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ap_reg_ioackin_gmem2_AWREADY_i_2
       (.I0(\data_p2_reg[32] ),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(ap_enable_reg_pp0_iter6),
        .I3(gmem2_AWREADY),
        .I4(ap_reg_ioackin_gmem2_AWREADY),
        .O(ap_reg_ioackin_gmem2_AWREADY_i_2_n_3));
  LUT6 #(
    .INIT(64'h0C0C040000000000)) 
    ap_reg_ioackin_gmem_ARREADY_i_1
       (.I0(D[33]),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[13] [0]),
        .I3(gmem_ARREADY),
        .I4(ap_reg_ioackin_gmem_ARREADY),
        .I5(ap_reg_ioackin_gmem_ARREADY_i_2_n_3),
        .O(ap_reg_ioackin_gmem_ARREADY_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    ap_reg_ioackin_gmem_ARREADY_i_2
       (.I0(empty_n_reg_0),
        .I1(tmp_46_reg_1134),
        .I2(tmp_8_reg_1124),
        .I3(tmp_49_reg_1138),
        .I4(\ap_CS_fsm_reg[13] [4]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(ap_reg_ioackin_gmem_ARREADY_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[0]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [0]),
        .I1(\gmem_addr_reg_1028_reg[31] [0]),
        .I2(D[32]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[10]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [10]),
        .I1(\gmem_addr_reg_1028_reg[31] [10]),
        .I2(D[32]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[11]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [11]),
        .I1(\gmem_addr_reg_1028_reg[31] [11]),
        .I2(D[32]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[12]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [12]),
        .I1(\gmem_addr_reg_1028_reg[31] [12]),
        .I2(D[32]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[13]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [13]),
        .I1(\gmem_addr_reg_1028_reg[31] [13]),
        .I2(D[32]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[14]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [14]),
        .I1(\gmem_addr_reg_1028_reg[31] [14]),
        .I2(D[32]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[15]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [15]),
        .I1(\gmem_addr_reg_1028_reg[31] [15]),
        .I2(D[32]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[16]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [16]),
        .I1(\gmem_addr_reg_1028_reg[31] [16]),
        .I2(D[32]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[17]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [17]),
        .I1(\gmem_addr_reg_1028_reg[31] [17]),
        .I2(D[32]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[18]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [18]),
        .I1(\gmem_addr_reg_1028_reg[31] [18]),
        .I2(D[32]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[19]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [19]),
        .I1(\gmem_addr_reg_1028_reg[31] [19]),
        .I2(D[32]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[1]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [1]),
        .I1(\gmem_addr_reg_1028_reg[31] [1]),
        .I2(D[32]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[20]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [20]),
        .I1(\gmem_addr_reg_1028_reg[31] [20]),
        .I2(D[32]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[21]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [21]),
        .I1(\gmem_addr_reg_1028_reg[31] [21]),
        .I2(D[32]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[22]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [22]),
        .I1(\gmem_addr_reg_1028_reg[31] [22]),
        .I2(D[32]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[23]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [23]),
        .I1(\gmem_addr_reg_1028_reg[31] [23]),
        .I2(D[32]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[24]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [24]),
        .I1(\gmem_addr_reg_1028_reg[31] [24]),
        .I2(D[32]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[25]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [25]),
        .I1(\gmem_addr_reg_1028_reg[31] [25]),
        .I2(D[32]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[26]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [26]),
        .I1(\gmem_addr_reg_1028_reg[31] [26]),
        .I2(D[32]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[27]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [27]),
        .I1(\gmem_addr_reg_1028_reg[31] [27]),
        .I2(D[32]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[28]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [28]),
        .I1(\gmem_addr_reg_1028_reg[31] [28]),
        .I2(D[32]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[29]_i_1__0 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [29]),
        .I1(\gmem_addr_reg_1028_reg[31] [29]),
        .I2(D[32]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[2]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [2]),
        .I1(\gmem_addr_reg_1028_reg[31] [2]),
        .I2(D[32]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[30]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [30]),
        .I1(\gmem_addr_reg_1028_reg[31] [30]),
        .I2(D[32]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[31]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [31]),
        .I1(\gmem_addr_reg_1028_reg[31] [31]),
        .I2(D[32]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \data_p2[32]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(tmp_49_reg_1138),
        .I3(tmp_8_reg_1124),
        .I4(tmp_46_reg_1134),
        .I5(\data_p2_reg[32] ),
        .O(D[32]));
  LUT6 #(
    .INIT(64'hFFFDFFFFFFFFFFFF)) 
    \data_p2[39]_i_2 
       (.I0(\data_p2_reg[32] ),
        .I1(tmp_46_reg_1134),
        .I2(tmp_8_reg_1124),
        .I3(tmp_49_reg_1138),
        .I4(\ap_CS_fsm_reg[13] [4]),
        .I5(ap_enable_reg_pp0_iter0),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \data_p2[39]_i_3 
       (.I0(empty_n_reg_n_3),
        .I1(ap_enable_reg_pp0_iter9_reg_0),
        .O(\data_p2_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[3]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [3]),
        .I1(\gmem_addr_reg_1028_reg[31] [3]),
        .I2(D[32]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[4]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [4]),
        .I1(\gmem_addr_reg_1028_reg[31] [4]),
        .I2(D[32]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[5]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [5]),
        .I1(\gmem_addr_reg_1028_reg[31] [5]),
        .I2(D[32]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[6]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [6]),
        .I1(\gmem_addr_reg_1028_reg[31] [6]),
        .I2(D[32]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[7]_i_1__0 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [7]),
        .I1(\gmem_addr_reg_1028_reg[31] [7]),
        .I2(D[32]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[8]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [8]),
        .I1(\gmem_addr_reg_1028_reg[31] [8]),
        .I2(D[32]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \data_p2[9]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [9]),
        .I1(\gmem_addr_reg_1028_reg[31] [9]),
        .I2(D[32]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFEFFFFAAAAAAAA)) 
    data_vld_i_1__5
       (.I0(push),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[0] ),
        .I3(\pout_reg_n_3_[1] ),
        .I4(full_n_i_4__2_n_3),
        .I5(data_vld_reg_n_3),
        .O(data_vld_i_1__5_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \edge_val_1_i_reg_1306[5]_i_1 
       (.I0(\tmp_15_reg_1299_reg[0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .I4(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I5(ap_enable_reg_pp0_iter8_reg),
        .O(\edge_val_1_i_reg_1306_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \edge_val_1_i_reg_1306[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter8_reg),
        .I1(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .O(\edge_val_1_i_reg_1306_reg[5] ));
  LUT5 #(
    .INIT(32'hABFFAB00)) 
    \edge_val_1_i_reg_1306[6]_i_1 
       (.I0(\tmp_15_reg_1299_reg[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\edge_val_1_i_reg_1306_reg[5] ),
        .I4(edge_val_1_i_reg_1306[0]),
        .O(\edge_val_1_i_reg_1306_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFF70004)) 
    \edge_val_1_i_reg_1306[7]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter8_reg),
        .I2(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .I3(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .I4(edge_val_1_i_reg_1306[1]),
        .O(\edge_val_1_i_reg_1306_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_n_3),
        .I1(ap_enable_reg_pp0_iter9_reg_0),
        .I2(\ap_CS_fsm_reg[13] [4]),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_n_3),
        .O(empty_n_i_1__4_n_3));
  LUT6 #(
    .INIT(64'h444F4444FFFFFFFF)) 
    empty_n_i_2__2
       (.I0(empty_n_reg_n_3),
        .I1(ap_enable_reg_pp0_iter9_reg_0),
        .I2(ap_reg_ioackin_gmem2_AWREADY),
        .I3(gmem2_AWREADY),
        .I4(ap_enable_reg_pp0_iter6),
        .I5(\tmp_49_reg_1138_reg[0] ),
        .O(empty_n_reg_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_3),
        .Q(empty_n_reg_n_3),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_3_[2] ),
        .I1(full_n_i_2__4_n_3),
        .I2(full_n_i_3__3_n_3),
        .I3(m_axi_gmem2_BREADY),
        .I4(ap_rst_n),
        .I5(full_n_i_4__2_n_3),
        .O(full_n_i_1_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__4
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[0] ),
        .O(full_n_i_2__4_n_3));
  LUT6 #(
    .INIT(64'h55D5FFFFFFFFFFFF)) 
    full_n_i_3__3
       (.I0(push),
        .I1(ap_enable_reg_pp0_iter9_reg_0),
        .I2(\ap_CS_fsm_reg[13] [4]),
        .I3(empty_n_reg_0),
        .I4(empty_n_reg_n_3),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_3__3_n_3));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h2A222222)) 
    full_n_i_4__2
       (.I0(data_vld_reg_n_3),
        .I1(empty_n_reg_n_3),
        .I2(empty_n_reg_0),
        .I3(\ap_CS_fsm_reg[13] [4]),
        .I4(ap_enable_reg_pp0_iter9_reg_0),
        .O(full_n_i_4__2_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(m_axi_gmem2_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(\pout[2]_i_3_n_3 ),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(\pout[0]_i_1__1_n_3 ));
  LUT6 #(
    .INIT(64'hDF20BF40DF20BF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout[2]_i_3_n_3 ),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hDFFFFFBF20000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout[2]_i_3_n_3 ),
        .I2(data_vld_reg_n_3),
        .I3(\pout_reg_n_3_[1] ),
        .I4(\pout_reg_n_3_[0] ),
        .I5(\pout_reg_n_3_[2] ),
        .O(\pout[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h08FF)) 
    \pout[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter9_reg_0),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(empty_n_reg_0),
        .I3(empty_n_reg_n_3),
        .O(\pout[2]_i_3_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0808FF0808080808)) 
    ram_reg_i_1
       (.I0(ram_reg),
        .I1(tmp_19_1_t_reg_1092),
        .I2(tmp_41_reg_1081),
        .I3(p_shl5_cast_fu_429_p1[0]),
        .I4(p_shl5_cast_fu_429_p1[1]),
        .I5(\ap_CS_fsm_reg[13] [1]),
        .O(ram_reg_0));
  LUT5 #(
    .INIT(32'hFF080808)) 
    ram_reg_i_1__0
       (.I0(ram_reg),
        .I1(tmp_41_reg_1081),
        .I2(tmp_19_1_t_reg_1092),
        .I3(\ap_CS_fsm_reg[13] [1]),
        .I4(p_shl5_cast_fu_429_p1[1]),
        .O(ram_reg_2));
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_i_1__1
       (.I0(\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .I1(\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ),
        .I2(empty_n_reg_0),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(\ap_CS_fsm_reg[13] [4]),
        .O(ram_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF4400F400)) 
    ram_reg_i_1__2
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_block_pp0_stage0_flag00011001),
        .I5(\ap_CS_fsm_reg[13] [1]),
        .O(lineBuffer_0_ce0));
  LUT5 #(
    .INIT(32'h4400F400)) 
    ram_reg_i_2
       (.I0(empty_n_reg_0),
        .I1(\ap_CS_fsm_reg[13] [4]),
        .I2(\ap_CS_fsm_reg[13] [3]),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_block_pp0_stage0_flag00011001),
        .O(ram_reg_1));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_24__0
       (.I0(ram_reg),
        .I1(tmp_19_1_t_reg_1092),
        .I2(tmp_41_reg_1081),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'h020202FF02020202)) 
    ram_reg_i_25
       (.I0(ram_reg),
        .I1(tmp_41_reg_1081),
        .I2(tmp_19_1_t_reg_1092),
        .I3(p_shl5_cast_fu_429_p1[1]),
        .I4(p_shl5_cast_fu_429_p1[0]),
        .I5(\ap_CS_fsm_reg[13] [1]),
        .O(WEA));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \tmp_21_reg_1241[7]_i_1 
       (.I0(\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .I1(\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ),
        .I2(ap_enable_reg_pp0_iter8_reg),
        .O(\tmp_21_reg_1241_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \tmp_25_reg_1287[7]_i_1 
       (.I0(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .I1(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .I2(ap_enable_reg_pp0_iter8_reg),
        .O(E));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_read" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_read
   (m_axi_gmem2_RREADY,
    ap_rst_n_inv,
    ap_clk,
    m_axi_gmem2_RVALID,
    ap_rst_n);
  output m_axi_gmem2_RREADY;
  input ap_rst_n_inv;
  input ap_clk;
  input m_axi_gmem2_RVALID;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_4;
  wire buff_rdata_n_5;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire \bus_equal_gen.rdata_valid_t_reg_n_3 ;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire rdata_ack_t;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI(buff_rdata_n_17),
        .Q(usedw_reg),
        .S({buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.rdata_valid_t_reg (buff_rdata_n_18),
        .\bus_equal_gen.rdata_valid_t_reg_0 (\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  FDRE \bus_equal_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_18),
        .Q(\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_17}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_reg_slice__parameterized0 rs_rdata
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_equal_gen.rdata_valid_t_reg (\bus_equal_gen.rdata_valid_t_reg_n_3 ),
        .rdata_ack_t(rdata_ack_t));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_reg_slice" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_reg_slice
   (gmem2_AWREADY,
    Q,
    push,
    \q_reg[29] ,
    ap_rst_n_inv,
    ap_clk,
    rs2f_wreq_ack,
    \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ,
    empty_n_reg,
    \ap_CS_fsm_reg[13] ,
    ap_enable_reg_pp0_iter6,
    ap_reg_ioackin_gmem2_AWREADY);
  output gmem2_AWREADY;
  output [0:0]Q;
  output push;
  output [29:0]\q_reg[29] ;
  input ap_rst_n_inv;
  input ap_clk;
  input rs2f_wreq_ack;
  input [29:0]\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ;
  input empty_n_reg;
  input [0:0]\ap_CS_fsm_reg[13] ;
  input ap_enable_reg_pp0_iter6;
  input ap_reg_ioackin_gmem2_AWREADY;

  wire [0:0]Q;
  wire [0:0]\ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire ap_reg_ioackin_gmem2_AWREADY;
  wire [29:0]\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_3 ;
  wire \data_p1[10]_i_1__0_n_3 ;
  wire \data_p1[11]_i_1__0_n_3 ;
  wire \data_p1[12]_i_1__0_n_3 ;
  wire \data_p1[13]_i_1__0_n_3 ;
  wire \data_p1[14]_i_1__0_n_3 ;
  wire \data_p1[15]_i_1__0_n_3 ;
  wire \data_p1[16]_i_1__0_n_3 ;
  wire \data_p1[17]_i_1__0_n_3 ;
  wire \data_p1[18]_i_1__0_n_3 ;
  wire \data_p1[19]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1__1_n_3 ;
  wire \data_p1[20]_i_1__0_n_3 ;
  wire \data_p1[21]_i_1__0_n_3 ;
  wire \data_p1[22]_i_1__0_n_3 ;
  wire \data_p1[23]_i_1__0_n_3 ;
  wire \data_p1[24]_i_1__0_n_3 ;
  wire \data_p1[25]_i_1__0_n_3 ;
  wire \data_p1[26]_i_1__0_n_3 ;
  wire \data_p1[27]_i_1__0_n_3 ;
  wire \data_p1[28]_i_1__0_n_3 ;
  wire \data_p1[29]_i_2_n_3 ;
  wire \data_p1[2]_i_1__1_n_3 ;
  wire \data_p1[3]_i_1__1_n_3 ;
  wire \data_p1[4]_i_1__1_n_3 ;
  wire \data_p1[5]_i_1__1_n_3 ;
  wire \data_p1[6]_i_1__1_n_3 ;
  wire \data_p1[7]_i_1__1_n_3 ;
  wire \data_p1[8]_i_1__0_n_3 ;
  wire \data_p1[9]_i_1__0_n_3 ;
  wire [29:0]data_p2;
  wire empty_n_reg;
  wire gmem2_AWREADY;
  wire load_p1;
  wire load_p2;
  wire push;
  wire [29:0]\q_reg[29] ;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__1_n_3;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_3 ;
  wire \state[1]_i_1__2_n_3 ;
  wire \state[1]_i_2_n_3 ;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__1 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [0]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[0]),
        .O(\data_p1[0]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [10]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[10]),
        .O(\data_p1[10]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [11]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[11]),
        .O(\data_p1[11]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [12]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[12]),
        .O(\data_p1[12]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [13]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[13]),
        .O(\data_p1[13]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [14]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[14]),
        .O(\data_p1[14]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [15]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[15]),
        .O(\data_p1[15]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [16]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[16]),
        .O(\data_p1[16]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [17]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[17]),
        .O(\data_p1[17]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [18]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[18]),
        .O(\data_p1[18]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [19]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[19]),
        .O(\data_p1[19]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__1 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [1]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[1]),
        .O(\data_p1[1]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [20]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[20]),
        .O(\data_p1[20]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [21]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[21]),
        .O(\data_p1[21]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [22]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[22]),
        .O(\data_p1[22]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [23]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[23]),
        .O(\data_p1[23]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [24]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[24]),
        .O(\data_p1[24]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [25]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[25]),
        .O(\data_p1[25]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [26]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[26]),
        .O(\data_p1[26]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [27]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[27]),
        .O(\data_p1[27]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [28]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[28]),
        .O(\data_p1[28]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \data_p1[29]_i_1__0 
       (.I0(state),
        .I1(Q),
        .I2(rs2f_wreq_ack),
        .I3(\state[1]_i_2_n_3 ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_2 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [29]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[29]),
        .O(\data_p1[29]_i_2_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__1 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [2]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[2]),
        .O(\data_p1[2]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__1 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [3]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[3]),
        .O(\data_p1[3]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__1 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [4]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[4]),
        .O(\data_p1[4]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__1 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [5]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[5]),
        .O(\data_p1[5]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__1 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [6]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[6]),
        .O(\data_p1[6]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__1 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [7]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[7]),
        .O(\data_p1[7]_i_1__1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [8]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[8]),
        .O(\data_p1[8]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__0 
       (.I0(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [9]),
        .I1(state),
        .I2(Q),
        .I3(data_p2[9]),
        .O(\data_p1[9]_i_1__0_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_3 ),
        .Q(\q_reg[29] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_3 ),
        .Q(\q_reg[29] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_3 ),
        .Q(\q_reg[29] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_3 ),
        .Q(\q_reg[29] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_3 ),
        .Q(\q_reg[29] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_3 ),
        .Q(\q_reg[29] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_3 ),
        .Q(\q_reg[29] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_3 ),
        .Q(\q_reg[29] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_3 ),
        .Q(\q_reg[29] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_3 ),
        .Q(\q_reg[29] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_3 ),
        .Q(\q_reg[29] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_3 ),
        .Q(\q_reg[29] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_3 ),
        .Q(\q_reg[29] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_3 ),
        .Q(\q_reg[29] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_3 ),
        .Q(\q_reg[29] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_3 ),
        .Q(\q_reg[29] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_3 ),
        .Q(\q_reg[29] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_3 ),
        .Q(\q_reg[29] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_3 ),
        .Q(\q_reg[29] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_3 ),
        .Q(\q_reg[29] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_3 ),
        .Q(\q_reg[29] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_2_n_3 ),
        .Q(\q_reg[29] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_3 ),
        .Q(\q_reg[29] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_3 ),
        .Q(\q_reg[29] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_3 ),
        .Q(\q_reg[29] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_3 ),
        .Q(\q_reg[29] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_3 ),
        .Q(\q_reg[29] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_3 ),
        .Q(\q_reg[29] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_3 ),
        .Q(\q_reg[29] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_3 ),
        .Q(\q_reg[29] [9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[29]_i_1 
       (.I0(gmem2_AWREADY),
        .I1(empty_n_reg),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(ap_reg_ioackin_gmem2_AWREADY),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(Q),
        .I1(rs2f_wreq_ack),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hEFFF0FC0)) 
    s_ready_t_i_1__1
       (.I0(\state[1]_i_2_n_3 ),
        .I1(rs2f_wreq_ack),
        .I2(Q),
        .I3(state),
        .I4(gmem2_AWREADY),
        .O(s_ready_t_i_1__1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_3),
        .Q(gmem2_AWREADY),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h00F0F8F8)) 
    \state[0]_i_1__2 
       (.I0(gmem2_AWREADY),
        .I1(state),
        .I2(Q),
        .I3(rs2f_wreq_ack),
        .I4(\state[1]_i_2_n_3 ),
        .O(\state[0]_i_1__2_n_3 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \state[1]_i_1__2 
       (.I0(\state[1]_i_2_n_3 ),
        .I1(rs2f_wreq_ack),
        .I2(Q),
        .O(\state[1]_i_1__2_n_3 ));
  LUT5 #(
    .INIT(32'hAAAA2AAA)) 
    \state[1]_i_2 
       (.I0(state),
        .I1(empty_n_reg),
        .I2(\ap_CS_fsm_reg[13] ),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(ap_reg_ioackin_gmem2_AWREADY),
        .O(\state[1]_i_2_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_3 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_reg_slice" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    ap_rst_n_inv,
    ap_clk,
    \bus_equal_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_equal_gen.rdata_valid_t_reg ;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_equal_gen.rdata_valid_t_reg ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_3;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_3 ;
  wire \state[1]_i_1__1_n_3 ;
  wire \state_reg_n_3_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    s_ready_t_i_1__2
       (.I0(\bus_equal_gen.rdata_valid_t_reg ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__2_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_3),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \state[0]_i_1__1 
       (.I0(\state_reg_n_3_[0] ),
        .I1(\bus_equal_gen.rdata_valid_t_reg ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(\state[0]_i_1__1_n_3 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \state[1]_i_1__1 
       (.I0(\state_reg_n_3_[0] ),
        .I1(state),
        .I2(\bus_equal_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1__1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_3 ),
        .Q(\state_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_3 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_throttl" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_throttl
   (Q,
    \throttl_cnt_reg[5]_0 ,
    m_axi_gmem2_AWVALID,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    D,
    \could_multi_bursts.awlen_buf_reg[1] ,
    AWLEN,
    AWVALID_Dummy,
    ap_rst_n_inv,
    E,
    ap_clk);
  output [0:0]Q;
  output \throttl_cnt_reg[5]_0 ;
  output m_axi_gmem2_AWVALID;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]D;
  input \could_multi_bursts.awlen_buf_reg[1] ;
  input [2:0]AWLEN;
  input AWVALID_Dummy;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awlen_buf_reg[1] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire m_axi_gmem2_AWVALID;
  wire [7:1]p_0_in__1;
  wire [7:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[5]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[6]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_gmem2_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[7]),
        .I4(throttl_cnt_reg[6]),
        .I5(\throttl_cnt_reg[5]_0 ),
        .O(m_axi_gmem2_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem2_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(\throttl_cnt_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h9099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(AWLEN[0]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hDDD0000D)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[1] ),
        .I1(AWLEN[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[1]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFE010000FE01FE01)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[3]),
        .I4(AWLEN[2]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(\throttl_cnt_reg[5]_0 ),
        .I2(throttl_cnt_reg[5]),
        .I3(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(\throttl_cnt_reg[5]_0 ),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[6]),
        .I4(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(\throttl_cnt_reg[5]_0 ),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(\could_multi_bursts.awlen_buf_reg[1] ),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_3 
       (.I0(\throttl_cnt_reg[5]_0 ),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[5]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(throttl_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(throttl_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[5]),
        .Q(throttl_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[6]),
        .Q(throttl_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[7]),
        .Q(throttl_cnt_reg[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem2_m_axi_write" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_write
   (mem_reg,
    AWVALID_Dummy,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WLAST,
    \edge_val_1_i_reg_1306_reg[0] ,
    ap_enable_reg_pp0_iter8_reg,
    \edge_val_1_i_reg_1306_reg[7] ,
    \edge_val_1_i_reg_1306_reg[6] ,
    \edge_val_1_i_reg_1306_reg[5] ,
    WEA,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    empty_n_reg,
    \ap_CS_fsm_reg[12] ,
    D,
    mem_reg_0,
    ram_reg_2,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_gmem_ARREADY_reg,
    ram_reg_3,
    E,
    \tmp_21_reg_1241_reg[7] ,
    m_axi_gmem2_AWADDR,
    \m_axi_gmem2_AWLEN[3] ,
    ap_reg_ioackin_gmem2_AWREADY_reg,
    ap_enable_reg_pp0_iter9_reg,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[14] ,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[7]_0 ,
    \throttl_cnt_reg[0] ,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    ap_clk,
    WEBWE,
    ap_rst_n_inv,
    \tmp_15_reg_1299_reg[0] ,
    Q,
    ap_reg_pp0_iter6_tmp_49_reg_1138,
    ap_reg_pp0_iter6_tmp_46_reg_1134,
    edge_val_1_i_reg_1306,
    \tmp_15_reg_1299_reg[3] ,
    tmp_41_reg_1081,
    tmp_19_1_t_reg_1092,
    p_shl5_cast_fu_429_p1,
    \ap_CS_fsm_reg[13] ,
    ap_enable_reg_pp0_iter4,
    ap_block_pp0_stage0_flag00011001,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter9_reg_0,
    \ap_CS_fsm_reg[11] ,
    ap_reg_ioackin_gmem2_AWREADY,
    ap_enable_reg_pp0_iter6,
    \tmp_49_reg_1138_reg[0] ,
    \gmem_addr_1_reg_1113_reg[31] ,
    \gmem_addr_reg_1028_reg[31] ,
    tmp_46_reg_1134,
    tmp_8_reg_1124,
    tmp_49_reg_1138,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter7,
    ap_rst_n,
    m_axi_gmem2_WREADY,
    ap_enable_reg_pp0_iter1_reg_0,
    tmp_8_fu_627_p2,
    gmem_ARREADY,
    ap_reg_ioackin_gmem_ARREADY,
    \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ,
    \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ,
    ap_reg_pp0_iter5_tmp_46_reg_1134,
    ap_reg_pp0_iter5_tmp_49_reg_1138,
    tmp_1_fu_549_p2,
    ap_NS_fsm354_out,
    m_axi_gmem2_AWREADY,
    \throttl_cnt_reg[5] ,
    \throttl_cnt_reg[1] ,
    \throttl_cnt_reg[6] ,
    \throttl_cnt_reg[0]_0 ,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_BVALID,
    \ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 );
  output mem_reg;
  output AWVALID_Dummy;
  output m_axi_gmem2_WVALID;
  output m_axi_gmem2_WLAST;
  output \edge_val_1_i_reg_1306_reg[0] ;
  output ap_enable_reg_pp0_iter8_reg;
  output \edge_val_1_i_reg_1306_reg[7] ;
  output \edge_val_1_i_reg_1306_reg[6] ;
  output \edge_val_1_i_reg_1306_reg[5] ;
  output [0:0]WEA;
  output ram_reg;
  output [0:0]ram_reg_0;
  output ram_reg_1;
  output empty_n_reg;
  output \ap_CS_fsm_reg[12] ;
  output [33:0]D;
  output mem_reg_0;
  output [0:0]ram_reg_2;
  output ap_enable_reg_pp0_iter1_reg;
  output ap_reg_ioackin_gmem_ARREADY_reg;
  output [0:0]ram_reg_3;
  output [0:0]E;
  output [0:0]\tmp_21_reg_1241_reg[7] ;
  output [29:0]m_axi_gmem2_AWADDR;
  output [3:0]\m_axi_gmem2_AWLEN[3] ;
  output ap_reg_ioackin_gmem2_AWREADY_reg;
  output ap_enable_reg_pp0_iter9_reg;
  output lineBuffer_0_ce0;
  output [0:0]\ap_CS_fsm_reg[14] ;
  output [0:0]\throttl_cnt_reg[7] ;
  output \throttl_cnt_reg[7]_0 ;
  output [0:0]\throttl_cnt_reg[0] ;
  output m_axi_gmem2_BREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  input ap_clk;
  input [0:0]WEBWE;
  input ap_rst_n_inv;
  input \tmp_15_reg_1299_reg[0] ;
  input [1:0]Q;
  input ap_reg_pp0_iter6_tmp_49_reg_1138;
  input ap_reg_pp0_iter6_tmp_46_reg_1134;
  input [7:0]edge_val_1_i_reg_1306;
  input \tmp_15_reg_1299_reg[3] ;
  input [0:0]tmp_41_reg_1081;
  input [0:0]tmp_19_1_t_reg_1092;
  input [1:0]p_shl5_cast_fu_429_p1;
  input [4:0]\ap_CS_fsm_reg[13] ;
  input ap_enable_reg_pp0_iter4;
  input ap_block_pp0_stage0_flag00011001;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter9_reg_0;
  input \ap_CS_fsm_reg[11] ;
  input ap_reg_ioackin_gmem2_AWREADY;
  input ap_enable_reg_pp0_iter6;
  input \tmp_49_reg_1138_reg[0] ;
  input [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  input [31:0]\gmem_addr_reg_1028_reg[31] ;
  input tmp_46_reg_1134;
  input tmp_8_reg_1124;
  input tmp_49_reg_1138;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter7;
  input ap_rst_n;
  input m_axi_gmem2_WREADY;
  input ap_enable_reg_pp0_iter1_reg_0;
  input tmp_8_fu_627_p2;
  input gmem_ARREADY;
  input ap_reg_ioackin_gmem_ARREADY;
  input \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  input \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  input ap_reg_pp0_iter5_tmp_46_reg_1134;
  input ap_reg_pp0_iter5_tmp_49_reg_1138;
  input tmp_1_fu_549_p2;
  input ap_NS_fsm354_out;
  input m_axi_gmem2_AWREADY;
  input \throttl_cnt_reg[5] ;
  input \throttl_cnt_reg[1] ;
  input \throttl_cnt_reg[6] ;
  input [0:0]\throttl_cnt_reg[0]_0 ;
  input m_axi_gmem2_AWVALID;
  input m_axi_gmem2_BVALID;
  input [29:0]\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ;

  wire AWVALID_Dummy;
  wire [33:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire align_len0;
  wire [31:2]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_5 ;
  wire \align_len0_inferred__1/i__carry_n_6 ;
  wire \align_len_reg_n_3_[2] ;
  wire \align_len_reg_n_3_[31] ;
  wire \ap_CS_fsm_reg[11] ;
  wire \ap_CS_fsm_reg[12] ;
  wire [4:0]\ap_CS_fsm_reg[13] ;
  wire [0:0]\ap_CS_fsm_reg[14] ;
  wire ap_NS_fsm354_out;
  wire ap_block_pp0_stage0_flag00011001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_enable_reg_pp0_iter9_reg;
  wire ap_enable_reg_pp0_iter9_reg_0;
  wire ap_reg_ioackin_gmem2_AWREADY;
  wire ap_reg_ioackin_gmem2_AWREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_reg_ioackin_gmem_ARREADY_reg;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  wire \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  wire ap_reg_pp0_iter5_tmp_46_reg_1134;
  wire ap_reg_pp0_iter5_tmp_49_reg_1138;
  wire [29:0]\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ;
  wire ap_reg_pp0_iter6_tmp_46_reg_1134;
  wire ap_reg_pp0_iter6_tmp_49_reg_1138;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [3:0]beat_len_buf;
  wire buff_wdata_n_16;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_30;
  wire buff_wdata_n_31;
  wire buff_wdata_n_32;
  wire buff_wdata_n_33;
  wire buff_wdata_n_34;
  wire buff_wdata_n_35;
  wire buff_wdata_n_36;
  wire buff_wdata_n_37;
  wire buff_wdata_n_38;
  wire buff_wdata_n_39;
  wire buff_wdata_n_40;
  wire buff_wdata_n_41;
  wire buff_wdata_n_42;
  wire buff_wdata_n_43;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_47;
  wire buff_wdata_n_48;
  wire buff_wdata_n_49;
  wire buff_wdata_n_5;
  wire buff_wdata_n_50;
  wire buff_wdata_n_51;
  wire buff_wdata_n_52;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_6;
  wire buff_wdata_n_7;
  wire buff_wdata_n_8;
  wire burst_valid;
  wire \bus_equal_gen.fifo_burst_n_10 ;
  wire \bus_equal_gen.fifo_burst_n_15 ;
  wire \bus_equal_gen.fifo_burst_n_16 ;
  wire \bus_equal_gen.fifo_burst_n_17 ;
  wire \bus_equal_gen.fifo_burst_n_18 ;
  wire \bus_equal_gen.fifo_burst_n_19 ;
  wire \bus_equal_gen.fifo_burst_n_20 ;
  wire \bus_equal_gen.fifo_burst_n_21 ;
  wire \bus_equal_gen.fifo_burst_n_22 ;
  wire \bus_equal_gen.fifo_burst_n_23 ;
  wire \bus_equal_gen.fifo_burst_n_24 ;
  wire \bus_equal_gen.fifo_burst_n_25 ;
  wire \bus_equal_gen.fifo_burst_n_26 ;
  wire \bus_equal_gen.fifo_burst_n_27 ;
  wire \bus_equal_gen.fifo_burst_n_28 ;
  wire \bus_equal_gen.fifo_burst_n_29 ;
  wire \bus_equal_gen.fifo_burst_n_30 ;
  wire \bus_equal_gen.fifo_burst_n_31 ;
  wire \bus_equal_gen.fifo_burst_n_32 ;
  wire \bus_equal_gen.fifo_burst_n_33 ;
  wire \bus_equal_gen.fifo_burst_n_34 ;
  wire \bus_equal_gen.fifo_burst_n_35 ;
  wire \bus_equal_gen.fifo_burst_n_36 ;
  wire \bus_equal_gen.fifo_burst_n_37 ;
  wire \bus_equal_gen.fifo_burst_n_38 ;
  wire \bus_equal_gen.fifo_burst_n_39 ;
  wire \bus_equal_gen.fifo_burst_n_4 ;
  wire \bus_equal_gen.fifo_burst_n_40 ;
  wire \bus_equal_gen.fifo_burst_n_41 ;
  wire \bus_equal_gen.fifo_burst_n_42 ;
  wire \bus_equal_gen.fifo_burst_n_43 ;
  wire \bus_equal_gen.fifo_burst_n_44 ;
  wire \bus_equal_gen.fifo_burst_n_45 ;
  wire \bus_equal_gen.fifo_burst_n_46 ;
  wire \bus_equal_gen.fifo_burst_n_47 ;
  wire \bus_equal_gen.fifo_burst_n_48 ;
  wire \bus_equal_gen.fifo_burst_n_49 ;
  wire \bus_equal_gen.fifo_burst_n_5 ;
  wire \bus_equal_gen.fifo_burst_n_8 ;
  wire \bus_equal_gen.len_cnt[7]_i_3_n_3 ;
  wire [7:0]\bus_equal_gen.len_cnt_reg__0 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[12]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[16]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[20]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[24]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[28]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_7_n_3 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_8_n_3 ;
  wire \could_multi_bursts.awaddr_buf[31]_i_9_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_5_n_3 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_6_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_3 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [19:0]data;
  wire [31:2]data1;
  wire [7:0]edge_val_1_i_reg_1306;
  wire \edge_val_1_i_reg_1306_reg[0] ;
  wire \edge_val_1_i_reg_1306_reg[5] ;
  wire \edge_val_1_i_reg_1306_reg[6] ;
  wire \edge_val_1_i_reg_1306_reg[7] ;
  wire empty_n_reg;
  wire [31:2]end_addr;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[2] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire end_addr_carry__0_i_1__0_n_3;
  wire end_addr_carry__0_i_2__0_n_3;
  wire end_addr_carry__0_i_3__0_n_3;
  wire end_addr_carry__0_i_4__0_n_3;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__1_i_1__0_n_3;
  wire end_addr_carry__1_i_2__0_n_3;
  wire end_addr_carry__1_i_3__0_n_3;
  wire end_addr_carry__1_i_4__0_n_3;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__2_i_1__0_n_3;
  wire end_addr_carry__2_i_2__0_n_3;
  wire end_addr_carry__2_i_3__0_n_3;
  wire end_addr_carry__2_i_4__0_n_3;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__3_i_1__0_n_3;
  wire end_addr_carry__3_i_2__0_n_3;
  wire end_addr_carry__3_i_3__0_n_3;
  wire end_addr_carry__3_i_4__0_n_3;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__4_i_1__0_n_3;
  wire end_addr_carry__4_i_2__0_n_3;
  wire end_addr_carry__4_i_3__0_n_3;
  wire end_addr_carry__4_i_4__0_n_3;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__5_i_1__0_n_3;
  wire end_addr_carry__5_i_2__0_n_3;
  wire end_addr_carry__5_i_3__0_n_3;
  wire end_addr_carry__5_i_4__0_n_3;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__6_i_1__0_n_3;
  wire end_addr_carry__6_i_2__0_n_3;
  wire end_addr_carry__6_n_6;
  wire end_addr_carry_i_1__0_n_3;
  wire end_addr_carry_i_2__0_n_3;
  wire end_addr_carry_i_3__0_n_3;
  wire end_addr_carry_i_4__0_n_3;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_48;
  wire [32:32]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_3;
  wire first_sect_carry__0_i_2__0_n_3;
  wire first_sect_carry__0_i_3__0_n_3;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry_i_1__0_n_3;
  wire first_sect_carry_i_2__0_n_3;
  wire first_sect_carry_i_3__0_n_3;
  wire first_sect_carry_i_4__0_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire gmem2_AWREADY;
  wire gmem_ARREADY;
  wire [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  wire [31:0]\gmem_addr_reg_1028_reg[31] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_buf;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire lineBuffer_0_ce0;
  wire [29:0]m_axi_gmem2_AWADDR;
  wire [3:0]\m_axi_gmem2_AWLEN[3] ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire mem_reg;
  wire mem_reg_0;
  wire next_loop;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_27_in;
  wire [1:0]p_shl5_cast_fu_429_p1;
  wire push;
  wire push_0;
  wire ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire [0:0]ram_reg_3;
  wire rs2f_wreq_ack;
  wire [29:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire [31:2]sect_addr;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [19:0]sect_cnt_reg;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_buf_reg_n_3_[10] ;
  wire \start_addr_buf_reg_n_3_[11] ;
  wire \start_addr_buf_reg_n_3_[2] ;
  wire \start_addr_buf_reg_n_3_[3] ;
  wire \start_addr_buf_reg_n_3_[4] ;
  wire \start_addr_buf_reg_n_3_[5] ;
  wire \start_addr_buf_reg_n_3_[6] ;
  wire \start_addr_buf_reg_n_3_[7] ;
  wire \start_addr_buf_reg_n_3_[8] ;
  wire \start_addr_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire [0:0]\throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[5] ;
  wire \throttl_cnt_reg[6] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire \tmp_15_reg_1299_reg[0] ;
  wire \tmp_15_reg_1299_reg[3] ;
  wire [0:0]tmp_19_1_t_reg_1092;
  wire tmp_1_fu_549_p2;
  wire [0:0]\tmp_21_reg_1241_reg[7] ;
  wire [0:0]tmp_41_reg_1081;
  wire tmp_46_reg_1134;
  wire tmp_49_reg_1138;
  wire \tmp_49_reg_1138_reg[0] ;
  wire tmp_8_fu_627_p2;
  wire tmp_8_reg_1124;
  wire [3:0]tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_3;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [0:0]NLW_end_addr_carry_O_UNCONNECTED;
  wire [3:1]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_end_addr_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry_n_5 ,\align_len0_inferred__1/i__carry_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[2],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({1'b0,1'b1,fifo_wreq_n_46,1'b1}));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_3_[2] ),
        .R(fifo_wreq_n_4));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_3_[31] ),
        .R(fifo_wreq_n_4));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[2] ),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_3_[31] ),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_buffer buff_wdata
       (.D({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .DI(buff_wdata_n_19),
        .Q(usedw_reg),
        .S({buff_wdata_n_5,buff_wdata_n_6,buff_wdata_n_7,buff_wdata_n_8}),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[13] [3]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_reg_pp0_iter6_tmp_46_reg_1134(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .ap_reg_pp0_iter6_tmp_49_reg_1138(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WVALID_Dummy_reg (buff_wdata_n_20),
        .\bus_equal_gen.WVALID_Dummy_reg_0 (m_axi_gmem2_WVALID),
        .\bus_equal_gen.strb_buf_reg[3] ({tmp_strb,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29,buff_wdata_n_30,buff_wdata_n_31,buff_wdata_n_32,buff_wdata_n_33,buff_wdata_n_34,buff_wdata_n_35,buff_wdata_n_36,buff_wdata_n_37,buff_wdata_n_38,buff_wdata_n_39,buff_wdata_n_40,buff_wdata_n_41,buff_wdata_n_42,buff_wdata_n_43,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46,buff_wdata_n_47,buff_wdata_n_48,buff_wdata_n_49,buff_wdata_n_50,buff_wdata_n_51,buff_wdata_n_52,buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56}),
        .edge_val_1_i_reg_1306(edge_val_1_i_reg_1306),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .p_27_in(p_27_in),
        .\usedw_reg[7]_0 ({buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18}));
  FDRE \bus_equal_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_38 ),
        .Q(m_axi_gmem2_WLAST),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem2_WVALID),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_56),
        .Q(m_axi_gmem2_WDATA[0]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_46),
        .Q(m_axi_gmem2_WDATA[10]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_45),
        .Q(m_axi_gmem2_WDATA[11]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_44),
        .Q(m_axi_gmem2_WDATA[12]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_43),
        .Q(m_axi_gmem2_WDATA[13]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_42),
        .Q(m_axi_gmem2_WDATA[14]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_41),
        .Q(m_axi_gmem2_WDATA[15]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_40),
        .Q(m_axi_gmem2_WDATA[16]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_39),
        .Q(m_axi_gmem2_WDATA[17]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_38),
        .Q(m_axi_gmem2_WDATA[18]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_37),
        .Q(m_axi_gmem2_WDATA[19]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_55),
        .Q(m_axi_gmem2_WDATA[1]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_36),
        .Q(m_axi_gmem2_WDATA[20]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_35),
        .Q(m_axi_gmem2_WDATA[21]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_34),
        .Q(m_axi_gmem2_WDATA[22]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_33),
        .Q(m_axi_gmem2_WDATA[23]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_32),
        .Q(m_axi_gmem2_WDATA[24]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_31),
        .Q(m_axi_gmem2_WDATA[25]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_30),
        .Q(m_axi_gmem2_WDATA[26]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem2_WDATA[27]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem2_WDATA[28]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem2_WDATA[29]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_54),
        .Q(m_axi_gmem2_WDATA[2]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem2_WDATA[30]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem2_WDATA[31]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_53),
        .Q(m_axi_gmem2_WDATA[3]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_52),
        .Q(m_axi_gmem2_WDATA[4]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_51),
        .Q(m_axi_gmem2_WDATA[5]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_50),
        .Q(m_axi_gmem2_WDATA[6]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_49),
        .Q(m_axi_gmem2_WDATA[7]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_48),
        .Q(m_axi_gmem2_WDATA[8]),
        .R(1'b0));
  FDRE \bus_equal_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(buff_wdata_n_47),
        .Q(m_axi_gmem2_WDATA[9]),
        .R(1'b0));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_fifo \bus_equal_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .E(p_27_in),
        .O({\bus_equal_gen.fifo_burst_n_15 ,\bus_equal_gen.fifo_burst_n_16 ,\bus_equal_gen.fifo_burst_n_17 ,\bus_equal_gen.fifo_burst_n_18 }),
        .Q(data),
        .SR(\bus_equal_gen.fifo_burst_n_4 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\beat_len_buf_reg[3] ({beat_len_buf[3],beat_len_buf[0]}),
        .burst_valid(burst_valid),
        .\bus_equal_gen.WLAST_Dummy_reg (\bus_equal_gen.fifo_burst_n_38 ),
        .\bus_equal_gen.WVALID_Dummy_reg (m_axi_gmem2_WVALID),
        .\bus_equal_gen.len_cnt_reg[7] (\bus_equal_gen.len_cnt_reg__0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_equal_gen.fifo_burst_n_37 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_equal_gen.fifo_burst_n_39 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_equal_gen.fifo_burst_n_5 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.sect_handling_reg (\bus_equal_gen.fifo_burst_n_10 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_equal_gen.fifo_burst_n_36 ),
        .\could_multi_bursts.sect_handling_reg_1 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_3_[11] ,\end_addr_buf_reg_n_3_[10] ,\end_addr_buf_reg_n_3_[9] ,\end_addr_buf_reg_n_3_[8] ,\end_addr_buf_reg_n_3_[7] ,\end_addr_buf_reg_n_3_[6] ,\end_addr_buf_reg_n_3_[5] ,\end_addr_buf_reg_n_3_[4] ,\end_addr_buf_reg_n_3_[3] ,\end_addr_buf_reg_n_3_[2] }),
        .\end_addr_buf_reg[31] (last_sect),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_3),
        .in(awlen_tmp),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .last_sect_buf(last_sect_buf),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .next_loop(next_loop),
        .next_wreq(next_wreq),
        .\sect_addr_buf_reg[2] (\bus_equal_gen.fifo_burst_n_8 ),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({\bus_equal_gen.fifo_burst_n_23 ,\bus_equal_gen.fifo_burst_n_24 ,\bus_equal_gen.fifo_burst_n_25 ,\bus_equal_gen.fifo_burst_n_26 }),
        .\sect_cnt_reg[15] ({\bus_equal_gen.fifo_burst_n_27 ,\bus_equal_gen.fifo_burst_n_28 ,\bus_equal_gen.fifo_burst_n_29 ,\bus_equal_gen.fifo_burst_n_30 }),
        .\sect_cnt_reg[19] ({\bus_equal_gen.fifo_burst_n_31 ,\bus_equal_gen.fifo_burst_n_32 ,\bus_equal_gen.fifo_burst_n_33 ,\bus_equal_gen.fifo_burst_n_34 }),
        .\sect_cnt_reg[7] ({\bus_equal_gen.fifo_burst_n_19 ,\bus_equal_gen.fifo_burst_n_20 ,\bus_equal_gen.fifo_burst_n_21 ,\bus_equal_gen.fifo_burst_n_22 }),
        .\sect_len_buf_reg[0] (\bus_equal_gen.fifo_burst_n_49 ),
        .\sect_len_buf_reg[0]_0 (\sect_len_buf_reg_n_3_[0] ),
        .\sect_len_buf_reg[1] (\bus_equal_gen.fifo_burst_n_48 ),
        .\sect_len_buf_reg[1]_0 (\sect_len_buf_reg_n_3_[1] ),
        .\sect_len_buf_reg[2] (\bus_equal_gen.fifo_burst_n_47 ),
        .\sect_len_buf_reg[2]_0 (\sect_len_buf_reg_n_3_[2] ),
        .\sect_len_buf_reg[3] (\bus_equal_gen.fifo_burst_n_46 ),
        .\sect_len_buf_reg[3]_0 (\sect_len_buf_reg_n_3_[3] ),
        .\sect_len_buf_reg[4] (\bus_equal_gen.fifo_burst_n_45 ),
        .\sect_len_buf_reg[4]_0 (\sect_len_buf_reg_n_3_[4] ),
        .\sect_len_buf_reg[5] (\bus_equal_gen.fifo_burst_n_44 ),
        .\sect_len_buf_reg[5]_0 (\sect_len_buf_reg_n_3_[5] ),
        .\sect_len_buf_reg[6] (\bus_equal_gen.fifo_burst_n_43 ),
        .\sect_len_buf_reg[6]_0 (\sect_len_buf_reg_n_3_[6] ),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_42 ),
        .\sect_len_buf_reg[7]_0 (\sect_len_buf_reg_n_3_[7] ),
        .\sect_len_buf_reg[8] (\bus_equal_gen.fifo_burst_n_41 ),
        .\sect_len_buf_reg[8]_0 (\sect_len_buf_reg_n_3_[8] ),
        .\sect_len_buf_reg[9] (\bus_equal_gen.fifo_burst_n_40 ),
        .\sect_len_buf_reg[9]_0 (\sect_len_buf_reg_n_3_[9] ),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_3_[11] ,\start_addr_buf_reg_n_3_[10] ,\start_addr_buf_reg_n_3_[9] ,\start_addr_buf_reg_n_3_[8] ,\start_addr_buf_reg_n_3_[7] ,\start_addr_buf_reg_n_3_[6] ,\start_addr_buf_reg_n_3_[5] ,\start_addr_buf_reg_n_3_[4] ,\start_addr_buf_reg_n_3_[3] ,\start_addr_buf_reg_n_3_[2] }),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1] ),
        .\throttl_cnt_reg[5] (\throttl_cnt_reg[5] ),
        .\throttl_cnt_reg[6] (\throttl_cnt_reg[6] ),
        .wreq_handling_reg(\bus_equal_gen.fifo_burst_n_35 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_3));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_equal_gen.len_cnt[0]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[1]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[2]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_equal_gen.len_cnt[3]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_equal_gen.len_cnt[4]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [4]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_equal_gen.len_cnt[5]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_equal_gen.len_cnt[6]_i_1 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [6]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_3 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_equal_gen.len_cnt[7]_i_2 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [7]),
        .I1(\bus_equal_gen.len_cnt[7]_i_3_n_3 ),
        .I2(\bus_equal_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_equal_gen.len_cnt[7]_i_3 
       (.I0(\bus_equal_gen.len_cnt_reg__0 [5]),
        .I1(\bus_equal_gen.len_cnt_reg__0 [3]),
        .I2(\bus_equal_gen.len_cnt_reg__0 [0]),
        .I3(\bus_equal_gen.len_cnt_reg__0 [1]),
        .I4(\bus_equal_gen.len_cnt_reg__0 [2]),
        .I5(\bus_equal_gen.len_cnt_reg__0 [4]),
        .O(\bus_equal_gen.len_cnt[7]_i_3_n_3 ));
  FDRE \bus_equal_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(p_0_in__0[0]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [0]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(p_0_in__0[1]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [1]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(p_0_in__0[2]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [2]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(p_0_in__0[3]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [3]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(p_0_in__0[4]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [4]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(p_0_in__0[5]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [5]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(p_0_in__0[6]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [6]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(p_0_in__0[7]),
        .Q(\bus_equal_gen.len_cnt_reg__0 [7]),
        .R(\bus_equal_gen.fifo_burst_n_4 ));
  FDRE \bus_equal_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(tmp_strb[0]),
        .Q(m_axi_gmem2_WSTRB[0]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(tmp_strb[1]),
        .Q(m_axi_gmem2_WSTRB[1]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(tmp_strb[2]),
        .Q(m_axi_gmem2_WSTRB[2]),
        .R(ap_rst_n_inv));
  FDRE \bus_equal_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_27_in),
        .D(tmp_strb[3]),
        .Q(m_axi_gmem2_WSTRB[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_37 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[10] ),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[11] ),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(data1[12]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[12] ),
        .O(awaddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_3 
       (.I0(m_axi_gmem2_AWADDR[10]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_4 
       (.I0(m_axi_gmem2_AWADDR[9]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_5 
       (.I0(m_axi_gmem2_AWADDR[8]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[12]_i_6 
       (.I0(m_axi_gmem2_AWADDR[7]),
        .O(\could_multi_bursts.awaddr_buf[12]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(data1[13]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[13] ),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(data1[14]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[14] ),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(data1[15]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[15] ),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(data1[16]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[16] ),
        .O(awaddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_3 
       (.I0(m_axi_gmem2_AWADDR[14]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_4 
       (.I0(m_axi_gmem2_AWADDR[13]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_5 
       (.I0(m_axi_gmem2_AWADDR[12]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[16]_i_6 
       (.I0(m_axi_gmem2_AWADDR[11]),
        .O(\could_multi_bursts.awaddr_buf[16]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(data1[17]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[17] ),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(data1[18]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[18] ),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(data1[19]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[19] ),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(data1[20]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[20] ),
        .O(awaddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_3 
       (.I0(m_axi_gmem2_AWADDR[18]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_4 
       (.I0(m_axi_gmem2_AWADDR[17]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_5 
       (.I0(m_axi_gmem2_AWADDR[16]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[20]_i_6 
       (.I0(m_axi_gmem2_AWADDR[15]),
        .O(\could_multi_bursts.awaddr_buf[20]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(data1[21]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[21] ),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(data1[22]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[22] ),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(data1[23]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[23] ),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(data1[24]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[24] ),
        .O(awaddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_3 
       (.I0(m_axi_gmem2_AWADDR[22]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_4 
       (.I0(m_axi_gmem2_AWADDR[21]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_5 
       (.I0(m_axi_gmem2_AWADDR[20]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[24]_i_6 
       (.I0(m_axi_gmem2_AWADDR[19]),
        .O(\could_multi_bursts.awaddr_buf[24]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(data1[25]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[25] ),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(data1[26]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[26] ),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(data1[27]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[27] ),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(data1[28]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[28] ),
        .O(awaddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_3 
       (.I0(m_axi_gmem2_AWADDR[26]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_4 
       (.I0(m_axi_gmem2_AWADDR[25]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_5 
       (.I0(m_axi_gmem2_AWADDR[24]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[28]_i_6 
       (.I0(m_axi_gmem2_AWADDR[23]),
        .O(\could_multi_bursts.awaddr_buf[28]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(data1[29]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[29] ),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[2] ),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(data1[30]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[30] ),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(data1[31]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[31] ),
        .O(awaddr_tmp[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [4]),
        .I3(\could_multi_bursts.loop_cnt_reg [5]),
        .I4(\could_multi_bursts.loop_cnt_reg [0]),
        .I5(\could_multi_bursts.loop_cnt_reg [1]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_7 
       (.I0(m_axi_gmem2_AWADDR[29]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_8 
       (.I0(m_axi_gmem2_AWADDR[28]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_8_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[31]_i_9 
       (.I0(m_axi_gmem2_AWADDR[27]),
        .O(\could_multi_bursts.awaddr_buf[31]_i_9_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[3] ),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[4] ),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem2_AWADDR[2]),
        .I1(\m_axi_gmem2_AWLEN[3] [0]),
        .I2(\m_axi_gmem2_AWLEN[3] [1]),
        .I3(\m_axi_gmem2_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem2_AWADDR[1]),
        .I1(\m_axi_gmem2_AWLEN[3] [1]),
        .I2(\m_axi_gmem2_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem2_AWADDR[0]),
        .I1(\m_axi_gmem2_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[5] ),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[6] ),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[7] ),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[8] ),
        .O(awaddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem2_AWADDR[6]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem2_AWADDR[5]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_5 
       (.I0(m_axi_gmem2_AWADDR[4]),
        .I1(\m_axi_gmem2_AWLEN[3] [1]),
        .I2(\m_axi_gmem2_AWLEN[3] [0]),
        .I3(\m_axi_gmem2_AWLEN[3] [2]),
        .I4(\m_axi_gmem2_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_6 
       (.I0(m_axi_gmem2_AWADDR[3]),
        .I1(\m_axi_gmem2_AWLEN[3] [1]),
        .I2(\m_axi_gmem2_AWLEN[3] [0]),
        .I3(\m_axi_gmem2_AWLEN[3] [2]),
        .I4(\m_axi_gmem2_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\could_multi_bursts.awaddr_buf[31]_i_6_n_3 ),
        .I2(\sect_addr_buf_reg_n_3_[9] ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem2_AWADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem2_AWADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem2_AWADDR[10]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem2_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S({\could_multi_bursts.awaddr_buf[12]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[12]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[12]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[12]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem2_AWADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem2_AWADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem2_AWADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem2_AWADDR[14]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S({\could_multi_bursts.awaddr_buf[16]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[16]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[16]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[16]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem2_AWADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem2_AWADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem2_AWADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem2_AWADDR[18]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S({\could_multi_bursts.awaddr_buf[20]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[20]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[20]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[20]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem2_AWADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem2_AWADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem2_AWADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem2_AWADDR[22]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S({\could_multi_bursts.awaddr_buf[24]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[24]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[24]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[24]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem2_AWADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem2_AWADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem2_AWADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem2_AWADDR[26]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S({\could_multi_bursts.awaddr_buf[28]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[28]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[28]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[28]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem2_AWADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem2_AWADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem2_AWADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem2_AWADDR[29]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_5 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_5 ,\could_multi_bursts.awaddr_buf_reg[31]_i_5_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_5_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,\could_multi_bursts.awaddr_buf[31]_i_7_n_3 ,\could_multi_bursts.awaddr_buf[31]_i_8_n_3 ,\could_multi_bursts.awaddr_buf[31]_i_9_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem2_AWADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem2_AWADDR[2]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem2_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem2_AWADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem2_AWADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem2_AWADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem2_AWADDR[6]),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem2_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.awaddr_buf[8]_i_3_n_3 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_3 ,\could_multi_bursts.awaddr_buf[8]_i_5_n_3 ,\could_multi_bursts.awaddr_buf[8]_i_6_n_3 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem2_AWADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[0]),
        .Q(\m_axi_gmem2_AWLEN[3] [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[1]),
        .Q(\m_axi_gmem2_AWLEN[3] [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[2]),
        .Q(\m_axi_gmem2_AWLEN[3] [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(awlen_tmp[3]),
        .Q(\m_axi_gmem2_AWLEN[3] [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_39 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [4]),
        .I1(\could_multi_bursts.loop_cnt_reg [2]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [0]),
        .I4(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [5]),
        .I1(\could_multi_bursts.loop_cnt_reg [3]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [1]),
        .I4(\could_multi_bursts.loop_cnt_reg [2]),
        .I5(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_equal_gen.fifo_burst_n_5 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_36 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[2]_i_1 
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[2] ),
        .O(end_addr[2]));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] ,\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] }),
        .O({end_addr[5:3],NLW_end_addr_carry_O_UNCONNECTED[0]}),
        .S({end_addr_carry_i_1__0_n_3,end_addr_carry_i_2__0_n_3,end_addr_carry_i_3__0_n_3,end_addr_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_3),
        .CO({end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] ,\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] }),
        .O(end_addr[9:6]),
        .S({end_addr_carry__0_i_1__0_n_3,end_addr_carry__0_i_2__0_n_3,end_addr_carry__0_i_3__0_n_3,end_addr_carry__0_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__0_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__0_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__0_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__0_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_3),
        .CO({end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({data[1:0],\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] }),
        .O(end_addr[13:10]),
        .S({end_addr_carry__1_i_1__0_n_3,end_addr_carry__1_i_2__0_n_3,end_addr_carry__1_i_3__0_n_3,end_addr_carry__1_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(data[1]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__1_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(data[0]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__1_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__1_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__1_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_3),
        .CO({end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(data[5:2]),
        .O(end_addr[17:14]),
        .S({end_addr_carry__2_i_1__0_n_3,end_addr_carry__2_i_2__0_n_3,end_addr_carry__2_i_3__0_n_3,end_addr_carry__2_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(data[5]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(data[4]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(data[3]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(data[2]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_3),
        .CO({end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(data[9:6]),
        .O(end_addr[21:18]),
        .S({end_addr_carry__3_i_1__0_n_3,end_addr_carry__3_i_2__0_n_3,end_addr_carry__3_i_3__0_n_3,end_addr_carry__3_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(data[9]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(data[8]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(data[7]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(data[6]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_3),
        .CO({end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(data[13:10]),
        .O(end_addr[25:22]),
        .S({end_addr_carry__4_i_1__0_n_3,end_addr_carry__4_i_2__0_n_3,end_addr_carry__4_i_3__0_n_3,end_addr_carry__4_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(data[13]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(data[12]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(data[11]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(data[10]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_3),
        .CO({end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(data[17:14]),
        .O(end_addr[29:26]),
        .S({end_addr_carry__5_i_1__0_n_3,end_addr_carry__5_i_2__0_n_3,end_addr_carry__5_i_3__0_n_3,end_addr_carry__5_i_4__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(data[17]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(data[16]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(data[15]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(data[14]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_4__0_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_3),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3:1],end_addr_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data[18]}),
        .O({NLW_end_addr_carry__6_O_UNCONNECTED[3:2],end_addr[31:30]}),
        .S({1'b0,1'b0,end_addr_carry__6_i_1__0_n_3,end_addr_carry__6_i_2__0_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(data[19]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(data[18]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry_i_1__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry_i_2__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry_i_3__0_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[2] ),
        .O(end_addr_carry_i_4__0_n_3));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_fifo__parameterized1 fifo_resp
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_3 ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(m_axi_gmem2_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .next_loop(next_loop),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_10 ));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D(D),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .ap_NS_fsm354_out(ap_NS_fsm354_out),
        .ap_block_pp0_stage0_flag00011001(ap_block_pp0_stage0_flag00011001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter8_reg),
        .ap_enable_reg_pp0_iter9_reg(ap_enable_reg_pp0_iter9_reg),
        .ap_enable_reg_pp0_iter9_reg_0(ap_enable_reg_pp0_iter9_reg_0),
        .ap_reg_ioackin_gmem2_AWREADY(ap_reg_ioackin_gmem2_AWREADY),
        .ap_reg_ioackin_gmem2_AWREADY_reg(ap_reg_ioackin_gmem2_AWREADY_reg),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_reg_ioackin_gmem_ARREADY_reg(ap_reg_ioackin_gmem_ARREADY_reg),
        .\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] (\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] (\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ),
        .ap_reg_pp0_iter5_tmp_46_reg_1134(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .ap_reg_pp0_iter5_tmp_49_reg_1138(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .ap_reg_pp0_iter6_tmp_46_reg_1134(ap_reg_pp0_iter6_tmp_46_reg_1134),
        .ap_reg_pp0_iter6_tmp_49_reg_1138(ap_reg_pp0_iter6_tmp_49_reg_1138),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p2_reg[32] (fifo_resp_to_user_n_48),
        .edge_val_1_i_reg_1306(edge_val_1_i_reg_1306[7:6]),
        .\edge_val_1_i_reg_1306_reg[0] (\edge_val_1_i_reg_1306_reg[0] ),
        .\edge_val_1_i_reg_1306_reg[5] (\edge_val_1_i_reg_1306_reg[5] ),
        .\edge_val_1_i_reg_1306_reg[6] (\edge_val_1_i_reg_1306_reg[6] ),
        .\edge_val_1_i_reg_1306_reg[7] (\edge_val_1_i_reg_1306_reg[7] ),
        .empty_n_reg_0(empty_n_reg),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem_ARREADY(gmem_ARREADY),
        .\gmem_addr_1_reg_1113_reg[31] (\gmem_addr_1_reg_1113_reg[31] ),
        .\gmem_addr_reg_1028_reg[31] (\gmem_addr_reg_1028_reg[31] ),
        .lineBuffer_0_ce0(lineBuffer_0_ce0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .p_shl5_cast_fu_429_p1(p_shl5_cast_fu_429_p1),
        .push(push),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .ram_reg_2(ram_reg_2),
        .ram_reg_3(ram_reg_3),
        .\tmp_15_reg_1299_reg[0] (\tmp_15_reg_1299_reg[0] ),
        .\tmp_15_reg_1299_reg[3] (\tmp_15_reg_1299_reg[3] ),
        .tmp_19_1_t_reg_1092(tmp_19_1_t_reg_1092),
        .tmp_1_fu_549_p2(tmp_1_fu_549_p2),
        .\tmp_21_reg_1241_reg[7] (\tmp_21_reg_1241_reg[7] ),
        .tmp_41_reg_1081(tmp_41_reg_1081),
        .tmp_46_reg_1134(tmp_46_reg_1134),
        .tmp_49_reg_1138(tmp_49_reg_1138),
        .\tmp_49_reg_1138_reg[0] (\tmp_49_reg_1138_reg[0] ),
        .tmp_8_fu_627_p2(tmp_8_fu_627_p2),
        .tmp_8_reg_1124(tmp_8_reg_1124));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_fifo__parameterized0 fifo_wreq
       (.E(next_loop),
        .Q({fifo_wreq_data,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35}),
        .S({fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42}),
        .SR(fifo_wreq_n_4),
        .\align_len_reg[31] (fifo_wreq_n_46),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\data_p1_reg[29] (rs2f_wreq_data),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_3),
        .invalid_len_event_reg(fifo_wreq_n_38),
        .last_sect_buf(last_sect_buf),
        .push(push_0),
        .\q_reg[0]_0 ({fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg_0__s_port_] (fifo_wreq_n_47),
        .\sect_len_buf_reg[7] (\bus_equal_gen.fifo_burst_n_10 ),
        .\start_addr_reg[31] (align_len0),
        .\state_reg[0] (rs2f_wreq_valid),
        .wreq_handling_reg(wreq_handling_reg_n_3));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_3),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_3,first_sect_carry_i_2__0_n_3,first_sect_carry_i_3__0_n_3,first_sect_carry_i_4__0_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_3,first_sect_carry__0_i_2__0_n_3,first_sect_carry__0_i_3__0_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(p_0_in_0[19]),
        .I1(sect_cnt_reg[19]),
        .I2(p_0_in_0[18]),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(p_0_in_0[17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(p_0_in_0[15]),
        .I4(sect_cnt_reg[16]),
        .I5(p_0_in_0[16]),
        .O(first_sect_carry__0_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(p_0_in_0[14]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(p_0_in_0[12]),
        .I4(sect_cnt_reg[13]),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(p_0_in_0[10]),
        .I1(sect_cnt_reg[10]),
        .I2(sect_cnt_reg[11]),
        .I3(p_0_in_0[11]),
        .I4(sect_cnt_reg[9]),
        .I5(p_0_in_0[9]),
        .O(first_sect_carry_i_1__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(p_0_in_0[7]),
        .I1(sect_cnt_reg[7]),
        .I2(sect_cnt_reg[8]),
        .I3(p_0_in_0[8]),
        .I4(sect_cnt_reg[6]),
        .I5(p_0_in_0[6]),
        .O(first_sect_carry_i_2__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(p_0_in_0[4]),
        .I1(sect_cnt_reg[4]),
        .I2(sect_cnt_reg[5]),
        .I3(p_0_in_0[5]),
        .I4(sect_cnt_reg[3]),
        .I5(p_0_in_0[3]),
        .O(first_sect_carry_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(sect_cnt_reg[0]),
        .I1(p_0_in_0[0]),
        .I2(sect_cnt_reg[1]),
        .I3(p_0_in_0[1]),
        .I4(p_0_in_0[2]),
        .I5(sect_cnt_reg[2]),
        .O(first_sect_carry_i_4__0_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_38),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_19}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_wdata_n_5,buff_wdata_n_6,buff_wdata_n_7,buff_wdata_n_8}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_wdata_n_16,buff_wdata_n_17,buff_wdata_n_18}));
  design_1_sobel_filter_0_0_sobel_filter_gmem2_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] [4]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_reg_ioackin_gmem2_AWREADY(ap_reg_ioackin_gmem2_AWREADY),
        .\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 (\ap_reg_pp0_iter6_gmem2_addr_reg_1119_reg[29]__0 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(fifo_resp_to_user_n_48),
        .gmem2_AWREADY(gmem2_AWREADY),
        .push(push_0),
        .\q_reg[29] (rs2f_wreq_data),
        .rs2f_wreq_ack(rs2f_wreq_ack));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(\bus_equal_gen.fifo_burst_n_8 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_18 ),
        .Q(sect_cnt_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_24 ),
        .Q(sect_cnt_reg[10]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_23 ),
        .Q(sect_cnt_reg[11]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_30 ),
        .Q(sect_cnt_reg[12]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_29 ),
        .Q(sect_cnt_reg[13]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_28 ),
        .Q(sect_cnt_reg[14]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_27 ),
        .Q(sect_cnt_reg[15]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_34 ),
        .Q(sect_cnt_reg[16]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_33 ),
        .Q(sect_cnt_reg[17]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_32 ),
        .Q(sect_cnt_reg[18]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_31 ),
        .Q(sect_cnt_reg[19]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_17 ),
        .Q(sect_cnt_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_16 ),
        .Q(sect_cnt_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_15 ),
        .Q(sect_cnt_reg[3]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_22 ),
        .Q(sect_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_21 ),
        .Q(sect_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_20 ),
        .Q(sect_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_19 ),
        .Q(sect_cnt_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_26 ),
        .Q(sect_cnt_reg[8]),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_47),
        .D(\bus_equal_gen.fifo_burst_n_25 ),
        .Q(sect_cnt_reg[9]),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_49 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_48 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_47 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_46 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_45 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_44 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_43 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_42 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_41 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(last_sect_buf),
        .D(\bus_equal_gen.fifo_burst_n_40 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(\start_addr_buf_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(\start_addr_buf_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[0]),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[1]),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[2]),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[3]),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[4]),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[5]),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[6]),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[7]),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[8]),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[9]),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[10]),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[11]),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[12]),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[13]),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[14]),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[15]),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[16]),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[17]),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[2] ),
        .Q(\start_addr_buf_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[18]),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(data[19]),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(\start_addr_buf_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(\start_addr_buf_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(\start_addr_buf_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(\start_addr_buf_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(\start_addr_buf_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(\start_addr_buf_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(\start_addr_buf_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_27),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_26),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_25),
        .Q(data[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_24),
        .Q(data[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_23),
        .Q(data[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_22),
        .Q(data[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_21),
        .Q(data[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_20),
        .Q(data[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_19),
        .Q(data[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_18),
        .Q(data[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_17),
        .Q(data[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_16),
        .Q(data[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_15),
        .Q(data[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_14),
        .Q(data[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_13),
        .Q(data[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_12),
        .Q(data[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_11),
        .Q(data[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_10),
        .Q(data[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_9),
        .Q(data[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_8),
        .Q(data[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_7),
        .Q(data[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_6),
        .Q(data[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_29),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_28),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_gmem2_AWLEN[3] [0]),
        .I1(\throttl_cnt_reg[7]_0 ),
        .I2(\throttl_cnt_reg[0]_0 ),
        .O(\throttl_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[7]_i_1 
       (.I0(m_axi_gmem2_WREADY),
        .I1(m_axi_gmem2_WVALID),
        .I2(\throttl_cnt_reg[6] ),
        .I3(\throttl_cnt_reg[7]_0 ),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_4 
       (.I0(m_axi_gmem2_AWVALID),
        .I1(m_axi_gmem2_AWREADY),
        .I2(\m_axi_gmem2_AWLEN[3] [1]),
        .I3(\m_axi_gmem2_AWLEN[3] [0]),
        .I4(\m_axi_gmem2_AWLEN[3] [3]),
        .I5(\m_axi_gmem2_AWLEN[3] [2]),
        .O(\throttl_cnt_reg[7]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_equal_gen.fifo_burst_n_35 ),
        .Q(wreq_handling_reg_n_3),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem_m_axi" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi
   (WEBWE,
    ap_NS_fsm,
    ap_NS_fsm354_out,
    ap_block_pp0_stage0_flag00011001,
    E,
    gmem_RREADY,
    I_RREADY1,
    p_50_in,
    gmem_ARREADY,
    empty_n_reg,
    ap_rst_n_inv,
    tmp_2_fu_485_p2,
    m_axi_gmem_RREADY,
    \tmp_46_reg_1134_reg[0] ,
    \lineBuffer_0_addr_2_reg_1147_reg[10] ,
    \j_reg_1128_reg[10] ,
    \tmp_15_reg_1299_reg[7] ,
    \tmp_22_reg_1271_reg[7] ,
    \i_1_reg_1037_reg[10] ,
    m_axi_gmem_ARADDR,
    \m_axi_gmem_ARLEN[3] ,
    ap_reg_ioackin_gmem2_WREADY_reg,
    \tmp_10_reg_1142_reg[0] ,
    \tmp_49_reg_1138_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    \reg_399_reg[7] ,
    m_axi_gmem_ARVALID,
    ap_reg_ioackin_gmem2_WREADY,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_tmp_49_reg_1138,
    ap_reg_pp0_iter3_tmp_46_reg_1134,
    \ap_CS_fsm_reg[12] ,
    Q,
    ap_enable_reg_pp0_iter8_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    tmp_8_fu_627_p2,
    tmp_8_reg_1124,
    ap_enable_reg_pp0_iter7,
    gmem2_WREADY,
    ap_reg_ioackin_gmem_ARREADY,
    p_shl5_cast_fu_429_p1,
    tmp_49_reg_1138,
    tmp_46_reg_1134,
    ap_rst_n,
    \i_reg_333_reg[10] ,
    ap_block_pp0_stage1_flag00011001,
    m_axi_gmem_RVALID,
    grp_fu_393_p2,
    ap_reg_pp0_iter5_tmp_46_reg_1134,
    ap_reg_pp0_iter5_tmp_49_reg_1138,
    \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ,
    \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ,
    tmp_49_fu_651_p2,
    tmp_1_fu_549_p2,
    \ap_CS_fsm_reg[8] ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    \tmp_46_reg_1134_reg[0]_0 ,
    m_axi_gmem_ARREADY,
    \gmem_addr_1_reg_1113_reg[31] ,
    \gmem_addr_reg_1028_reg[31] );
  output [0:0]WEBWE;
  output [5:0]ap_NS_fsm;
  output ap_NS_fsm354_out;
  output ap_block_pp0_stage0_flag00011001;
  output [0:0]E;
  output gmem_RREADY;
  output I_RREADY1;
  output p_50_in;
  output gmem_ARREADY;
  output empty_n_reg;
  output ap_rst_n_inv;
  output tmp_2_fu_485_p2;
  output m_axi_gmem_RREADY;
  output \tmp_46_reg_1134_reg[0] ;
  output [0:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  output [0:0]\j_reg_1128_reg[10] ;
  output [0:0]\tmp_15_reg_1299_reg[7] ;
  output [0:0]\tmp_22_reg_1271_reg[7] ;
  output [0:0]\i_1_reg_1037_reg[10] ;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\m_axi_gmem_ARLEN[3] ;
  output ap_reg_ioackin_gmem2_WREADY_reg;
  output [0:0]\tmp_10_reg_1142_reg[0] ;
  output \tmp_49_reg_1138_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg;
  output [7:0]\reg_399_reg[7] ;
  output m_axi_gmem_ARVALID;
  input ap_reg_ioackin_gmem2_WREADY;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_tmp_49_reg_1138;
  input ap_reg_pp0_iter3_tmp_46_reg_1134;
  input \ap_CS_fsm_reg[12] ;
  input [6:0]Q;
  input ap_enable_reg_pp0_iter8_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input tmp_8_fu_627_p2;
  input tmp_8_reg_1124;
  input ap_enable_reg_pp0_iter7;
  input gmem2_WREADY;
  input ap_reg_ioackin_gmem_ARREADY;
  input [1:0]p_shl5_cast_fu_429_p1;
  input tmp_49_reg_1138;
  input tmp_46_reg_1134;
  input ap_rst_n;
  input [10:0]\i_reg_333_reg[10] ;
  input ap_block_pp0_stage1_flag00011001;
  input m_axi_gmem_RVALID;
  input grp_fu_393_p2;
  input ap_reg_pp0_iter5_tmp_46_reg_1134;
  input ap_reg_pp0_iter5_tmp_49_reg_1138;
  input \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  input \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  input tmp_49_fu_651_p2;
  input tmp_1_fu_549_p2;
  input \ap_CS_fsm_reg[8] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input [33:0]\tmp_46_reg_1134_reg[0]_0 ;
  input m_axi_gmem_ARREADY;
  input [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  input [31:0]\gmem_addr_reg_1028_reg[31] ;

  wire [32:0]D;
  wire [0:0]E;
  wire I_RREADY1;
  wire [6:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[8] ;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm354_out;
  wire ap_block_pp0_stage0_flag00011001;
  wire ap_block_pp0_stage1_flag00011001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_reg_ioackin_gmem2_WREADY;
  wire ap_reg_ioackin_gmem2_WREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_reg_pp0_iter3_tmp_46_reg_1134;
  wire ap_reg_pp0_iter3_tmp_49_reg_1138;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  wire \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  wire ap_reg_pp0_iter5_tmp_46_reg_1134;
  wire ap_reg_pp0_iter5_tmp_49_reg_1138;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire gmem2_WREADY;
  wire gmem_ARREADY;
  wire gmem_RREADY;
  wire [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  wire [31:0]\gmem_addr_reg_1028_reg[31] ;
  wire grp_fu_393_p2;
  wire [0:0]\i_1_reg_1037_reg[10] ;
  wire [10:0]\i_reg_333_reg[10] ;
  wire [0:0]\j_reg_1128_reg[10] ;
  wire [0:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  wire [29:0]m_axi_gmem_ARADDR;
  wire [3:0]\m_axi_gmem_ARLEN[3] ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire p_50_in;
  wire [1:0]p_shl5_cast_fu_429_p1;
  wire [7:0]\reg_399_reg[7] ;
  wire [0:0]\tmp_10_reg_1142_reg[0] ;
  wire [0:0]\tmp_15_reg_1299_reg[7] ;
  wire tmp_1_fu_549_p2;
  wire [0:0]\tmp_22_reg_1271_reg[7] ;
  wire tmp_2_fu_485_p2;
  wire tmp_46_reg_1134;
  wire \tmp_46_reg_1134_reg[0] ;
  wire [33:0]\tmp_46_reg_1134_reg[0]_0 ;
  wire tmp_49_fu_651_p2;
  wire tmp_49_reg_1138;
  wire \tmp_49_reg_1138_reg[0] ;
  wire tmp_8_fu_627_p2;
  wire tmp_8_reg_1124;

  design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_read bus_read
       (.ARLEN(\m_axi_gmem_ARLEN[3] ),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[12] (ap_block_pp0_stage0_flag00011001),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_NS_fsm(ap_NS_fsm),
        .ap_NS_fsm354_out(ap_NS_fsm354_out),
        .ap_block_pp0_stage1_flag00011001(ap_block_pp0_stage1_flag00011001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter8_reg),
        .ap_reg_ioackin_gmem2_WREADY(ap_reg_ioackin_gmem2_WREADY),
        .ap_reg_ioackin_gmem2_WREADY_reg(ap_reg_ioackin_gmem2_WREADY_reg),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_reg_pp0_iter3_tmp_46_reg_1134(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .ap_reg_pp0_iter3_tmp_49_reg_1138(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 (p_50_in),
        .\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] (\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] (\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ),
        .ap_reg_pp0_iter5_tmp_46_reg_1134(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .ap_reg_pp0_iter5_tmp_49_reg_1138(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .ap_rst_n(ap_rst_n),
        .empty_n_reg(empty_n_reg),
        .gmem2_WREADY(gmem2_WREADY),
        .\gmem_addr_1_reg_1113_reg[31] (\gmem_addr_1_reg_1113_reg[31] ),
        .\gmem_addr_reg_1028_reg[31] (\gmem_addr_reg_1028_reg[31] ),
        .grp_fu_393_p2(grp_fu_393_p2),
        .\i_1_reg_1037_reg[10] (\i_1_reg_1037_reg[10] ),
        .\i_reg_333_reg[10] (\i_reg_333_reg[10] ),
        .\j_reg_1128_reg[10] (\j_reg_1128_reg[10] ),
        .\lineBuffer_0_addr_2_reg_1147_reg[10] (\lineBuffer_0_addr_2_reg_1147_reg[10] ),
        .\lineBuffer_0_addr_reg_1042_reg[0] (I_RREADY1),
        .\lineBuffer_0_addr_reg_1042_reg[0]_0 (tmp_2_fu_485_p2),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_ARVALID(m_axi_gmem_ARVALID),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .p_shl5_cast_fu_429_p1(p_shl5_cast_fu_429_p1),
        .\reg_399_reg[0] (gmem_RREADY),
        .\reg_399_reg[7] (\reg_399_reg[7] ),
        .s_ready_t_reg(gmem_ARREADY),
        .\tmp_10_reg_1142_reg[0] (\tmp_10_reg_1142_reg[0] ),
        .\tmp_15_reg_1299_reg[7] (\tmp_15_reg_1299_reg[7] ),
        .tmp_1_fu_549_p2(tmp_1_fu_549_p2),
        .\tmp_22_reg_1271_reg[7] (\tmp_22_reg_1271_reg[7] ),
        .tmp_46_reg_1134(tmp_46_reg_1134),
        .\tmp_46_reg_1134_reg[0] (\tmp_46_reg_1134_reg[0] ),
        .\tmp_46_reg_1134_reg[0]_0 (\tmp_46_reg_1134_reg[0]_0 ),
        .tmp_49_fu_651_p2(tmp_49_fu_651_p2),
        .tmp_49_reg_1138(tmp_49_reg_1138),
        .\tmp_49_reg_1138_reg[0] (\tmp_49_reg_1138_reg[0] ),
        .tmp_8_fu_627_p2(tmp_8_fu_627_p2),
        .tmp_8_reg_1124(tmp_8_reg_1124));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem_m_axi_buffer" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_buffer__parameterized0
   (m_axi_gmem_RREADY,
    beat_valid,
    \q_tmp_reg[0]_0 ,
    S,
    Q,
    \usedw_reg[7]_0 ,
    E,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.len_cnt_reg[0] ,
    DI,
    full_n_reg_0,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    last_split,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    \q_reg[11] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[31]_0 ,
    \bus_wide_gen.len_cnt_reg[7] ,
    burst_valid,
    \q_reg[11]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    dout_valid_reg_0,
    \usedw_reg[5]_0 );
  output m_axi_gmem_RREADY;
  output beat_valid;
  output \q_tmp_reg[0]_0 ;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output [0:0]E;
  output [23:0]\bus_wide_gen.data_buf_reg[23] ;
  output \bus_wide_gen.data_buf_reg[8] ;
  output \bus_wide_gen.data_buf_reg[31] ;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output [0:0]DI;
  output [8:0]full_n_reg_0;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input last_split;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \q_reg[11] ;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input [23:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  input burst_valid;
  input [1:0]\q_reg[11]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1] ;
  input dout_valid_reg_0;
  input [6:0]\usedw_reg[5]_0 ;

  wire [32:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf[0]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[16]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[17]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[18]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[19]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[1]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[20]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[21]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[22]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[23]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[2]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_3 ;
  wire \bus_wide_gen.data_buf[3]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[4]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[5]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[6]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[7]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_3 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_3 ;
  wire [23:0]\bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire [23:0]\bus_wide_gen.data_buf_reg[31]_0 ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \dout_buf[0]_i_1_n_3 ;
  wire \dout_buf[10]_i_1_n_3 ;
  wire \dout_buf[11]_i_1_n_3 ;
  wire \dout_buf[12]_i_1_n_3 ;
  wire \dout_buf[13]_i_1_n_3 ;
  wire \dout_buf[14]_i_1_n_3 ;
  wire \dout_buf[15]_i_1_n_3 ;
  wire \dout_buf[16]_i_1_n_3 ;
  wire \dout_buf[17]_i_1_n_3 ;
  wire \dout_buf[18]_i_1_n_3 ;
  wire \dout_buf[19]_i_1_n_3 ;
  wire \dout_buf[1]_i_1_n_3 ;
  wire \dout_buf[20]_i_1_n_3 ;
  wire \dout_buf[21]_i_1_n_3 ;
  wire \dout_buf[22]_i_1_n_3 ;
  wire \dout_buf[23]_i_1_n_3 ;
  wire \dout_buf[24]_i_1_n_3 ;
  wire \dout_buf[25]_i_1_n_3 ;
  wire \dout_buf[26]_i_1_n_3 ;
  wire \dout_buf[27]_i_1_n_3 ;
  wire \dout_buf[28]_i_1_n_3 ;
  wire \dout_buf[29]_i_1_n_3 ;
  wire \dout_buf[2]_i_1_n_3 ;
  wire \dout_buf[30]_i_1_n_3 ;
  wire \dout_buf[31]_i_1_n_3 ;
  wire \dout_buf[34]_i_1_n_3 ;
  wire \dout_buf[3]_i_1_n_3 ;
  wire \dout_buf[4]_i_1_n_3 ;
  wire \dout_buf[5]_i_1_n_3 ;
  wire \dout_buf[6]_i_1_n_3 ;
  wire \dout_buf[7]_i_1_n_3 ;
  wire \dout_buf[8]_i_1_n_3 ;
  wire \dout_buf[9]_i_1_n_3 ;
  wire \dout_buf_reg_n_3_[0] ;
  wire \dout_buf_reg_n_3_[10] ;
  wire \dout_buf_reg_n_3_[11] ;
  wire \dout_buf_reg_n_3_[12] ;
  wire \dout_buf_reg_n_3_[13] ;
  wire \dout_buf_reg_n_3_[14] ;
  wire \dout_buf_reg_n_3_[15] ;
  wire \dout_buf_reg_n_3_[16] ;
  wire \dout_buf_reg_n_3_[17] ;
  wire \dout_buf_reg_n_3_[18] ;
  wire \dout_buf_reg_n_3_[19] ;
  wire \dout_buf_reg_n_3_[1] ;
  wire \dout_buf_reg_n_3_[20] ;
  wire \dout_buf_reg_n_3_[21] ;
  wire \dout_buf_reg_n_3_[22] ;
  wire \dout_buf_reg_n_3_[23] ;
  wire \dout_buf_reg_n_3_[2] ;
  wire \dout_buf_reg_n_3_[3] ;
  wire \dout_buf_reg_n_3_[4] ;
  wire \dout_buf_reg_n_3_[5] ;
  wire \dout_buf_reg_n_3_[6] ;
  wire \dout_buf_reg_n_3_[7] ;
  wire \dout_buf_reg_n_3_[8] ;
  wire \dout_buf_reg_n_3_[9] ;
  wire dout_valid_i_1_n_3;
  wire dout_valid_reg_0;
  wire empty_n_i_1_n_3;
  wire empty_n_i_2_n_3;
  wire empty_n_i_3_n_3;
  wire empty_n_reg_n_3;
  wire full_n_i_1_n_3;
  wire full_n_i_2__1_n_3;
  wire full_n_i_4__1_n_3;
  wire [8:0]full_n_reg_0;
  wire last_split;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10_n_3;
  wire mem_reg_i_11_n_3;
  wire mem_reg_i_9_n_3;
  wire mem_reg_n_35;
  wire mem_reg_n_36;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire \q_reg[11] ;
  wire [1:0]\q_reg[11]_0 ;
  wire [34:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_3 ;
  wire \raddr[2]_i_1_n_3 ;
  wire \raddr[5]_i_1_n_3 ;
  wire \raddr[6]_i_2_n_3 ;
  wire rdata_ack_t;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire \usedw[0]_i_1_n_3 ;
  wire \usedw[7]_i_1_n_3 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_3 ;
  wire \waddr[1]_i_1_n_3 ;
  wire \waddr[2]_i_1_n_3 ;
  wire \waddr[3]_i_1_n_3 ;
  wire \waddr[4]_i_1_n_3 ;
  wire \waddr[5]_i_1_n_3 ;
  wire \waddr[6]_i_1_n_3 ;
  wire \waddr[6]_i_2_n_3 ;
  wire \waddr[7]_i_2_n_3 ;
  wire \waddr[7]_i_3_n_3 ;
  wire \waddr[7]_i_4_n_3 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[0]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[0] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [0]),
        .O(\bus_wide_gen.data_buf_reg[23] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(full_n_reg_0[0]),
        .I1(\dout_buf_reg_n_3_[8] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_3_[16] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_3_[0] ),
        .O(\bus_wide_gen.data_buf[0]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[10]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[10] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [10]),
        .O(\bus_wide_gen.data_buf_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\dout_buf_reg_n_3_[18] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[2]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_3_[10] ),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[11]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[11] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [11]),
        .O(\bus_wide_gen.data_buf_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\dout_buf_reg_n_3_[19] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[3]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_3_[11] ),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[12]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[12] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [12]),
        .O(\bus_wide_gen.data_buf_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\dout_buf_reg_n_3_[20] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[4]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_3_[12] ),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[13]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[13] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [13]),
        .O(\bus_wide_gen.data_buf_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\dout_buf_reg_n_3_[21] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[5]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_3_[13] ),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[14]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[14] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [14]),
        .O(\bus_wide_gen.data_buf_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\dout_buf_reg_n_3_[22] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[6]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_3_[14] ),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[15] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [15]),
        .O(\bus_wide_gen.data_buf_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\dout_buf_reg_n_3_[23] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[7]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_3_[15] ),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf[16]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[16] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [16]),
        .O(\bus_wide_gen.data_buf_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[16]_i_2 
       (.I0(full_n_reg_0[0]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_3_[16] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[16]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf[17]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[17] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [17]),
        .O(\bus_wide_gen.data_buf_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[17]_i_2 
       (.I0(full_n_reg_0[1]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_3_[17] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[17]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf[18]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[18] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [18]),
        .O(\bus_wide_gen.data_buf_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[18]_i_2 
       (.I0(full_n_reg_0[2]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_3_[18] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[18]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf[19]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[19] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [19]),
        .O(\bus_wide_gen.data_buf_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[19]_i_2 
       (.I0(full_n_reg_0[3]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_3_[19] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[19]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[1]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[1] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [1]),
        .O(\bus_wide_gen.data_buf_reg[23] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(full_n_reg_0[1]),
        .I1(\dout_buf_reg_n_3_[9] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_3_[17] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_3_[1] ),
        .O(\bus_wide_gen.data_buf[1]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf[20]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[20] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [20]),
        .O(\bus_wide_gen.data_buf_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[20]_i_2 
       (.I0(full_n_reg_0[4]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_3_[20] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[20]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf[21]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[21] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [21]),
        .O(\bus_wide_gen.data_buf_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[21]_i_2 
       (.I0(full_n_reg_0[5]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_3_[21] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[21]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf[22]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[22] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [22]),
        .O(\bus_wide_gen.data_buf_reg[23] [22]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[22]_i_2 
       (.I0(full_n_reg_0[6]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_3_[22] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[22]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[23] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [23]),
        .O(\bus_wide_gen.data_buf_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(full_n_reg_0[7]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\dout_buf_reg_n_3_[23] ),
        .I3(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf[2]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[2] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [2]),
        .O(\bus_wide_gen.data_buf_reg[23] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(full_n_reg_0[2]),
        .I1(\dout_buf_reg_n_3_[10] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_3_[18] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_3_[2] ),
        .O(\bus_wide_gen.data_buf[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h8ACFCFCF)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(beat_valid),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.data_buf[31]_i_3_n_3 ),
        .I4(\q_reg[11] ),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1] ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'hD000)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .I2(beat_valid),
        .I3(\bus_wide_gen.data_buf[31]_i_3_n_3 ),
        .O(\bus_wide_gen.data_buf_reg[8] ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [1]),
        .I4(\bus_wide_gen.len_cnt_reg[0] ),
        .O(\bus_wide_gen.data_buf_reg[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf[3]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[3] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [3]),
        .O(\bus_wide_gen.data_buf_reg[23] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(full_n_reg_0[3]),
        .I1(\dout_buf_reg_n_3_[11] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_3_[19] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_3_[3] ),
        .O(\bus_wide_gen.data_buf[3]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf[4]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[4] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [4]),
        .O(\bus_wide_gen.data_buf_reg[23] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(full_n_reg_0[4]),
        .I1(\dout_buf_reg_n_3_[12] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_3_[20] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_3_[4] ),
        .O(\bus_wide_gen.data_buf[4]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf[5]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[5] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [5]),
        .O(\bus_wide_gen.data_buf_reg[23] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(full_n_reg_0[5]),
        .I1(\dout_buf_reg_n_3_[13] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_3_[21] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_3_[5] ),
        .O(\bus_wide_gen.data_buf[5]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf[6]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[6] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [6]),
        .O(\bus_wide_gen.data_buf_reg[23] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(full_n_reg_0[6]),
        .I1(\dout_buf_reg_n_3_[14] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_3_[22] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_3_[6] ),
        .O(\bus_wide_gen.data_buf[6]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[7] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [7]),
        .O(\bus_wide_gen.data_buf_reg[23] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(full_n_reg_0[7]),
        .I1(\dout_buf_reg_n_3_[15] ),
        .I2(\q_reg[11]_0 [0]),
        .I3(\dout_buf_reg_n_3_[23] ),
        .I4(\q_reg[11]_0 [1]),
        .I5(\dout_buf_reg_n_3_[7] ),
        .O(\bus_wide_gen.data_buf[7]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[8]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[8] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [8]),
        .O(\bus_wide_gen.data_buf_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\dout_buf_reg_n_3_[16] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[0]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_3_[8] ),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_3 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[9]_i_2_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\dout_buf_reg_n_3_[9] ),
        .I3(\bus_wide_gen.data_buf_reg[8] ),
        .I4(\bus_wide_gen.data_buf_reg[31]_0 [9]),
        .O(\bus_wide_gen.data_buf_reg[23] [9]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\dout_buf_reg_n_3_[17] ),
        .I1(\q_reg[11]_0 [0]),
        .I2(full_n_reg_0[1]),
        .I3(\q_reg[11]_0 [1]),
        .I4(\dout_buf_reg_n_3_[9] ),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_8 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(beat_valid),
        .I5(burst_valid),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_1 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[0] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[10] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[11] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[12] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[13] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[14] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[15] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[16] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[17] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[18] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[19] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[1] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[20] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[21] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[22] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[23] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_3 ),
        .Q(full_n_reg_0[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_3 ),
        .Q(full_n_reg_0[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_3 ),
        .Q(full_n_reg_0[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_3 ),
        .Q(full_n_reg_0[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_3 ),
        .Q(full_n_reg_0[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_3 ),
        .Q(full_n_reg_0[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[2] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_3 ),
        .Q(full_n_reg_0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_3 ),
        .Q(full_n_reg_0[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_1_n_3 ),
        .Q(full_n_reg_0[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[3] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[4] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[5] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[6] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[7] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[8] ),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_3 ),
        .Q(\dout_buf_reg_n_3_[9] ),
        .R(\q_tmp_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hF2)) 
    dout_valid_i_1
       (.I0(beat_valid),
        .I1(last_split),
        .I2(empty_n_reg_n_3),
        .O(dout_valid_i_1_n_3));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_3),
        .Q(beat_valid),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFD0F0D0D0)) 
    empty_n_i_1
       (.I0(Q[0]),
        .I1(empty_n_i_2_n_3),
        .I2(empty_n_reg_n_3),
        .I3(last_split),
        .I4(beat_valid),
        .I5(push),
        .O(empty_n_i_1_n_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(empty_n_i_3_n_3),
        .O(empty_n_i_2_n_3));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[4]),
        .O(empty_n_i_3_n_3));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_3),
        .Q(empty_n_reg_n_3),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hBFBBFFFF3F333F33)) 
    full_n_i_1
       (.I0(full_n_i_2__1_n_3),
        .I1(ap_rst_n),
        .I2(dout_valid_reg_0),
        .I3(empty_n_reg_n_3),
        .I4(m_axi_gmem_RVALID),
        .I5(m_axi_gmem_RREADY),
        .O(full_n_i_1_n_3));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__1
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(full_n_i_4__1_n_3),
        .O(full_n_i_2__1_n_3));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_4__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_4__1_n_3));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(m_axi_gmem_RREADY),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_35,mem_reg_n_36}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(m_axi_gmem_RREADY),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  LUT6 #(
    .INIT(64'h6AAAAAAA6AAA6AAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_3),
        .I3(empty_n_reg_n_3),
        .I4(last_split),
        .I5(beat_valid),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(mem_reg_i_10_n_3));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_11
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(mem_reg_i_11_n_3));
  LUT5 #(
    .INIT(32'h7F778088)) 
    mem_reg_i_2
       (.I0(mem_reg_i_9_n_3),
        .I1(empty_n_reg_n_3),
        .I2(last_split),
        .I3(beat_valid),
        .I4(raddr[6]),
        .O(rnext[6]));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    mem_reg_i_3
       (.I0(\raddr[5]_i_1_n_3 ),
        .I1(empty_n_reg_n_3),
        .I2(last_split),
        .I3(beat_valid),
        .I4(raddr[5]),
        .O(rnext[5]));
  LUT5 #(
    .INIT(32'h6A66AAAA)) 
    mem_reg_i_4
       (.I0(raddr[4]),
        .I1(empty_n_reg_n_3),
        .I2(last_split),
        .I3(beat_valid),
        .I4(mem_reg_i_10_n_3),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h9AAA9A9A)) 
    mem_reg_i_5
       (.I0(raddr[3]),
        .I1(mem_reg_i_11_n_3),
        .I2(empty_n_reg_n_3),
        .I3(last_split),
        .I4(beat_valid),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'h7FFF7F7F80008080)) 
    mem_reg_i_6
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(empty_n_reg_n_3),
        .I3(last_split),
        .I4(beat_valid),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT5 #(
    .INIT(32'h7F778088)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(empty_n_reg_n_3),
        .I2(last_split),
        .I3(beat_valid),
        .I4(raddr[1]),
        .O(rnext[1]));
  LUT4 #(
    .INIT(16'h59AA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(beat_valid),
        .I2(last_split),
        .I3(empty_n_reg_n_3),
        .O(rnext[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_9
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_9_n_3));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6A66555555555555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(empty_n_reg_n_3),
        .I2(last_split),
        .I3(beat_valid),
        .I4(m_axi_gmem_RREADY),
        .I5(m_axi_gmem_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .O(\raddr[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \raddr[5]_i_1 
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(\raddr[5]_i_1_n_3 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \raddr[6]_i_1 
       (.I0(empty_n_reg_n_3),
        .I1(last_split),
        .I2(beat_valid),
        .O(pop));
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[6]_i_2 
       (.I0(raddr[6]),
        .I1(mem_reg_i_9_n_3),
        .O(\raddr[6]_i_2_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_3 ),
        .Q(raddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[2]_i_1_n_3 ),
        .Q(raddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[5]_i_1_n_3 ),
        .Q(raddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[6]_i_2_n_3 ),
        .Q(raddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000008A750000)) 
    show_ahead_i_1
       (.I0(empty_n_reg_n_3),
        .I1(last_split),
        .I2(beat_valid),
        .I3(Q[0]),
        .I4(push),
        .I5(empty_n_i_2_n_3),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_3 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \usedw[7]_i_1 
       (.I0(beat_valid),
        .I1(last_split),
        .I2(empty_n_reg_n_3),
        .I3(m_axi_gmem_RVALID),
        .I4(m_axi_gmem_RREADY),
        .O(\usedw[7]_i_1_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw[0]_i_1_n_3 ),
        .Q(Q[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(Q[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(Q[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(Q[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(Q[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(Q[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_3 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_3 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(m_axi_gmem_RREADY),
        .I1(m_axi_gmem_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_3 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_3 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_3 ),
        .Q(waddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_3 ),
        .Q(waddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_3 ),
        .Q(waddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_3 ),
        .Q(waddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_3 ),
        .Q(waddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_3 ),
        .Q(waddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_3 ),
        .Q(waddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_3 ),
        .Q(waddr[7]),
        .R(\q_tmp_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem_m_axi_fifo" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_fifo
   (burst_valid,
    Q,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.len_cnt_reg[7] ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_end_buf_reg[1] ,
    \sect_addr_buf_reg[1] ,
    \could_multi_bursts.araddr_buf_reg[31] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3]_0 ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    in,
    next_loop,
    \could_multi_bursts.sect_handling_reg ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    last_split,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0] ,
    full_n_reg_0,
    D,
    \bus_wide_gen.data_buf_reg[31] ,
    fifo_burst_ready,
    invalid_len_event_reg,
    \pout_reg[2]_0 ,
    \sect_addr_buf_reg[31] ,
    rreq_handling_reg,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    fifo_rreq_valid_buf_reg,
    SR,
    ap_clk,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.len_cnt_reg[2] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.rdata_valid_t_reg_1 ,
    ap_rst_n,
    CO,
    \sect_addr_buf_reg[1]_0 ,
    \end_addr_buf_reg[31] ,
    \end_addr_buf_reg[11] ,
    \beat_len_buf_reg[9] ,
    \start_addr_buf_reg[11] ,
    \sect_len_buf_reg[9]_0 ,
    \sect_end_buf_reg[1]_1 ,
    \sect_end_buf_reg[0]_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    rreq_handling_reg_0,
    E,
    beat_valid,
    \bus_wide_gen.rdata_valid_t_reg_2 ,
    \dout_buf_reg[31] ,
    \bus_wide_gen.len_cnt_reg[6] ,
    \bus_wide_gen.len_cnt_reg[3] ,
    fifo_rctl_ready,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    fifo_rreq_valid_buf_reg_0,
    fifo_rreq_valid,
    invalid_len_event,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    O,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg_3 );
  output burst_valid;
  output [1:0]Q;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output \sect_end_buf_reg[1] ;
  output [0:0]\sect_addr_buf_reg[1] ;
  output \could_multi_bursts.araddr_buf_reg[31] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3]_0 ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output [3:0]in;
  output next_loop;
  output \could_multi_bursts.sect_handling_reg ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output last_split;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output \sect_end_buf_reg[1]_0 ;
  output \sect_end_buf_reg[0] ;
  output full_n_reg_0;
  output [7:0]D;
  output \bus_wide_gen.data_buf_reg[31] ;
  output fifo_burst_ready;
  output invalid_len_event_reg;
  output \pout_reg[2]_0 ;
  output [0:0]\sect_addr_buf_reg[31] ;
  output rreq_handling_reg;
  output \bus_wide_gen.rdata_valid_t_reg_0 ;
  output fifo_rreq_valid_buf_reg;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.len_cnt_reg[2] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.rdata_valid_t_reg_1 ;
  input ap_rst_n;
  input [0:0]CO;
  input [1:0]\sect_addr_buf_reg[1]_0 ;
  input [0:0]\end_addr_buf_reg[31] ;
  input [11:0]\end_addr_buf_reg[11] ;
  input [9:0]\beat_len_buf_reg[9] ;
  input [9:0]\start_addr_buf_reg[11] ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input \sect_end_buf_reg[1]_1 ;
  input \sect_end_buf_reg[0]_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input rreq_handling_reg_0;
  input [0:0]E;
  input beat_valid;
  input \bus_wide_gen.rdata_valid_t_reg_2 ;
  input [7:0]\dout_buf_reg[31] ;
  input \bus_wide_gen.len_cnt_reg[6] ;
  input [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  input fifo_rctl_ready;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg ;
  input fifo_rreq_valid_buf_reg_0;
  input fifo_rreq_valid;
  input invalid_len_event;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [0:0]O;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg_3 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]\beat_len_buf_reg[9] ;
  wire beat_valid;
  wire burst_valid;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_3 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_3 ;
  wire \bus_wide_gen.len_cnt[7]_i_9_n_3 ;
  wire \bus_wide_gen.len_cnt_reg[2] ;
  wire [3:0]\bus_wide_gen.len_cnt_reg[3] ;
  wire \bus_wide_gen.len_cnt_reg[6] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.rdata_valid_t_i_2_n_3 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_1 ;
  wire \bus_wide_gen.rdata_valid_t_reg_2 ;
  wire \bus_wide_gen.rdata_valid_t_reg_3 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_3_n_3 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.araddr_buf_reg[31] ;
  wire \could_multi_bursts.arlen_buf[3]_i_2_n_3 ;
  wire \could_multi_bursts.arlen_buf[3]_i_3_n_3 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1_n_3;
  wire data_vld_reg_n_3;
  wire [7:0]\dout_buf_reg[31] ;
  wire [11:0]\end_addr_buf_reg[11] ;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n_i_1_n_3;
  wire full_n_i_2_n_3;
  wire full_n_i_3__0_n_3;
  wire full_n_i_4_n_3;
  wire full_n_i_5__0_n_3;
  wire full_n_i_5_n_3;
  wire full_n_i_6_n_3;
  wire full_n_i_7_n_3;
  wire full_n_reg_0;
  wire [3:0]in;
  wire invalid_len_event;
  wire invalid_len_event_reg;
  wire last_split;
  wire m_axi_gmem_ARREADY;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire next_loop;
  wire pop0;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout[2]_i_2_n_3 ;
  wire \pout_reg[2]_0 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire \q_reg_n_3_[0] ;
  wire \q_reg_n_3_[1] ;
  wire \q_reg_n_3_[2] ;
  wire \q_reg_n_3_[3] ;
  wire rdata_ack_t;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire [1:0]\sect_addr_buf_reg[1]_0 ;
  wire [0:0]\sect_addr_buf_reg[31] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[0]_0 ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_end_buf_reg[1]_1 ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire [9:0]\start_addr_buf_reg[11] ;
  wire [1:0]tail_split;
  wire [11:8]tmp_burst_info;

  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[24]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_buf_reg[31] [0]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[25]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_buf_reg[31] [1]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[26]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_buf_reg[31] [2]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[27]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_buf_reg[31] [3]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[28]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_buf_reg[31] [4]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[29]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_buf_reg[31] [5]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[30]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_buf_reg[31] [6]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAB00AA00)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\dout_buf_reg[31] [7]),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hDFEFFDCC)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(Q[1]),
        .I1(\bus_wide_gen.len_cnt_reg[2] ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.data_buf_reg[31] ));
  LUT6 #(
    .INIT(64'h0000411100000501)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(Q[0]),
        .I4(\bus_wide_gen.len_cnt_reg[2] ),
        .I5(Q[1]),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4_n_3 ),
        .I1(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'h0000200230121010)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I1(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_3 ),
        .I3(tail_split[0]),
        .I4(tail_split[1]),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ),
        .O(last_split));
  LUT6 #(
    .INIT(64'h0000000000828200)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_3_n_3 ),
        .I2(tail_split[0]),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ),
        .I4(tail_split[1]),
        .I5(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[6] ),
        .I1(\bus_wide_gen.len_cnt[7]_i_9_n_3 ),
        .I2(\q_reg_n_3_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[3] [0]),
        .I4(\q_reg_n_3_[1] ),
        .I5(\bus_wide_gen.len_cnt_reg[3] [1]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_3 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.len_cnt[7]_i_9 
       (.I0(\q_reg_n_3_[2] ),
        .I1(\bus_wide_gen.len_cnt_reg[3] [2]),
        .I2(\q_reg_n_3_[3] ),
        .I3(\bus_wide_gen.len_cnt_reg[3] [3]),
        .O(\bus_wide_gen.len_cnt[7]_i_9_n_3 ));
  LUT5 #(
    .INIT(32'hFF00EFEE)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(\bus_wide_gen.rdata_valid_t_reg_2 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_3 ),
        .I4(\bus_wide_gen.rdata_valid_t_i_2_n_3 ),
        .O(\bus_wide_gen.rdata_valid_t_reg_0 ));
  LUT6 #(
    .INIT(64'h00000000F7A8FBAA)) 
    \bus_wide_gen.rdata_valid_t_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\bus_wide_gen.len_cnt_reg[2] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(Q[0]),
        .I5(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .O(\bus_wide_gen.rdata_valid_t_i_2_n_3 ));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(E),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_3_n_3 ),
        .I3(ap_rst_n),
        .I4(last_split),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000E22E0000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(E),
        .I2(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ),
        .I3(\bus_wide_gen.split_cnt_buf[1]_i_3_n_3 ),
        .I4(ap_rst_n),
        .I5(last_split),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h00FB)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\bus_wide_gen.len_cnt_reg[2] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.len_cnt_reg[2] ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_3_n_3 ));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg ),
        .I1(m_axi_gmem_ARREADY),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(fifo_rctl_ready),
        .O(next_loop));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \could_multi_bursts.araddr_buf[31]_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I5(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .O(\could_multi_bursts.araddr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ),
        .I2(\sect_len_buf_reg[9]_0 [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ),
        .I2(\sect_len_buf_reg[9]_0 [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ),
        .I2(\sect_len_buf_reg[9]_0 [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ),
        .I2(\sect_len_buf_reg[9]_0 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9]_0 [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I3(\sect_len_buf_reg[9]_0 [8]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I5(\sect_len_buf_reg[9]_0 [9]),
        .O(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9]_0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\sect_end_buf_reg[1] ),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(rreq_handling_reg_0),
        .I4(next_loop),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF00FE00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_3_[0] ),
        .I1(\pout_reg_n_3_[1] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(data_vld_reg_n_3),
        .I4(\pout[2]_i_2_n_3 ),
        .I5(next_loop),
        .O(data_vld_i_1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    empty_n_i_1
       (.I0(\pout[2]_i_2_n_3 ),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    empty_n_i_2__3
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ),
        .I2(next_loop),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(rreq_handling_reg_0),
        .O(\sect_end_buf_reg[1] ));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(burst_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hFF2FD000)) 
    fifo_rreq_valid_buf_i_1
       (.I0(\end_addr_buf_reg[31] ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid),
        .O(fifo_rreq_valid_buf_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF00FFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_3_[2] ),
        .I1(full_n_i_2_n_3),
        .I2(full_n_i_3__0_n_3),
        .I3(fifo_burst_ready),
        .I4(ap_rst_n),
        .I5(full_n_i_4_n_3),
        .O(full_n_i_1_n_3));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_2
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[0] ),
        .O(full_n_i_2_n_3));
  LUT6 #(
    .INIT(64'hAAA2AA00AAA2AAAA)) 
    full_n_i_3
       (.I0(beat_valid),
        .I1(full_n_i_5_n_3),
        .I2(full_n_i_6_n_3),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I5(full_n_i_7_n_3),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'h00000000FFDF0000)) 
    full_n_i_3__0
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I1(full_n_i_6_n_3),
        .I2(full_n_i_5_n_3),
        .I3(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I4(burst_valid),
        .I5(full_n_i_5__0_n_3),
        .O(full_n_i_3__0_n_3));
  LUT6 #(
    .INIT(64'h00000800AAAAAAAA)) 
    full_n_i_4
       (.I0(data_vld_reg_n_3),
        .I1(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .I2(full_n_i_6_n_3),
        .I3(full_n_i_5_n_3),
        .I4(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I5(burst_valid),
        .O(full_n_i_4_n_3));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h99999A99)) 
    full_n_i_5
       (.I0(tail_split[1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.len_cnt_reg[2] ),
        .I3(Q[1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(full_n_i_5_n_3));
  LUT6 #(
    .INIT(64'h7FFFFFFF7FFF7FFF)) 
    full_n_i_5__0
       (.I0(data_vld_reg_n_3),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(fifo_burst_ready),
        .I4(m_axi_gmem_ARREADY),
        .I5(\could_multi_bursts.ARVALID_Dummy_reg ),
        .O(full_n_i_5__0_n_3));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h5555AA9A)) 
    full_n_i_6
       (.I0(tail_split[0]),
        .I1(\bus_wide_gen.len_cnt_reg[2] ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(full_n_i_6_n_3));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'hCCCC0200)) 
    full_n_i_7
       (.I0(Q[0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.len_cnt_reg[2] ),
        .I3(Q[1]),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(full_n_i_7_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h2F2F2F00)) 
    invalid_len_event_i_3
       (.I0(\end_addr_buf_reg[31] ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid_buf_reg_0),
        .I4(fifo_rreq_valid),
        .O(invalid_len_event_reg));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\sect_addr_buf_reg[1]_0 [0]),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .O(tmp_burst_info[10]));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(O),
        .I1(\could_multi_bursts.araddr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[1]_0 [1]),
        .O(tmp_burst_info[11]));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ),
        .I2(\sect_end_buf_reg[0]_0 ),
        .O(tmp_burst_info[8]));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(next_loop),
        .CLK(ap_clk),
        .D(tmp_burst_info[9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\could_multi_bursts.arlen_buf[3]_i_2_n_3 ),
        .I1(\could_multi_bursts.arlen_buf[3]_i_3_n_3 ),
        .I2(\sect_end_buf_reg[1]_1 ),
        .O(tmp_burst_info[9]));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2_n_3 ),
        .I1(data_vld_reg_n_3),
        .I2(\pout_reg_n_3_[1] ),
        .I3(\pout_reg_n_3_[2] ),
        .I4(next_loop),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h5AF0F0F0F0A4F0F0)) 
    \pout[1]_i_1 
       (.I0(next_loop),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[1] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(data_vld_reg_n_3),
        .I5(\pout[2]_i_2_n_3 ),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(next_loop),
        .I1(\pout_reg_n_3_[2] ),
        .I2(\pout_reg_n_3_[1] ),
        .I3(\pout_reg_n_3_[0] ),
        .I4(data_vld_reg_n_3),
        .I5(\pout[2]_i_2_n_3 ),
        .O(\pout[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h8AAAAA8AAAAAAAAA)) 
    \pout[2]_i_2 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.rdata_valid_t_reg_1 ),
        .I2(full_n_i_5_n_3),
        .I3(tail_split[0]),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_3_n_3 ),
        .I5(\bus_wide_gen.len_cnt[7]_i_5_n_3 ),
        .O(\pout[2]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h0000D000)) 
    \pout[2]_i_2__0 
       (.I0(\end_addr_buf_reg[31] ),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_0),
        .I3(fifo_rreq_valid),
        .I4(invalid_len_event),
        .O(\pout_reg[2]_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\q_reg_n_3_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\q_reg_n_3_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\q_reg_n_3_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\q_reg_n_3_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(tail_split[0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(tail_split[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hAEAE0CAE)) 
    rreq_handling_i_1
       (.I0(rreq_handling_reg_0),
        .I1(fifo_rreq_valid_buf_reg_0),
        .I2(invalid_len_event),
        .I3(\end_addr_buf_reg[31] ),
        .I4(\sect_end_buf_reg[1] ),
        .O(rreq_handling_reg));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(CO),
        .I2(ap_rst_n),
        .O(\sect_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .O(\sect_addr_buf_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[0]_i_1 
       (.I0(\end_addr_buf_reg[11] [0]),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_end_buf_reg[0]_0 ),
        .O(\sect_end_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(\end_addr_buf_reg[11] [1]),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_end_buf_reg[1] ),
        .I3(\sect_end_buf_reg[1]_1 ),
        .O(\sect_end_buf_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [2]),
        .I4(\beat_len_buf_reg[9] [0]),
        .I5(\start_addr_buf_reg[11] [0]),
        .O(\sect_len_buf_reg[0] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [3]),
        .I4(\beat_len_buf_reg[9] [1]),
        .I5(\start_addr_buf_reg[11] [1]),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [4]),
        .I4(\beat_len_buf_reg[9] [2]),
        .I5(\start_addr_buf_reg[11] [2]),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [5]),
        .I4(\beat_len_buf_reg[9] [3]),
        .I5(\start_addr_buf_reg[11] [3]),
        .O(\sect_len_buf_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [6]),
        .I4(\beat_len_buf_reg[9] [4]),
        .I5(\start_addr_buf_reg[11] [4]),
        .O(\sect_len_buf_reg[4] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [7]),
        .I4(\beat_len_buf_reg[9] [5]),
        .I5(\start_addr_buf_reg[11] [5]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [8]),
        .I4(\beat_len_buf_reg[9] [6]),
        .I5(\start_addr_buf_reg[11] [6]),
        .O(\sect_len_buf_reg[6] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [9]),
        .I4(\beat_len_buf_reg[9] [7]),
        .I5(\start_addr_buf_reg[11] [7]),
        .O(\sect_len_buf_reg[7] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [10]),
        .I4(\beat_len_buf_reg[9] [8]),
        .I5(\start_addr_buf_reg[11] [8]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_end_buf_reg[1] ),
        .O(\sect_len_buf_reg[3] ));
  LUT6 #(
    .INIT(64'hCFC10F01FFF13F31)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(CO),
        .I3(\end_addr_buf_reg[11] [11]),
        .I4(\beat_len_buf_reg[9] [9]),
        .I5(\start_addr_buf_reg[11] [9]),
        .O(\sect_len_buf_reg[9] ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem_m_axi_fifo" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    next_rreq,
    \sect_cnt_reg_19__s_port_] ,
    E,
    rs2f_rreq_ack,
    S,
    \align_len_reg[10] ,
    D,
    \start_addr_buf_reg[31] ,
    \start_addr_buf_reg[31]_0 ,
    O,
    \sect_cnt_reg[7] ,
    \sect_cnt_reg[11] ,
    \sect_cnt_reg[15] ,
    \sect_cnt_reg[19]_0 ,
    invalid_len_event_reg,
    ap_rst_n_0,
    ap_clk,
    sect_cnt_reg,
    Q,
    invalid_len_event,
    rreq_handling_reg,
    fifo_rreq_valid_buf_reg,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[31] ,
    \state_reg[0] ,
    \end_addr_buf_reg[31]_0 ,
    push,
    rreq_handling_reg_0,
    \data_p1_reg[39] ,
    ap_rst_n,
    rreq_handling_reg_1);
  output fifo_rreq_valid;
  output next_rreq;
  output \sect_cnt_reg_19__s_port_] ;
  output [0:0]E;
  output rs2f_rreq_ack;
  output [3:0]S;
  output [36:0]\align_len_reg[10] ;
  output [0:0]D;
  output [3:0]\start_addr_buf_reg[31] ;
  output [2:0]\start_addr_buf_reg[31]_0 ;
  output [3:0]O;
  output [3:0]\sect_cnt_reg[7] ;
  output [3:0]\sect_cnt_reg[11] ;
  output [3:0]\sect_cnt_reg[15] ;
  output [3:0]\sect_cnt_reg[19]_0 ;
  output invalid_len_event_reg;
  input ap_rst_n_0;
  input ap_clk;
  input [19:0]sect_cnt_reg;
  input [19:0]Q;
  input invalid_len_event;
  input rreq_handling_reg;
  input fifo_rreq_valid_buf_reg;
  input \could_multi_bursts.sect_handling_reg ;
  input [0:0]\end_addr_buf_reg[31] ;
  input [0:0]\state_reg[0] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input push;
  input rreq_handling_reg_0;
  input [33:0]\data_p1_reg[39] ;
  input ap_rst_n;
  input rreq_handling_reg_1;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]O;
  wire [19:0]Q;
  wire [3:0]S;
  wire [36:0]\align_len_reg[10] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \could_multi_bursts.sect_handling_reg ;
  wire [33:0]\data_p1_reg[39] ;
  wire data_vld_i_1__0_n_3;
  wire data_vld_reg_n_3;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire full_n_i_1_n_3;
  wire full_n_i_2__0_n_3;
  wire full_n_i_3__1_n_3;
  wire full_n_i_4__0_n_3;
  wire full_n_i_5__1_n_3;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][0]_srl5_n_3 ;
  wire \mem_reg[4][10]_srl5_n_3 ;
  wire \mem_reg[4][11]_srl5_n_3 ;
  wire \mem_reg[4][12]_srl5_n_3 ;
  wire \mem_reg[4][13]_srl5_n_3 ;
  wire \mem_reg[4][14]_srl5_n_3 ;
  wire \mem_reg[4][15]_srl5_n_3 ;
  wire \mem_reg[4][16]_srl5_n_3 ;
  wire \mem_reg[4][17]_srl5_n_3 ;
  wire \mem_reg[4][18]_srl5_n_3 ;
  wire \mem_reg[4][19]_srl5_n_3 ;
  wire \mem_reg[4][1]_srl5_n_3 ;
  wire \mem_reg[4][20]_srl5_n_3 ;
  wire \mem_reg[4][21]_srl5_n_3 ;
  wire \mem_reg[4][22]_srl5_n_3 ;
  wire \mem_reg[4][23]_srl5_n_3 ;
  wire \mem_reg[4][24]_srl5_n_3 ;
  wire \mem_reg[4][25]_srl5_n_3 ;
  wire \mem_reg[4][26]_srl5_n_3 ;
  wire \mem_reg[4][27]_srl5_n_3 ;
  wire \mem_reg[4][28]_srl5_n_3 ;
  wire \mem_reg[4][29]_srl5_n_3 ;
  wire \mem_reg[4][2]_srl5_n_3 ;
  wire \mem_reg[4][30]_srl5_n_3 ;
  wire \mem_reg[4][31]_srl5_n_3 ;
  wire \mem_reg[4][32]_srl5_n_3 ;
  wire \mem_reg[4][39]_srl5_n_3 ;
  wire \mem_reg[4][3]_srl5_n_3 ;
  wire \mem_reg[4][40]_srl5_n_3 ;
  wire \mem_reg[4][41]_srl5_n_3 ;
  wire \mem_reg[4][42]_srl5_n_3 ;
  wire \mem_reg[4][4]_srl5_n_3 ;
  wire \mem_reg[4][5]_srl5_n_3 ;
  wire \mem_reg[4][6]_srl5_n_3 ;
  wire \mem_reg[4][7]_srl5_n_3 ;
  wire \mem_reg[4][8]_srl5_n_3 ;
  wire \mem_reg[4][9]_srl5_n_3 ;
  wire next_rreq;
  wire pop0;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout_reg_n_3_[0] ;
  wire \pout_reg_n_3_[1] ;
  wire \pout_reg_n_3_[2] ;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire rs2f_rreq_ack;
  wire \sect_cnt[0]_i_3_n_3 ;
  wire \sect_cnt[0]_i_4_n_3 ;
  wire \sect_cnt[0]_i_5_n_3 ;
  wire \sect_cnt[0]_i_6_n_3 ;
  wire \sect_cnt[0]_i_7_n_3 ;
  wire \sect_cnt[12]_i_2_n_3 ;
  wire \sect_cnt[12]_i_3_n_3 ;
  wire \sect_cnt[12]_i_4_n_3 ;
  wire \sect_cnt[12]_i_5_n_3 ;
  wire \sect_cnt[16]_i_2_n_3 ;
  wire \sect_cnt[16]_i_3_n_3 ;
  wire \sect_cnt[16]_i_4_n_3 ;
  wire \sect_cnt[16]_i_5_n_3 ;
  wire \sect_cnt[4]_i_2_n_3 ;
  wire \sect_cnt[4]_i_3_n_3 ;
  wire \sect_cnt[4]_i_4_n_3 ;
  wire \sect_cnt[4]_i_5_n_3 ;
  wire \sect_cnt[8]_i_2_n_3 ;
  wire \sect_cnt[8]_i_3_n_3 ;
  wire \sect_cnt[8]_i_4_n_3 ;
  wire \sect_cnt[8]_i_5_n_3 ;
  wire [19:0]sect_cnt_reg;
  wire \sect_cnt_reg[0]_i_2_n_3 ;
  wire \sect_cnt_reg[0]_i_2_n_4 ;
  wire \sect_cnt_reg[0]_i_2_n_5 ;
  wire \sect_cnt_reg[0]_i_2_n_6 ;
  wire [3:0]\sect_cnt_reg[11] ;
  wire \sect_cnt_reg[12]_i_1_n_3 ;
  wire \sect_cnt_reg[12]_i_1_n_4 ;
  wire \sect_cnt_reg[12]_i_1_n_5 ;
  wire \sect_cnt_reg[12]_i_1_n_6 ;
  wire [3:0]\sect_cnt_reg[15] ;
  wire \sect_cnt_reg[16]_i_1_n_4 ;
  wire \sect_cnt_reg[16]_i_1_n_5 ;
  wire \sect_cnt_reg[16]_i_1_n_6 ;
  wire [3:0]\sect_cnt_reg[19]_0 ;
  wire \sect_cnt_reg[4]_i_1_n_3 ;
  wire \sect_cnt_reg[4]_i_1_n_4 ;
  wire \sect_cnt_reg[4]_i_1_n_5 ;
  wire \sect_cnt_reg[4]_i_1_n_6 ;
  wire [3:0]\sect_cnt_reg[7] ;
  wire \sect_cnt_reg[8]_i_1_n_3 ;
  wire \sect_cnt_reg[8]_i_1_n_4 ;
  wire \sect_cnt_reg[8]_i_1_n_5 ;
  wire \sect_cnt_reg[8]_i_1_n_6 ;
  wire sect_cnt_reg_19__s_net_1;
  wire [3:0]\start_addr_buf_reg[31] ;
  wire [2:0]\start_addr_buf_reg[31]_0 ;
  wire [0:0]\state_reg[0] ;
  wire [3:3]\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED ;

  assign \sect_cnt_reg_19__s_port_]  = sect_cnt_reg_19__s_net_1;
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\align_len_reg[10] [36]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\align_len_reg[10] [35]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\align_len_reg[10] [34]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_4
       (.I0(\align_len_reg[10] [33]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[6]_i_1 
       (.I0(\align_len_reg[10] [32]),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFFFFFEFF00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_3_[2] ),
        .I1(\pout_reg_n_3_[0] ),
        .I2(\pout_reg_n_3_[1] ),
        .I3(push),
        .I4(full_n_i_4__0_n_3),
        .I5(data_vld_reg_n_3),
        .O(data_vld_i_1__0_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_3),
        .Q(data_vld_reg_n_3),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hBFFFBFBF)) 
    empty_n_i_1__0
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .I2(rreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\end_addr_buf_reg[31] ),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_3),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFE00FFFFFFFFFFFF)) 
    full_n_i_1
       (.I0(\pout_reg_n_3_[2] ),
        .I1(full_n_i_2__0_n_3),
        .I2(full_n_i_3__1_n_3),
        .I3(rs2f_rreq_ack),
        .I4(full_n_i_4__0_n_3),
        .I5(ap_rst_n),
        .O(full_n_i_1_n_3));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_2__0
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[0] ),
        .O(full_n_i_2__0_n_3));
  LUT6 #(
    .INIT(64'hEFFFFFFFEFFFEFFF)) 
    full_n_i_3__1
       (.I0(full_n_i_5__1_n_3),
        .I1(invalid_len_event),
        .I2(fifo_rreq_valid),
        .I3(rreq_handling_reg),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .I5(\end_addr_buf_reg[31] ),
        .O(full_n_i_3__1_n_3));
  LUT6 #(
    .INIT(64'h40004040FFFFFFFF)) 
    full_n_i_4__0
       (.I0(invalid_len_event),
        .I1(fifo_rreq_valid),
        .I2(rreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\end_addr_buf_reg[31] ),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_4__0_n_3));
  LUT3 #(
    .INIT(8'h7F)) 
    full_n_i_5__1
       (.I0(data_vld_reg_n_3),
        .I1(rs2f_rreq_ack),
        .I2(\state_reg[0] ),
        .O(full_n_i_5__1_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event0),
        .I1(rreq_handling_reg_0),
        .I2(invalid_len_event),
        .O(invalid_len_event_reg));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    invalid_len_event_i_2
       (.I0(\align_len_reg[10] [33]),
        .I1(\align_len_reg[10] [34]),
        .I2(\align_len_reg[10] [32]),
        .I3(fifo_rreq_valid),
        .I4(\align_len_reg[10] [36]),
        .I5(\align_len_reg[10] [35]),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(sect_cnt_reg[19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(sect_cnt_reg[18]),
        .O(\start_addr_buf_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(sect_cnt_reg[16]),
        .I5(\end_addr_buf_reg[31]_0 [16]),
        .O(\start_addr_buf_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(sect_cnt_reg[13]),
        .I5(\end_addr_buf_reg[31]_0 [13]),
        .O(\start_addr_buf_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(sect_cnt_reg[11]),
        .I1(\end_addr_buf_reg[31]_0 [11]),
        .I2(sect_cnt_reg[9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(\end_addr_buf_reg[31]_0 [10]),
        .I5(sect_cnt_reg[10]),
        .O(\start_addr_buf_reg[31] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(sect_cnt_reg[6]),
        .I1(\end_addr_buf_reg[31]_0 [6]),
        .I2(sect_cnt_reg[7]),
        .I3(\end_addr_buf_reg[31]_0 [7]),
        .I4(\end_addr_buf_reg[31]_0 [8]),
        .I5(sect_cnt_reg[8]),
        .O(\start_addr_buf_reg[31] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(sect_cnt_reg[5]),
        .I1(\end_addr_buf_reg[31]_0 [5]),
        .I2(sect_cnt_reg[3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(\end_addr_buf_reg[31]_0 [4]),
        .I5(sect_cnt_reg[4]),
        .O(\start_addr_buf_reg[31] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\end_addr_buf_reg[31]_0 [1]),
        .I1(sect_cnt_reg[1]),
        .I2(sect_cnt_reg[2]),
        .I3(\end_addr_buf_reg[31]_0 [2]),
        .I4(sect_cnt_reg[0]),
        .I5(\end_addr_buf_reg[31]_0 [0]),
        .O(\start_addr_buf_reg[31] [0]));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [0]),
        .Q(\mem_reg[4][0]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [10]),
        .Q(\mem_reg[4][10]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [11]),
        .Q(\mem_reg[4][11]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [12]),
        .Q(\mem_reg[4][12]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [13]),
        .Q(\mem_reg[4][13]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [14]),
        .Q(\mem_reg[4][14]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [15]),
        .Q(\mem_reg[4][15]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [16]),
        .Q(\mem_reg[4][16]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [17]),
        .Q(\mem_reg[4][17]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [18]),
        .Q(\mem_reg[4][18]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [19]),
        .Q(\mem_reg[4][19]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [1]),
        .Q(\mem_reg[4][1]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [20]),
        .Q(\mem_reg[4][20]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [21]),
        .Q(\mem_reg[4][21]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [22]),
        .Q(\mem_reg[4][22]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [23]),
        .Q(\mem_reg[4][23]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [24]),
        .Q(\mem_reg[4][24]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [25]),
        .Q(\mem_reg[4][25]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [26]),
        .Q(\mem_reg[4][26]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [27]),
        .Q(\mem_reg[4][27]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [28]),
        .Q(\mem_reg[4][28]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [29]),
        .Q(\mem_reg[4][29]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [2]),
        .Q(\mem_reg[4][2]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [30]),
        .Q(\mem_reg[4][30]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [31]),
        .Q(\mem_reg[4][31]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [32]),
        .Q(\mem_reg[4][32]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [33]),
        .Q(\mem_reg[4][39]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [3]),
        .Q(\mem_reg[4][3]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [33]),
        .Q(\mem_reg[4][40]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [33]),
        .Q(\mem_reg[4][41]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [33]),
        .Q(\mem_reg[4][42]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [4]),
        .Q(\mem_reg[4][4]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [5]),
        .Q(\mem_reg[4][5]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [6]),
        .Q(\mem_reg[4][6]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [7]),
        .Q(\mem_reg[4][7]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [8]),
        .Q(\mem_reg[4][8]_srl5_n_3 ));
  (* srl_bus_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\sobel_filter_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_3_[0] ),
        .A1(\pout_reg_n_3_[1] ),
        .A2(\pout_reg_n_3_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\data_p1_reg[39] [9]),
        .Q(\mem_reg[4][9]_srl5_n_3 ));
  LUT6 #(
    .INIT(64'h7B7B7B7B84848480)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(data_vld_reg_n_3),
        .I2(rreq_handling_reg_1),
        .I3(\pout_reg_n_3_[2] ),
        .I4(\pout_reg_n_3_[1] ),
        .I5(\pout_reg_n_3_[0] ),
        .O(\pout[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h66AAAAAAAA98AAAA)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[0] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(rreq_handling_reg_1),
        .I4(data_vld_reg_n_3),
        .I5(push),
        .O(\pout[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h78F0F0F0F0E0F0F0)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_3_[1] ),
        .I1(\pout_reg_n_3_[0] ),
        .I2(\pout_reg_n_3_[2] ),
        .I3(rreq_handling_reg_1),
        .I4(data_vld_reg_n_3),
        .I5(push),
        .O(\pout[2]_i_1_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_3 ),
        .Q(\pout_reg_n_3_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_3 ),
        .Q(\align_len_reg[10] [0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_3 ),
        .Q(\align_len_reg[10] [10]),
        .R(ap_rst_n_0));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_3 ),
        .Q(\align_len_reg[10] [11]),
        .R(ap_rst_n_0));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_3 ),
        .Q(\align_len_reg[10] [12]),
        .R(ap_rst_n_0));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_3 ),
        .Q(\align_len_reg[10] [13]),
        .R(ap_rst_n_0));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_3 ),
        .Q(\align_len_reg[10] [14]),
        .R(ap_rst_n_0));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_3 ),
        .Q(\align_len_reg[10] [15]),
        .R(ap_rst_n_0));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_3 ),
        .Q(\align_len_reg[10] [16]),
        .R(ap_rst_n_0));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_3 ),
        .Q(\align_len_reg[10] [17]),
        .R(ap_rst_n_0));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_3 ),
        .Q(\align_len_reg[10] [18]),
        .R(ap_rst_n_0));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_3 ),
        .Q(\align_len_reg[10] [19]),
        .R(ap_rst_n_0));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_3 ),
        .Q(\align_len_reg[10] [1]),
        .R(ap_rst_n_0));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_3 ),
        .Q(\align_len_reg[10] [20]),
        .R(ap_rst_n_0));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_3 ),
        .Q(\align_len_reg[10] [21]),
        .R(ap_rst_n_0));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_3 ),
        .Q(\align_len_reg[10] [22]),
        .R(ap_rst_n_0));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_3 ),
        .Q(\align_len_reg[10] [23]),
        .R(ap_rst_n_0));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_3 ),
        .Q(\align_len_reg[10] [24]),
        .R(ap_rst_n_0));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_3 ),
        .Q(\align_len_reg[10] [25]),
        .R(ap_rst_n_0));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_3 ),
        .Q(\align_len_reg[10] [26]),
        .R(ap_rst_n_0));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_3 ),
        .Q(\align_len_reg[10] [27]),
        .R(ap_rst_n_0));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_3 ),
        .Q(\align_len_reg[10] [28]),
        .R(ap_rst_n_0));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_3 ),
        .Q(\align_len_reg[10] [29]),
        .R(ap_rst_n_0));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_3 ),
        .Q(\align_len_reg[10] [2]),
        .R(ap_rst_n_0));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_3 ),
        .Q(\align_len_reg[10] [30]),
        .R(ap_rst_n_0));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_3 ),
        .Q(\align_len_reg[10] [31]),
        .R(ap_rst_n_0));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_3 ),
        .Q(\align_len_reg[10] [32]),
        .R(ap_rst_n_0));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_3 ),
        .Q(\align_len_reg[10] [33]),
        .R(ap_rst_n_0));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_3 ),
        .Q(\align_len_reg[10] [3]),
        .R(ap_rst_n_0));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_3 ),
        .Q(\align_len_reg[10] [34]),
        .R(ap_rst_n_0));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_3 ),
        .Q(\align_len_reg[10] [35]),
        .R(ap_rst_n_0));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_3 ),
        .Q(\align_len_reg[10] [36]),
        .R(ap_rst_n_0));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_3 ),
        .Q(\align_len_reg[10] [4]),
        .R(ap_rst_n_0));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_3 ),
        .Q(\align_len_reg[10] [5]),
        .R(ap_rst_n_0));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_3 ),
        .Q(\align_len_reg[10] [6]),
        .R(ap_rst_n_0));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_3 ),
        .Q(\align_len_reg[10] [7]),
        .R(ap_rst_n_0));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_3 ),
        .Q(\align_len_reg[10] [8]),
        .R(ap_rst_n_0));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_3 ),
        .Q(\align_len_reg[10] [9]),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h1110FFFF)) 
    \sect_cnt[0]_i_1__0 
       (.I0(invalid_len_event),
        .I1(rreq_handling_reg),
        .I2(fifo_rreq_valid_buf_reg),
        .I3(fifo_rreq_valid),
        .I4(\could_multi_bursts.sect_handling_reg ),
        .O(sect_cnt_reg_19__s_net_1));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_3 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[0]),
        .O(\sect_cnt[0]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_4 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[3]),
        .O(\sect_cnt[0]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_5 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[2]),
        .O(\sect_cnt[0]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[0]_i_6 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[1]),
        .O(\sect_cnt[0]_i_6_n_3 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sect_cnt[0]_i_7 
       (.I0(sect_cnt_reg[0]),
        .I1(Q[0]),
        .I2(next_rreq),
        .O(\sect_cnt[0]_i_7_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_2 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[15]),
        .O(\sect_cnt[12]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_3 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[14]),
        .O(\sect_cnt[12]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_4 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[13]),
        .O(\sect_cnt[12]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_5 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[12]),
        .O(\sect_cnt[12]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_2 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[19]),
        .O(\sect_cnt[16]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_3 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[18]),
        .O(\sect_cnt[16]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_4 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[17]),
        .O(\sect_cnt[16]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_5 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[16]),
        .O(\sect_cnt[16]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_2 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[7]),
        .O(\sect_cnt[4]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_3 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[6]),
        .O(\sect_cnt[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_4 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[5]),
        .O(\sect_cnt[4]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_5 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[4]),
        .O(\sect_cnt[4]_i_5_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_2 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[11]),
        .O(\sect_cnt[8]_i_2_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_3 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[10]),
        .O(\sect_cnt[8]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_4 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[9]),
        .O(\sect_cnt[8]_i_4_n_3 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_5 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt_reg[8]),
        .O(\sect_cnt[8]_i_5_n_3 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sect_cnt_reg[0]_i_2_n_3 ,\sect_cnt_reg[0]_i_2_n_4 ,\sect_cnt_reg[0]_i_2_n_5 ,\sect_cnt_reg[0]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sect_cnt[0]_i_3_n_3 }),
        .O(O),
        .S({\sect_cnt[0]_i_4_n_3 ,\sect_cnt[0]_i_5_n_3 ,\sect_cnt[0]_i_6_n_3 ,\sect_cnt[0]_i_7_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[12]_i_1 
       (.CI(\sect_cnt_reg[8]_i_1_n_3 ),
        .CO({\sect_cnt_reg[12]_i_1_n_3 ,\sect_cnt_reg[12]_i_1_n_4 ,\sect_cnt_reg[12]_i_1_n_5 ,\sect_cnt_reg[12]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[15] ),
        .S({\sect_cnt[12]_i_2_n_3 ,\sect_cnt[12]_i_3_n_3 ,\sect_cnt[12]_i_4_n_3 ,\sect_cnt[12]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[16]_i_1 
       (.CI(\sect_cnt_reg[12]_i_1_n_3 ),
        .CO({\NLW_sect_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\sect_cnt_reg[16]_i_1_n_4 ,\sect_cnt_reg[16]_i_1_n_5 ,\sect_cnt_reg[16]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[19]_0 ),
        .S({\sect_cnt[16]_i_2_n_3 ,\sect_cnt[16]_i_3_n_3 ,\sect_cnt[16]_i_4_n_3 ,\sect_cnt[16]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[4]_i_1 
       (.CI(\sect_cnt_reg[0]_i_2_n_3 ),
        .CO({\sect_cnt_reg[4]_i_1_n_3 ,\sect_cnt_reg[4]_i_1_n_4 ,\sect_cnt_reg[4]_i_1_n_5 ,\sect_cnt_reg[4]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[7] ),
        .S({\sect_cnt[4]_i_2_n_3 ,\sect_cnt[4]_i_3_n_3 ,\sect_cnt[4]_i_4_n_3 ,\sect_cnt[4]_i_5_n_3 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \sect_cnt_reg[8]_i_1 
       (.CI(\sect_cnt_reg[4]_i_1_n_3 ),
        .CO({\sect_cnt_reg[8]_i_1_n_3 ,\sect_cnt_reg[8]_i_1_n_4 ,\sect_cnt_reg[8]_i_1_n_5 ,\sect_cnt_reg[8]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\sect_cnt_reg[11] ),
        .S({\sect_cnt[8]_i_2_n_3 ,\sect_cnt[8]_i_3_n_3 ,\sect_cnt[8]_i_4_n_3 ,\sect_cnt[8]_i_5_n_3 }));
  LUT4 #(
    .INIT(16'h08AA)) 
    \start_addr[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\could_multi_bursts.sect_handling_reg ),
        .I3(rreq_handling_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h000000000EEE0E0E)) 
    \start_addr_buf[31]_i_1 
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(rreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(\end_addr_buf_reg[31] ),
        .I5(invalid_len_event),
        .O(next_rreq));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem_m_axi_fifo" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    SR,
    ap_clk,
    next_loop,
    \dout_buf_reg[34] ,
    beat_valid,
    \could_multi_bursts.sect_handling_reg ,
    fifo_burst_ready,
    m_axi_gmem_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    ap_rst_n);
  output fifo_rctl_ready;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  input [0:0]SR;
  input ap_clk;
  input next_loop;
  input [0:0]\dout_buf_reg[34] ;
  input beat_valid;
  input \could_multi_bursts.sect_handling_reg ;
  input fifo_burst_ready;
  input m_axi_gmem_ARREADY;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld_i_1__1_n_3;
  wire data_vld_reg_n_3;
  wire [0:0]\dout_buf_reg[34] ;
  wire empty_n_i_1__1_n_3;
  wire empty_n_reg_n_3;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1_n_3;
  wire full_n_i_2__7_n_3;
  wire m_axi_gmem_ARREADY;
  wire next_loop;
  wire \pout[0]_i_1_n_3 ;
  wire \pout[1]_i_1_n_3 ;
  wire \pout[2]_i_1_n_3 ;
  wire \pout[3]_i_1_n_3 ;
  wire \pout[3]_i_2_n_3 ;
  wire \pout[3]_i_3_n_3 ;
  wire \pout[3]_i_4_n_3 ;
  wire [3:0]pout_reg__0;

  LUT5 #(
    .INIT(32'h80FF8080)) 
    \could_multi_bursts.ARVALID_Dummy_i_2 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.sect_handling_reg ),
        .I2(fifo_burst_ready),
        .I3(m_axi_gmem_ARREADY),
        .I4(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hBFFFBBBBAAAAAAAA)) 
    data_vld_i_1__1
       (.I0(next_loop),
        .I1(\pout[3]_i_3_n_3 ),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(empty_n_reg_n_3),
        .I5(data_vld_reg_n_3),
        .O(data_vld_i_1__1_n_3));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_3),
        .Q(data_vld_reg_n_3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hAEEE)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_3),
        .I1(empty_n_reg_n_3),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .O(empty_n_i_1__1_n_3));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_3),
        .Q(empty_n_reg_n_3),
        .R(SR));
  LUT6 #(
    .INIT(64'hFBBBFFFFBBBBBBBB)) 
    full_n_i_1
       (.I0(full_n_i_2__7_n_3),
        .I1(ap_rst_n),
        .I2(beat_valid),
        .I3(\dout_buf_reg[34] ),
        .I4(empty_n_reg_n_3),
        .I5(data_vld_reg_n_3),
        .O(full_n_i_1_n_3));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__7
       (.I0(fifo_rctl_ready),
        .I1(\pout[3]_i_4_n_3 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__7_n_3));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_3),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \pout[1]_i_1 
       (.I0(\pout[3]_i_4_n_3 ),
        .I1(pout_reg__0[0]),
        .I2(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hA96A)) 
    \pout[2]_i_1 
       (.I0(pout_reg__0[2]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[0]),
        .I3(\pout[3]_i_4_n_3 ),
        .O(\pout[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0080808044848484)) 
    \pout[3]_i_1 
       (.I0(next_loop),
        .I1(data_vld_reg_n_3),
        .I2(empty_n_reg_n_3),
        .I3(\dout_buf_reg[34] ),
        .I4(beat_valid),
        .I5(\pout[3]_i_3_n_3 ),
        .O(\pout[3]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(\pout[3]_i_4_n_3 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[2]),
        .O(\pout[3]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hF777FFFF)) 
    \pout[3]_i_4 
       (.I0(next_loop),
        .I1(empty_n_reg_n_3),
        .I2(\dout_buf_reg[34] ),
        .I3(beat_valid),
        .I4(data_vld_reg_n_3),
        .O(\pout[3]_i_4_n_3 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[0]_i_1_n_3 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[1]_i_1_n_3 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[2]_i_1_n_3 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_3 ),
        .D(\pout[3]_i_2_n_3 ),
        .Q(pout_reg__0[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem_m_axi_read" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_read
   (WEBWE,
    ap_NS_fsm,
    ap_NS_fsm354_out,
    \ap_CS_fsm_reg[12] ,
    E,
    \reg_399_reg[0] ,
    \lineBuffer_0_addr_reg_1042_reg[0] ,
    \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ,
    s_ready_t_reg,
    empty_n_reg,
    SR,
    \lineBuffer_0_addr_reg_1042_reg[0]_0 ,
    m_axi_gmem_RREADY,
    \tmp_46_reg_1134_reg[0] ,
    \lineBuffer_0_addr_2_reg_1147_reg[10] ,
    \j_reg_1128_reg[10] ,
    \tmp_15_reg_1299_reg[7] ,
    \tmp_22_reg_1271_reg[7] ,
    \i_1_reg_1037_reg[10] ,
    m_axi_gmem_ARADDR,
    ARLEN,
    ap_reg_ioackin_gmem2_WREADY_reg,
    \tmp_10_reg_1142_reg[0] ,
    \tmp_49_reg_1138_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    \reg_399_reg[7] ,
    m_axi_gmem_ARVALID,
    ap_reg_ioackin_gmem2_WREADY,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_tmp_49_reg_1138,
    ap_reg_pp0_iter3_tmp_46_reg_1134,
    \ap_CS_fsm_reg[12]_0 ,
    Q,
    ap_enable_reg_pp0_iter8_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    tmp_8_fu_627_p2,
    tmp_8_reg_1124,
    ap_enable_reg_pp0_iter7,
    gmem2_WREADY,
    ap_reg_ioackin_gmem_ARREADY,
    p_shl5_cast_fu_429_p1,
    tmp_49_reg_1138,
    tmp_46_reg_1134,
    ap_rst_n,
    \i_reg_333_reg[10] ,
    ap_block_pp0_stage1_flag00011001,
    m_axi_gmem_RVALID,
    grp_fu_393_p2,
    ap_reg_pp0_iter5_tmp_46_reg_1134,
    ap_reg_pp0_iter5_tmp_49_reg_1138,
    \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ,
    \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ,
    tmp_49_fu_651_p2,
    tmp_1_fu_549_p2,
    \ap_CS_fsm_reg[8] ,
    ap_clk,
    D,
    m_axi_gmem_RRESP,
    \tmp_46_reg_1134_reg[0]_0 ,
    m_axi_gmem_ARREADY,
    \gmem_addr_1_reg_1113_reg[31] ,
    \gmem_addr_reg_1028_reg[31] );
  output [0:0]WEBWE;
  output [5:0]ap_NS_fsm;
  output ap_NS_fsm354_out;
  output \ap_CS_fsm_reg[12] ;
  output [0:0]E;
  output \reg_399_reg[0] ;
  output \lineBuffer_0_addr_reg_1042_reg[0] ;
  output \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ;
  output s_ready_t_reg;
  output empty_n_reg;
  output [0:0]SR;
  output \lineBuffer_0_addr_reg_1042_reg[0]_0 ;
  output m_axi_gmem_RREADY;
  output \tmp_46_reg_1134_reg[0] ;
  output [0:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  output [0:0]\j_reg_1128_reg[10] ;
  output [0:0]\tmp_15_reg_1299_reg[7] ;
  output [0:0]\tmp_22_reg_1271_reg[7] ;
  output [0:0]\i_1_reg_1037_reg[10] ;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]ARLEN;
  output ap_reg_ioackin_gmem2_WREADY_reg;
  output [0:0]\tmp_10_reg_1142_reg[0] ;
  output \tmp_49_reg_1138_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg;
  output [7:0]\reg_399_reg[7] ;
  output m_axi_gmem_ARVALID;
  input ap_reg_ioackin_gmem2_WREADY;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_tmp_49_reg_1138;
  input ap_reg_pp0_iter3_tmp_46_reg_1134;
  input \ap_CS_fsm_reg[12]_0 ;
  input [6:0]Q;
  input ap_enable_reg_pp0_iter8_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input tmp_8_fu_627_p2;
  input tmp_8_reg_1124;
  input ap_enable_reg_pp0_iter7;
  input gmem2_WREADY;
  input ap_reg_ioackin_gmem_ARREADY;
  input [1:0]p_shl5_cast_fu_429_p1;
  input tmp_49_reg_1138;
  input tmp_46_reg_1134;
  input ap_rst_n;
  input [10:0]\i_reg_333_reg[10] ;
  input ap_block_pp0_stage1_flag00011001;
  input m_axi_gmem_RVALID;
  input grp_fu_393_p2;
  input ap_reg_pp0_iter5_tmp_46_reg_1134;
  input ap_reg_pp0_iter5_tmp_49_reg_1138;
  input \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  input \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  input tmp_49_fu_651_p2;
  input tmp_1_fu_549_p2;
  input \ap_CS_fsm_reg[8] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input [33:0]\tmp_46_reg_1134_reg[0]_0 ;
  input m_axi_gmem_ARREADY;
  input [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  input [31:0]\gmem_addr_reg_1028_reg[31] ;

  wire [3:0]ARLEN;
  wire [32:0]D;
  wire [0:0]E;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [0:0]WEBWE;
  wire align_len;
  wire [31:6]align_len0;
  wire align_len0_carry_n_3;
  wire align_len0_carry_n_4;
  wire align_len0_carry_n_5;
  wire align_len0_carry_n_6;
  wire \align_len_reg_n_3_[10] ;
  wire \align_len_reg_n_3_[31] ;
  wire \align_len_reg_n_3_[6] ;
  wire \align_len_reg_n_3_[7] ;
  wire \align_len_reg_n_3_[8] ;
  wire \align_len_reg_n_3_[9] ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm354_out;
  wire ap_block_pp0_stage1_flag00011001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_reg_ioackin_gmem2_WREADY;
  wire ap_reg_ioackin_gmem2_WREADY_reg;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_reg_pp0_iter3_tmp_46_reg_1134;
  wire ap_reg_pp0_iter3_tmp_49_reg_1138;
  wire \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  wire \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  wire ap_reg_pp0_iter5_tmp_46_reg_1134;
  wire ap_reg_pp0_iter5_tmp_49_reg_1138;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_3 ;
  wire \beat_len_buf[1]_i_3_n_3 ;
  wire \beat_len_buf[1]_i_4_n_3 ;
  wire \beat_len_buf[1]_i_5_n_3 ;
  wire \beat_len_buf[5]_i_2_n_3 ;
  wire \beat_len_buf[5]_i_3_n_3 ;
  wire \beat_len_buf[5]_i_4_n_3 ;
  wire \beat_len_buf[5]_i_5_n_3 ;
  wire \beat_len_buf[9]_i_2_n_3 ;
  wire \beat_len_buf[9]_i_3_n_3 ;
  wire \beat_len_buf[9]_i_4_n_3 ;
  wire \beat_len_buf[9]_i_5_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_4 ;
  wire \beat_len_buf_reg[1]_i_1_n_5 ;
  wire \beat_len_buf_reg[1]_i_1_n_6 ;
  wire \beat_len_buf_reg[5]_i_1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1_n_4 ;
  wire \beat_len_buf_reg[5]_i_1_n_5 ;
  wire \beat_len_buf_reg[5]_i_1_n_6 ;
  wire \beat_len_buf_reg[9]_i_1_n_4 ;
  wire \beat_len_buf_reg[9]_i_1_n_5 ;
  wire \beat_len_buf_reg[9]_i_1_n_6 ;
  wire beat_valid;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire buff_rdata_n_8;
  wire buff_rdata_n_9;
  wire [11:10]burst_pack;
  wire burst_valid;
  wire \bus_wide_gen.data_buf_reg_n_3_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_3_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_49 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.len_cnt[7]_i_7_n_3 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_3 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_3_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_3_[1] ;
  wire \could_multi_bursts.araddr_buf[12]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[12]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[12]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[12]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[16]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[16]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[16]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[16]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[20]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[20]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[20]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[20]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[24]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[24]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[24]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[24]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[28]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[28]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[28]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[28]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[31]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[31]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf[31]_i_7_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_5_n_3 ;
  wire \could_multi_bursts.araddr_buf[8]_i_6_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_3_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_3_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.sect_handling_reg_n_3 ;
  wire [19:0]data;
  wire [31:1]data1;
  wire [34:34]data_pack;
  wire empty_n_reg;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_3_[0] ;
  wire \end_addr_buf_reg_n_3_[10] ;
  wire \end_addr_buf_reg_n_3_[11] ;
  wire \end_addr_buf_reg_n_3_[1] ;
  wire \end_addr_buf_reg_n_3_[2] ;
  wire \end_addr_buf_reg_n_3_[3] ;
  wire \end_addr_buf_reg_n_3_[4] ;
  wire \end_addr_buf_reg_n_3_[5] ;
  wire \end_addr_buf_reg_n_3_[6] ;
  wire \end_addr_buf_reg_n_3_[7] ;
  wire \end_addr_buf_reg_n_3_[8] ;
  wire \end_addr_buf_reg_n_3_[9] ;
  wire end_addr_carry__0_i_1_n_3;
  wire end_addr_carry__0_i_2_n_3;
  wire end_addr_carry__0_i_3_n_3;
  wire end_addr_carry__0_i_4_n_3;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__0_n_5;
  wire end_addr_carry__0_n_6;
  wire end_addr_carry__1_i_1_n_3;
  wire end_addr_carry__1_i_2_n_3;
  wire end_addr_carry__1_i_3_n_3;
  wire end_addr_carry__1_i_4_n_3;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__1_n_5;
  wire end_addr_carry__1_n_6;
  wire end_addr_carry__2_i_1_n_3;
  wire end_addr_carry__2_i_2_n_3;
  wire end_addr_carry__2_i_3_n_3;
  wire end_addr_carry__2_i_4_n_3;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__2_n_5;
  wire end_addr_carry__2_n_6;
  wire end_addr_carry__3_i_1_n_3;
  wire end_addr_carry__3_i_2_n_3;
  wire end_addr_carry__3_i_3_n_3;
  wire end_addr_carry__3_i_4_n_3;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__3_n_5;
  wire end_addr_carry__3_n_6;
  wire end_addr_carry__4_i_1_n_3;
  wire end_addr_carry__4_i_2_n_3;
  wire end_addr_carry__4_i_3_n_3;
  wire end_addr_carry__4_i_4_n_3;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__4_n_5;
  wire end_addr_carry__4_n_6;
  wire end_addr_carry__5_i_1_n_3;
  wire end_addr_carry__5_i_2_n_3;
  wire end_addr_carry__5_i_3_n_3;
  wire end_addr_carry__5_i_4_n_3;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__5_n_5;
  wire end_addr_carry__5_n_6;
  wire end_addr_carry__6_i_1_n_3;
  wire end_addr_carry__6_i_2_n_3;
  wire end_addr_carry__6_i_3_n_3;
  wire end_addr_carry__6_i_4_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry__6_n_5;
  wire end_addr_carry__6_n_6;
  wire end_addr_carry_i_1_n_3;
  wire end_addr_carry_i_2_n_3;
  wire end_addr_carry_i_3_n_3;
  wire end_addr_carry_i_4_n_3;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire end_addr_carry_n_5;
  wire end_addr_carry_n_6;
  wire fifo_burst_ready;
  wire fifo_rctl_n_4;
  wire fifo_rctl_ready;
  wire [42:32]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_68;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_3;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_3;
  wire first_sect_carry__0_i_2_n_3;
  wire first_sect_carry__0_i_3_n_3;
  wire first_sect_carry__0_n_5;
  wire first_sect_carry__0_n_6;
  wire first_sect_carry_i_1_n_3;
  wire first_sect_carry_i_2_n_3;
  wire first_sect_carry_i_3_n_3;
  wire first_sect_carry_i_4_n_3;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire first_sect_carry_n_5;
  wire first_sect_carry_n_6;
  wire gmem2_WREADY;
  wire [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  wire [31:0]\gmem_addr_reg_1028_reg[31] ;
  wire grp_fu_393_p2;
  wire [0:0]\i_1_reg_1037_reg[10] ;
  wire [10:0]\i_reg_333_reg[10] ;
  wire invalid_len_event;
  wire [0:0]\j_reg_1128_reg[10] ;
  wire last_sect;
  wire last_sect_carry__0_n_5;
  wire last_sect_carry__0_n_6;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire last_sect_carry_n_5;
  wire last_sect_carry_n_6;
  wire last_split;
  wire [0:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  wire \lineBuffer_0_addr_reg_1042_reg[0] ;
  wire \lineBuffer_0_addr_reg_1042_reg[0]_0 ;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire next_loop;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [19:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire p_15_in;
  wire [1:0]p_shl5_cast_fu_429_p1;
  wire push;
  wire rdata_ack_t;
  wire \reg_399_reg[0] ;
  wire [7:0]\reg_399_reg[7] ;
  wire rreq_handling_reg_n_3;
  wire rs2f_rreq_ack;
  wire [39:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_26;
  wire s_ready_t_reg;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_3_[0] ;
  wire \sect_addr_buf_reg_n_3_[10] ;
  wire \sect_addr_buf_reg_n_3_[11] ;
  wire \sect_addr_buf_reg_n_3_[12] ;
  wire \sect_addr_buf_reg_n_3_[13] ;
  wire \sect_addr_buf_reg_n_3_[14] ;
  wire \sect_addr_buf_reg_n_3_[15] ;
  wire \sect_addr_buf_reg_n_3_[16] ;
  wire \sect_addr_buf_reg_n_3_[17] ;
  wire \sect_addr_buf_reg_n_3_[18] ;
  wire \sect_addr_buf_reg_n_3_[19] ;
  wire \sect_addr_buf_reg_n_3_[1] ;
  wire \sect_addr_buf_reg_n_3_[20] ;
  wire \sect_addr_buf_reg_n_3_[21] ;
  wire \sect_addr_buf_reg_n_3_[22] ;
  wire \sect_addr_buf_reg_n_3_[23] ;
  wire \sect_addr_buf_reg_n_3_[24] ;
  wire \sect_addr_buf_reg_n_3_[25] ;
  wire \sect_addr_buf_reg_n_3_[26] ;
  wire \sect_addr_buf_reg_n_3_[27] ;
  wire \sect_addr_buf_reg_n_3_[28] ;
  wire \sect_addr_buf_reg_n_3_[29] ;
  wire \sect_addr_buf_reg_n_3_[2] ;
  wire \sect_addr_buf_reg_n_3_[30] ;
  wire \sect_addr_buf_reg_n_3_[31] ;
  wire \sect_addr_buf_reg_n_3_[3] ;
  wire \sect_addr_buf_reg_n_3_[4] ;
  wire \sect_addr_buf_reg_n_3_[5] ;
  wire \sect_addr_buf_reg_n_3_[6] ;
  wire \sect_addr_buf_reg_n_3_[7] ;
  wire \sect_addr_buf_reg_n_3_[8] ;
  wire \sect_addr_buf_reg_n_3_[9] ;
  wire [19:0]sect_cnt_reg;
  wire \sect_end_buf_reg_n_3_[0] ;
  wire \sect_end_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[0] ;
  wire \sect_len_buf_reg_n_3_[1] ;
  wire \sect_len_buf_reg_n_3_[2] ;
  wire \sect_len_buf_reg_n_3_[3] ;
  wire \sect_len_buf_reg_n_3_[4] ;
  wire \sect_len_buf_reg_n_3_[5] ;
  wire \sect_len_buf_reg_n_3_[6] ;
  wire \sect_len_buf_reg_n_3_[7] ;
  wire \sect_len_buf_reg_n_3_[8] ;
  wire \sect_len_buf_reg_n_3_[9] ;
  wire \start_addr_buf_reg_n_3_[0] ;
  wire \start_addr_buf_reg_n_3_[10] ;
  wire \start_addr_buf_reg_n_3_[11] ;
  wire \start_addr_buf_reg_n_3_[1] ;
  wire \start_addr_buf_reg_n_3_[2] ;
  wire \start_addr_buf_reg_n_3_[3] ;
  wire \start_addr_buf_reg_n_3_[4] ;
  wire \start_addr_buf_reg_n_3_[5] ;
  wire \start_addr_buf_reg_n_3_[6] ;
  wire \start_addr_buf_reg_n_3_[7] ;
  wire \start_addr_buf_reg_n_3_[8] ;
  wire \start_addr_buf_reg_n_3_[9] ;
  wire \start_addr_reg_n_3_[0] ;
  wire \start_addr_reg_n_3_[10] ;
  wire \start_addr_reg_n_3_[11] ;
  wire \start_addr_reg_n_3_[1] ;
  wire \start_addr_reg_n_3_[2] ;
  wire \start_addr_reg_n_3_[3] ;
  wire \start_addr_reg_n_3_[4] ;
  wire \start_addr_reg_n_3_[5] ;
  wire \start_addr_reg_n_3_[6] ;
  wire \start_addr_reg_n_3_[7] ;
  wire \start_addr_reg_n_3_[8] ;
  wire \start_addr_reg_n_3_[9] ;
  wire [0:0]\tmp_10_reg_1142_reg[0] ;
  wire [0:0]\tmp_15_reg_1299_reg[7] ;
  wire tmp_1_fu_549_p2;
  wire [0:0]\tmp_22_reg_1271_reg[7] ;
  wire tmp_46_reg_1134;
  wire \tmp_46_reg_1134_reg[0] ;
  wire [33:0]\tmp_46_reg_1134_reg[0]_0 ;
  wire tmp_49_fu_651_p2;
  wire tmp_49_reg_1138;
  wire \tmp_49_reg_1138_reg[0] ;
  wire tmp_8_fu_627_p2;
  wire tmp_8_reg_1124;
  wire [5:0]usedw_reg;
  wire [3:0]NLW_align_len0_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_align_len0_carry__0_O_UNCONNECTED;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_3,align_len0_carry_n_4,align_len0_carry_n_5,align_len0_carry_n_6}),
        .CYINIT(fifo_rreq_data[32]),
        .DI(fifo_rreq_data[42:39]),
        .O(align_len0[10:7]),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_3),
        .CO(NLW_align_len0_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_align_len0_carry__0_O_UNCONNECTED[3:1],align_len0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_3_[10] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_3_[31] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_3_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_3_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_3_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_3_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_3_[6] ),
        .O(\beat_len_buf[1]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_3_[6] ),
        .O(\beat_len_buf[1]_i_3_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_4 
       (.I0(\align_len_reg_n_3_[6] ),
        .I1(\start_addr_reg_n_3_[1] ),
        .O(\beat_len_buf[1]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_5 
       (.I0(\align_len_reg_n_3_[6] ),
        .I1(\start_addr_reg_n_3_[0] ),
        .O(\beat_len_buf[1]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_2 
       (.I0(\align_len_reg_n_3_[7] ),
        .O(\beat_len_buf[5]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_3 
       (.I0(\align_len_reg_n_3_[6] ),
        .O(\beat_len_buf[5]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_4 
       (.I0(\align_len_reg_n_3_[6] ),
        .O(\beat_len_buf[5]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[5]_i_5 
       (.I0(\align_len_reg_n_3_[6] ),
        .O(\beat_len_buf[5]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_2 
       (.I0(\align_len_reg_n_3_[31] ),
        .O(\beat_len_buf[9]_i_2_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_3 
       (.I0(\align_len_reg_n_3_[10] ),
        .O(\beat_len_buf[9]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_4 
       (.I0(\align_len_reg_n_3_[9] ),
        .O(\beat_len_buf[9]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \beat_len_buf[9]_i_5 
       (.I0(\align_len_reg_n_3_[8] ),
        .O(\beat_len_buf[9]_i_5_n_3 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_3 ,\beat_len_buf_reg[1]_i_1_n_4 ,\beat_len_buf_reg[1]_i_1_n_5 ,\beat_len_buf_reg[1]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_3_[6] ,\align_len_reg_n_3_[6] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\beat_len_buf[1]_i_2_n_3 ,\beat_len_buf[1]_i_3_n_3 ,\beat_len_buf[1]_i_4_n_3 ,\beat_len_buf[1]_i_5_n_3 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_3 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_3 ,\beat_len_buf_reg[5]_i_1_n_4 ,\beat_len_buf_reg[5]_i_1_n_5 ,\beat_len_buf_reg[5]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\beat_len_buf[5]_i_2_n_3 ,\beat_len_buf[5]_i_3_n_3 ,\beat_len_buf[5]_i_4_n_3 ,\beat_len_buf[5]_i_5_n_3 }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_3 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_4 ,\beat_len_buf_reg[9]_i_1_n_5 ,\beat_len_buf_reg[9]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\beat_len_buf[9]_i_2_n_3 ,\beat_len_buf[9]_i_3_n_3 ,\beat_len_buf[9]_i_4_n_3 ,\beat_len_buf[9]_i_5_n_3 }));
  design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI(buff_rdata_n_47),
        .E(buff_rdata_n_19),
        .Q(usedw_reg),
        .S({buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_buf_reg[23] ({buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43}),
        .\bus_wide_gen.data_buf_reg[31] (buff_rdata_n_45),
        .\bus_wide_gen.data_buf_reg[31]_0 ({\bus_wide_gen.data_buf_reg_n_3_[31] ,\bus_wide_gen.data_buf_reg_n_3_[30] ,\bus_wide_gen.data_buf_reg_n_3_[29] ,\bus_wide_gen.data_buf_reg_n_3_[28] ,\bus_wide_gen.data_buf_reg_n_3_[27] ,\bus_wide_gen.data_buf_reg_n_3_[26] ,\bus_wide_gen.data_buf_reg_n_3_[25] ,\bus_wide_gen.data_buf_reg_n_3_[24] ,\bus_wide_gen.data_buf_reg_n_3_[23] ,\bus_wide_gen.data_buf_reg_n_3_[22] ,\bus_wide_gen.data_buf_reg_n_3_[21] ,\bus_wide_gen.data_buf_reg_n_3_[20] ,\bus_wide_gen.data_buf_reg_n_3_[19] ,\bus_wide_gen.data_buf_reg_n_3_[18] ,\bus_wide_gen.data_buf_reg_n_3_[17] ,\bus_wide_gen.data_buf_reg_n_3_[16] ,\bus_wide_gen.data_buf_reg_n_3_[15] ,\bus_wide_gen.data_buf_reg_n_3_[14] ,\bus_wide_gen.data_buf_reg_n_3_[13] ,\bus_wide_gen.data_buf_reg_n_3_[12] ,\bus_wide_gen.data_buf_reg_n_3_[11] ,\bus_wide_gen.data_buf_reg_n_3_[10] ,\bus_wide_gen.data_buf_reg_n_3_[9] ,\bus_wide_gen.data_buf_reg_n_3_[8] }),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_44),
        .\bus_wide_gen.len_cnt_reg[0] (buff_rdata_n_46),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_6 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .dout_valid_reg_0(\bus_wide_gen.fifo_burst_n_34 ),
        .full_n_reg_0({data_pack,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56}),
        .last_split(last_split),
        .m_axi_gmem_RREADY(m_axi_gmem_RREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .\q_reg[11] (\bus_wide_gen.fifo_burst_n_43 ),
        .\q_reg[11]_0 (burst_pack),
        .\q_tmp_reg[0]_0 (SR),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .\usedw_reg[7]_0 ({buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_43),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_33),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_32),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_31),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_30),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_29),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_28),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_42),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[24] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[25] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[26] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[27] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[28] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[29] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_41),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[30] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[31] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_40),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_39),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_38),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_37),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_36),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_35),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(buff_rdata_n_19),
        .D(buff_rdata_n_34),
        .Q(\bus_wide_gen.data_buf_reg_n_3_[9] ),
        .R(1'b0));
  design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.CO(first_sect),
        .D({\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 ,\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 ,\bus_wide_gen.fifo_burst_n_40 ,\bus_wide_gen.fifo_burst_n_41 ,\bus_wide_gen.fifo_burst_n_42 }),
        .E(buff_rdata_n_19),
        .O(data1[1]),
        .Q(burst_pack),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\beat_len_buf_reg[9] (beat_len_buf),
        .beat_valid(beat_valid),
        .burst_valid(burst_valid),
        .\bus_wide_gen.data_buf_reg[31] (\bus_wide_gen.fifo_burst_n_43 ),
        .\bus_wide_gen.len_cnt_reg[2] (buff_rdata_n_45),
        .\bus_wide_gen.len_cnt_reg[3] (\bus_wide_gen.len_cnt_reg__0 [3:0]),
        .\bus_wide_gen.len_cnt_reg[6] (buff_rdata_n_46),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_7 ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.fifo_burst_n_6 ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.fifo_burst_n_49 ),
        .\bus_wide_gen.rdata_valid_t_reg_1 (rs_rdata_n_26),
        .\bus_wide_gen.rdata_valid_t_reg_2 (buff_rdata_n_44),
        .\bus_wide_gen.rdata_valid_t_reg_3 (\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_31 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_29 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .\could_multi_bursts.araddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_11 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_wide_gen.fifo_burst_n_8 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_28 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\dout_buf_reg[31] ({buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51,buff_rdata_n_52,buff_rdata_n_53,buff_rdata_n_54,buff_rdata_n_55,buff_rdata_n_56}),
        .\end_addr_buf_reg[11] ({\end_addr_buf_reg_n_3_[11] ,\end_addr_buf_reg_n_3_[10] ,\end_addr_buf_reg_n_3_[9] ,\end_addr_buf_reg_n_3_[8] ,\end_addr_buf_reg_n_3_[7] ,\end_addr_buf_reg_n_3_[6] ,\end_addr_buf_reg_n_3_[5] ,\end_addr_buf_reg_n_3_[4] ,\end_addr_buf_reg_n_3_[3] ,\end_addr_buf_reg_n_3_[2] ,\end_addr_buf_reg_n_3_[1] ,\end_addr_buf_reg_n_3_[0] }),
        .\end_addr_buf_reg[31] (last_sect),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(\bus_wide_gen.fifo_burst_n_50 ),
        .fifo_rreq_valid_buf_reg_0(fifo_rreq_valid_buf_reg_n_3),
        .full_n_reg_0(\bus_wide_gen.fifo_burst_n_34 ),
        .in(arlen_tmp),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(\bus_wide_gen.fifo_burst_n_45 ),
        .last_split(last_split),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_loop(next_loop),
        .\pout_reg[2]_0 (\bus_wide_gen.fifo_burst_n_46 ),
        .rdata_ack_t(rdata_ack_t),
        .rreq_handling_reg(\bus_wide_gen.fifo_burst_n_48 ),
        .rreq_handling_reg_0(rreq_handling_reg_n_3),
        .\sect_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_10 ),
        .\sect_addr_buf_reg[1]_0 ({\sect_addr_buf_reg_n_3_[1] ,\sect_addr_buf_reg_n_3_[0] }),
        .\sect_addr_buf_reg[31] (p_15_in),
        .\sect_end_buf_reg[0] (\bus_wide_gen.fifo_burst_n_33 ),
        .\sect_end_buf_reg[0]_0 (\sect_end_buf_reg_n_3_[0] ),
        .\sect_end_buf_reg[1] (\bus_wide_gen.fifo_burst_n_9 ),
        .\sect_end_buf_reg[1]_0 (\bus_wide_gen.fifo_burst_n_32 ),
        .\sect_end_buf_reg[1]_1 (\sect_end_buf_reg_n_3_[1] ),
        .\sect_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_13 ),
        .\sect_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_14 ),
        .\sect_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_15 ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_12 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_16 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_17 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_18 ),
        .\sect_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_19 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_20 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_21 ),
        .\sect_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_22 ),
        .\sect_len_buf_reg[9]_0 ({\sect_len_buf_reg_n_3_[9] ,\sect_len_buf_reg_n_3_[8] ,\sect_len_buf_reg_n_3_[7] ,\sect_len_buf_reg_n_3_[6] ,\sect_len_buf_reg_n_3_[5] ,\sect_len_buf_reg_n_3_[4] ,\sect_len_buf_reg_n_3_[3] ,\sect_len_buf_reg_n_3_[2] ,\sect_len_buf_reg_n_3_[1] ,\sect_len_buf_reg_n_3_[0] }),
        .\start_addr_buf_reg[11] ({\start_addr_buf_reg_n_3_[11] ,\start_addr_buf_reg_n_3_[10] ,\start_addr_buf_reg_n_3_[9] ,\start_addr_buf_reg_n_3_[8] ,\start_addr_buf_reg_n_3_[7] ,\start_addr_buf_reg_n_3_[6] ,\start_addr_buf_reg_n_3_[5] ,\start_addr_buf_reg_n_3_[4] ,\start_addr_buf_reg_n_3_[3] ,\start_addr_buf_reg_n_3_[2] }));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_7_n_3 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_7_n_3 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_7 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_7_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(last_split),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_7 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_49 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_4),
        .Q(m_axi_gmem_ARVALID),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[10] ),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[11] ),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(data1[12]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[12] ),
        .O(araddr_tmp[12]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_3 
       (.I0(m_axi_gmem_ARADDR[10]),
        .O(\could_multi_bursts.araddr_buf[12]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_4 
       (.I0(m_axi_gmem_ARADDR[9]),
        .O(\could_multi_bursts.araddr_buf[12]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_5 
       (.I0(m_axi_gmem_ARADDR[8]),
        .O(\could_multi_bursts.araddr_buf[12]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[12]_i_6 
       (.I0(m_axi_gmem_ARADDR[7]),
        .O(\could_multi_bursts.araddr_buf[12]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(data1[13]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[13] ),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(data1[14]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[14] ),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(data1[15]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[15] ),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(data1[16]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[16] ),
        .O(araddr_tmp[16]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_3 
       (.I0(m_axi_gmem_ARADDR[14]),
        .O(\could_multi_bursts.araddr_buf[16]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_4 
       (.I0(m_axi_gmem_ARADDR[13]),
        .O(\could_multi_bursts.araddr_buf[16]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_5 
       (.I0(m_axi_gmem_ARADDR[12]),
        .O(\could_multi_bursts.araddr_buf[16]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[16]_i_6 
       (.I0(m_axi_gmem_ARADDR[11]),
        .O(\could_multi_bursts.araddr_buf[16]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(data1[17]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[17] ),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(data1[18]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[18] ),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(data1[19]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[19] ),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(data1[20]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[20] ),
        .O(araddr_tmp[20]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_3 
       (.I0(m_axi_gmem_ARADDR[18]),
        .O(\could_multi_bursts.araddr_buf[20]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_4 
       (.I0(m_axi_gmem_ARADDR[17]),
        .O(\could_multi_bursts.araddr_buf[20]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_5 
       (.I0(m_axi_gmem_ARADDR[16]),
        .O(\could_multi_bursts.araddr_buf[20]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[20]_i_6 
       (.I0(m_axi_gmem_ARADDR[15]),
        .O(\could_multi_bursts.araddr_buf[20]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(data1[21]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[21] ),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(data1[22]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[22] ),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(data1[23]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[23] ),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(data1[24]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[24] ),
        .O(araddr_tmp[24]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_3 
       (.I0(m_axi_gmem_ARADDR[22]),
        .O(\could_multi_bursts.araddr_buf[24]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_4 
       (.I0(m_axi_gmem_ARADDR[21]),
        .O(\could_multi_bursts.araddr_buf[24]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_5 
       (.I0(m_axi_gmem_ARADDR[20]),
        .O(\could_multi_bursts.araddr_buf[24]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[24]_i_6 
       (.I0(m_axi_gmem_ARADDR[19]),
        .O(\could_multi_bursts.araddr_buf[24]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(data1[25]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[25] ),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(data1[26]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[26] ),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(data1[27]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[27] ),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(data1[28]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[28] ),
        .O(araddr_tmp[28]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_3 
       (.I0(m_axi_gmem_ARADDR[26]),
        .O(\could_multi_bursts.araddr_buf[28]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_4 
       (.I0(m_axi_gmem_ARADDR[25]),
        .O(\could_multi_bursts.araddr_buf[28]_i_4_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_5 
       (.I0(m_axi_gmem_ARADDR[24]),
        .O(\could_multi_bursts.araddr_buf[28]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[28]_i_6 
       (.I0(m_axi_gmem_ARADDR[23]),
        .O(\could_multi_bursts.araddr_buf[28]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(data1[29]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[29] ),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[2] ),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(data1[30]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[30] ),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(data1[31]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[31] ),
        .O(araddr_tmp[31]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_5 
       (.I0(m_axi_gmem_ARADDR[29]),
        .O(\could_multi_bursts.araddr_buf[31]_i_5_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_6 
       (.I0(m_axi_gmem_ARADDR[28]),
        .O(\could_multi_bursts.araddr_buf[31]_i_6_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[31]_i_7 
       (.I0(m_axi_gmem_ARADDR[27]),
        .O(\could_multi_bursts.araddr_buf[31]_i_7_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[3] ),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(data1[4]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[4] ),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(ARLEN[0]),
        .I2(ARLEN[1]),
        .I3(ARLEN[2]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_3 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(ARLEN[1]),
        .I2(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_3 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(ARLEN[0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(data1[5]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[5] ),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[6] ),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[7] ),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[8] ),
        .O(araddr_tmp[8]));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[6]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_3 ));
  LUT1 #(
    .INIT(2'h2)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[5]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_3 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_5 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_5_n_3 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.araddr_buf[8]_i_6 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(ARLEN[2]),
        .I2(ARLEN[1]),
        .I3(ARLEN[0]),
        .I4(ARLEN[3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_6_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\bus_wide_gen.fifo_burst_n_11 ),
        .I2(\sect_addr_buf_reg_n_3_[9] ),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S({\could_multi_bursts.araddr_buf[12]_i_3_n_3 ,\could_multi_bursts.araddr_buf[12]_i_4_n_3 ,\could_multi_bursts.araddr_buf[12]_i_5_n_3 ,\could_multi_bursts.araddr_buf[12]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S({\could_multi_bursts.araddr_buf[16]_i_3_n_3 ,\could_multi_bursts.araddr_buf[16]_i_4_n_3 ,\could_multi_bursts.araddr_buf[16]_i_5_n_3 ,\could_multi_bursts.araddr_buf[16]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S({\could_multi_bursts.araddr_buf[20]_i_3_n_3 ,\could_multi_bursts.araddr_buf[20]_i_4_n_3 ,\could_multi_bursts.araddr_buf[20]_i_5_n_3 ,\could_multi_bursts.araddr_buf[20]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S({\could_multi_bursts.araddr_buf[24]_i_3_n_3 ,\could_multi_bursts.araddr_buf[24]_i_4_n_3 ,\could_multi_bursts.araddr_buf[24]_i_5_n_3 ,\could_multi_bursts.araddr_buf[24]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S({\could_multi_bursts.araddr_buf[28]_i_3_n_3 ,\could_multi_bursts.araddr_buf[28]_i_4_n_3 ,\could_multi_bursts.araddr_buf[28]_i_5_n_3 ,\could_multi_bursts.araddr_buf[28]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_3 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_3_n_5 ,\could_multi_bursts.araddr_buf_reg[31]_i_3_n_6 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_3_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,\could_multi_bursts.araddr_buf[31]_i_5_n_3 ,\could_multi_bursts.araddr_buf[31]_i_6_n_3 ,\could_multi_bursts.araddr_buf[31]_i_7_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O(data1[4:1]),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_3 ,\could_multi_bursts.araddr_buf[4]_i_4_n_3 ,\could_multi_bursts.araddr_buf[4]_i_5_n_3 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_5 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_6 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({\could_multi_bursts.araddr_buf[8]_i_3_n_3 ,\could_multi_bursts.araddr_buf[8]_i_4_n_3 ,\could_multi_bursts.araddr_buf[8]_i_5_n_3 ,\could_multi_bursts.araddr_buf[8]_i_6_n_3 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[0]),
        .Q(ARLEN[0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[1]),
        .Q(ARLEN[1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[2]),
        .Q(ARLEN[2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(arlen_tmp[3]),
        .Q(ARLEN[3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(next_loop),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_8 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_3 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_3_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_3,end_addr_carry_n_4,end_addr_carry_n_5,end_addr_carry_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[3] ,\start_addr_reg_n_3_[2] ,\start_addr_reg_n_3_[1] ,\start_addr_reg_n_3_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1_n_3,end_addr_carry_i_2_n_3,end_addr_carry_i_3_n_3,end_addr_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_3),
        .CO({end_addr_carry__0_n_3,end_addr_carry__0_n_4,end_addr_carry__0_n_5,end_addr_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[7] ,\start_addr_reg_n_3_[6] ,\start_addr_reg_n_3_[5] ,\start_addr_reg_n_3_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1_n_3,end_addr_carry__0_i_2_n_3,end_addr_carry__0_i_3_n_3,end_addr_carry__0_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_3_[7] ),
        .I1(\align_len_reg_n_3_[7] ),
        .O(end_addr_carry__0_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_3_[6] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry__0_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_3_[5] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry__0_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_3_[4] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry__0_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_3),
        .CO({end_addr_carry__1_n_3,end_addr_carry__1_n_4,end_addr_carry__1_n_5,end_addr_carry__1_n_6}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_3_[11] ,\start_addr_reg_n_3_[10] ,\start_addr_reg_n_3_[9] ,\start_addr_reg_n_3_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1_n_3,end_addr_carry__1_i_2_n_3,end_addr_carry__1_i_3_n_3,end_addr_carry__1_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_3_[11] ),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__1_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_3_[10] ),
        .I1(\align_len_reg_n_3_[10] ),
        .O(end_addr_carry__1_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_3_[9] ),
        .I1(\align_len_reg_n_3_[9] ),
        .O(end_addr_carry__1_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_3_[8] ),
        .I1(\align_len_reg_n_3_[8] ),
        .O(end_addr_carry__1_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_3),
        .CO({end_addr_carry__2_n_3,end_addr_carry__2_n_4,end_addr_carry__2_n_5,end_addr_carry__2_n_6}),
        .CYINIT(1'b0),
        .DI(data[3:0]),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1_n_3,end_addr_carry__2_i_2_n_3,end_addr_carry__2_i_3_n_3,end_addr_carry__2_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(data[3]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(data[2]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(data[1]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(data[0]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__2_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_3),
        .CO({end_addr_carry__3_n_3,end_addr_carry__3_n_4,end_addr_carry__3_n_5,end_addr_carry__3_n_6}),
        .CYINIT(1'b0),
        .DI(data[7:4]),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1_n_3,end_addr_carry__3_i_2_n_3,end_addr_carry__3_i_3_n_3,end_addr_carry__3_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(data[7]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(data[6]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(data[5]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(data[4]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__3_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_3),
        .CO({end_addr_carry__4_n_3,end_addr_carry__4_n_4,end_addr_carry__4_n_5,end_addr_carry__4_n_6}),
        .CYINIT(1'b0),
        .DI(data[11:8]),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1_n_3,end_addr_carry__4_i_2_n_3,end_addr_carry__4_i_3_n_3,end_addr_carry__4_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(data[11]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(data[10]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(data[9]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(data[8]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__4_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_3),
        .CO({end_addr_carry__5_n_3,end_addr_carry__5_n_4,end_addr_carry__5_n_5,end_addr_carry__5_n_6}),
        .CYINIT(1'b0),
        .DI(data[15:12]),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1_n_3,end_addr_carry__5_i_2_n_3,end_addr_carry__5_i_3_n_3,end_addr_carry__5_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(data[15]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(data[14]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(data[13]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(data[12]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__5_i_4_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_3),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_4,end_addr_carry__6_n_5,end_addr_carry__6_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,data[18:16]}),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1_n_3,end_addr_carry__6_i_2_n_3,end_addr_carry__6_i_3_n_3,end_addr_carry__6_i_4_n_3}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(data[19]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(data[18]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(data[17]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4
       (.I0(data[16]),
        .I1(\align_len_reg_n_3_[31] ),
        .O(end_addr_carry__6_i_4_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_3_[3] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_1_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_3_[2] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_2_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_3_[1] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_3_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_3_[0] ),
        .I1(\align_len_reg_n_3_[6] ),
        .O(end_addr_carry_i_4_n_3));
  design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_fifo__parameterized1 fifo_rctl
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_4),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (m_axi_gmem_ARVALID),
        .\could_multi_bursts.sect_handling_reg (\could_multi_bursts.sect_handling_reg_n_3 ),
        .\dout_buf_reg[34] (data_pack),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .next_loop(next_loop));
  design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_fifo__parameterized0 fifo_rreq
       (.D(align_len0[6]),
        .E(align_len),
        .O({fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60}),
        .Q(data),
        .S({fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11}),
        .\align_len_reg[10] ({fifo_rreq_data[42:39],fifo_rreq_data[32],fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_9 ),
        .\data_p1_reg[39] ({rs2f_rreq_data[39],rs2f_rreq_data[32:0]}),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_3),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg(fifo_rreq_n_77),
        .next_rreq(next_rreq),
        .push(push),
        .rreq_handling_reg(rreq_handling_reg_n_3),
        .rreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_45 ),
        .rreq_handling_reg_1(\bus_wide_gen.fifo_burst_n_46 ),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt_reg(sect_cnt_reg),
        .\sect_cnt_reg[11] ({fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67,fifo_rreq_n_68}),
        .\sect_cnt_reg[15] ({fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72}),
        .\sect_cnt_reg[19]_0 ({fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76}),
        .\sect_cnt_reg[7] ({fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64}),
        .\sect_cnt_reg_19__s_port_] (fifo_rreq_n_5),
        .\start_addr_buf_reg[31] ({fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53}),
        .\start_addr_buf_reg[31]_0 ({fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56}),
        .\state_reg[0] (rs2f_rreq_valid));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_50 ),
        .Q(fifo_rreq_valid_buf_reg_n_3),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_3,first_sect_carry_n_4,first_sect_carry_n_5,first_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_3,first_sect_carry_i_2_n_3,first_sect_carry_i_3_n_3,first_sect_carry_i_4_n_3}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_3),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_5,first_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_3,first_sect_carry__0_i_2_n_3,first_sect_carry__0_i_3_n_3}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(p_0_in_0[19]),
        .I1(sect_cnt_reg[19]),
        .I2(p_0_in_0[18]),
        .I3(sect_cnt_reg[18]),
        .O(first_sect_carry__0_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(p_0_in_0[17]),
        .I1(sect_cnt_reg[17]),
        .I2(sect_cnt_reg[16]),
        .I3(p_0_in_0[16]),
        .I4(sect_cnt_reg[15]),
        .I5(p_0_in_0[15]),
        .O(first_sect_carry__0_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(p_0_in_0[14]),
        .I1(sect_cnt_reg[14]),
        .I2(sect_cnt_reg[12]),
        .I3(p_0_in_0[12]),
        .I4(sect_cnt_reg[13]),
        .I5(p_0_in_0[13]),
        .O(first_sect_carry__0_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(sect_cnt_reg[9]),
        .I1(p_0_in_0[9]),
        .I2(sect_cnt_reg[10]),
        .I3(p_0_in_0[10]),
        .I4(p_0_in_0[11]),
        .I5(sect_cnt_reg[11]),
        .O(first_sect_carry_i_1_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(sect_cnt_reg[8]),
        .I1(p_0_in_0[8]),
        .I2(sect_cnt_reg[6]),
        .I3(p_0_in_0[6]),
        .I4(p_0_in_0[7]),
        .I5(sect_cnt_reg[7]),
        .O(first_sect_carry_i_2_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(sect_cnt_reg[3]),
        .I1(p_0_in_0[3]),
        .I2(sect_cnt_reg[4]),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .I5(sect_cnt_reg[5]),
        .O(first_sect_carry_i_3_n_3));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(p_0_in_0[1]),
        .I1(sect_cnt_reg[1]),
        .I2(sect_cnt_reg[2]),
        .I3(p_0_in_0[2]),
        .I4(sect_cnt_reg[0]),
        .I5(p_0_in_0[0]),
        .O(first_sect_carry_i_4_n_3));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_77),
        .Q(invalid_len_event),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_3,last_sect_carry_n_4,last_sect_carry_n_5,last_sect_carry_n_6}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_3),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_5,last_sect_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_3,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_47}),
        .O({p_0_out_carry_n_7,p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10}),
        .S({buff_rdata_n_6,buff_rdata_n_7,buff_rdata_n_8,buff_rdata_n_9}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_3),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10}),
        .S({1'b0,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_48 ),
        .Q(rreq_handling_reg_n_3),
        .R(SR));
  design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.E(E),
        .Q(Q[6:2]),
        .WEBWE(WEBWE),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[12]_0 (\ap_CS_fsm_reg[12]_0 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .ap_NS_fsm(ap_NS_fsm[5:2]),
        .ap_NS_fsm354_out(ap_NS_fsm354_out),
        .ap_block_pp0_stage1_flag00011001(ap_block_pp0_stage1_flag00011001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter8_reg),
        .ap_reg_ioackin_gmem2_WREADY(ap_reg_ioackin_gmem2_WREADY),
        .ap_reg_ioackin_gmem2_WREADY_reg(ap_reg_ioackin_gmem2_WREADY_reg),
        .ap_reg_pp0_iter3_tmp_46_reg_1134(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .ap_reg_pp0_iter3_tmp_49_reg_1138(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 (\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] (\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] (\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ),
        .ap_reg_pp0_iter5_tmp_46_reg_1134(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .ap_reg_pp0_iter5_tmp_49_reg_1138(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\bus_wide_gen.data_buf_reg[7] ({\bus_wide_gen.data_buf_reg_n_3_[7] ,\bus_wide_gen.data_buf_reg_n_3_[6] ,\bus_wide_gen.data_buf_reg_n_3_[5] ,\bus_wide_gen.data_buf_reg_n_3_[4] ,\bus_wide_gen.data_buf_reg_n_3_[3] ,\bus_wide_gen.data_buf_reg_n_3_[2] ,\bus_wide_gen.data_buf_reg_n_3_[1] ,\bus_wide_gen.data_buf_reg_n_3_[0] }),
        .\bus_wide_gen.len_cnt_reg[0] (rs_rdata_n_26),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_3 ),
        .gmem2_WREADY(gmem2_WREADY),
        .grp_fu_393_p2(grp_fu_393_p2),
        .\i_1_reg_1037_reg[10] (\i_1_reg_1037_reg[10] ),
        .\i_reg_333_reg[10] (\i_reg_333_reg[10] ),
        .\j_reg_1128_reg[10] (\j_reg_1128_reg[10] ),
        .\lineBuffer_0_addr_2_reg_1147_reg[10] (\lineBuffer_0_addr_2_reg_1147_reg[10] ),
        .\lineBuffer_0_addr_reg_1042_reg[0] (\lineBuffer_0_addr_reg_1042_reg[0] ),
        .\lineBuffer_0_addr_reg_1042_reg[0]_0 (\lineBuffer_0_addr_reg_1042_reg[0]_0 ),
        .rdata_ack_t(rdata_ack_t),
        .\reg_399_reg[0] (\reg_399_reg[0] ),
        .\reg_399_reg[7] (\reg_399_reg[7] ),
        .\tmp_10_reg_1142_reg[0] (\tmp_10_reg_1142_reg[0] ),
        .\tmp_15_reg_1299_reg[7] (\tmp_15_reg_1299_reg[7] ),
        .tmp_1_fu_549_p2(tmp_1_fu_549_p2),
        .\tmp_22_reg_1271_reg[7] (\tmp_22_reg_1271_reg[7] ),
        .tmp_46_reg_1134(tmp_46_reg_1134),
        .\tmp_46_reg_1134_reg[0] (\tmp_46_reg_1134_reg[0] ),
        .tmp_49_fu_651_p2(tmp_49_fu_651_p2),
        .tmp_49_reg_1138(tmp_49_reg_1138),
        .\tmp_49_reg_1138_reg[0] (\tmp_49_reg_1138_reg[0] ),
        .tmp_8_fu_627_p2(tmp_8_fu_627_p2),
        .tmp_8_reg_1124(tmp_8_reg_1124));
  design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_reg_slice rs_rreq
       (.Q(Q[1:0]),
        .ap_NS_fsm(ap_NS_fsm[1:0]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_reg_ioackin_gmem_ARREADY(ap_reg_ioackin_gmem_ARREADY),
        .ap_rst_n(SR),
        .empty_n_reg(empty_n_reg),
        .\gmem_addr_1_reg_1113_reg[31] (\gmem_addr_1_reg_1113_reg[31] ),
        .\gmem_addr_reg_1028_reg[31] (\gmem_addr_reg_1028_reg[31] ),
        .p_shl5_cast_fu_429_p1(p_shl5_cast_fu_429_p1),
        .push(push),
        .\q_reg[42] ({rs2f_rreq_data[39],rs2f_rreq_data[32:0]}),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(rs2f_rreq_valid),
        .tmp_46_reg_1134(tmp_46_reg_1134),
        .\tmp_46_reg_1134_reg[0] (\tmp_46_reg_1134_reg[0]_0 ),
        .tmp_49_reg_1138(tmp_49_reg_1138),
        .tmp_8_reg_1124(tmp_8_reg_1124));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(sect_cnt_reg[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(sect_cnt_reg[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(sect_cnt_reg[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(sect_cnt_reg[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(sect_cnt_reg[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(sect_cnt_reg[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(sect_cnt_reg[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(sect_cnt_reg[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(sect_cnt_reg[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(sect_cnt_reg[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(sect_cnt_reg[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(sect_cnt_reg[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(sect_cnt_reg[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(sect_cnt_reg[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(sect_cnt_reg[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(sect_cnt_reg[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(sect_cnt_reg[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(sect_cnt_reg[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(sect_cnt_reg[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_2 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(sect_cnt_reg[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_3_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_3_[0] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_3_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_3_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_3_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_3_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_3_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_3_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_3_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_3_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_3_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_3_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_3_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_3_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_3_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_3_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_3_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_3_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_3_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_3_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_3_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_3_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_3_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_3_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_3_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_3_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_3_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_3_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_3_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_3_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_3_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_3_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_3_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_10 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_60),
        .Q(sect_cnt_reg[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_66),
        .Q(sect_cnt_reg[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_65),
        .Q(sect_cnt_reg[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_72),
        .Q(sect_cnt_reg[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_71),
        .Q(sect_cnt_reg[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_70),
        .Q(sect_cnt_reg[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_69),
        .Q(sect_cnt_reg[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_76),
        .Q(sect_cnt_reg[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_75),
        .Q(sect_cnt_reg[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_74),
        .Q(sect_cnt_reg[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_73),
        .Q(sect_cnt_reg[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_59),
        .Q(sect_cnt_reg[1]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_58),
        .Q(sect_cnt_reg[2]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_57),
        .Q(sect_cnt_reg[3]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_64),
        .Q(sect_cnt_reg[4]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_63),
        .Q(sect_cnt_reg[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_62),
        .Q(sect_cnt_reg[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_61),
        .Q(sect_cnt_reg[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_68),
        .Q(sect_cnt_reg[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_5),
        .D(fifo_rreq_n_67),
        .Q(sect_cnt_reg[9]),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\sect_end_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\sect_end_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_len_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_len_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_len_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_len_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_len_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_len_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_len_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\sect_len_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\sect_len_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_12 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\sect_len_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[0] ),
        .Q(\start_addr_buf_reg_n_3_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[10] ),
        .Q(\start_addr_buf_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[11] ),
        .Q(\start_addr_buf_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[0]),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[1]),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[2]),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[3]),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[4]),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[5]),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[6]),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[7]),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[1] ),
        .Q(\start_addr_buf_reg_n_3_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[8]),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[9]),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[10]),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[11]),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[12]),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[13]),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[14]),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[15]),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[16]),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[17]),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[2] ),
        .Q(\start_addr_buf_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[18]),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(data[19]),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[3] ),
        .Q(\start_addr_buf_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[4] ),
        .Q(\start_addr_buf_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[5] ),
        .Q(\start_addr_buf_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[6] ),
        .Q(\start_addr_buf_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[7] ),
        .Q(\start_addr_buf_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[8] ),
        .Q(\start_addr_buf_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_3_[9] ),
        .Q(\start_addr_buf_reg_n_3_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_3_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_3_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_3_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(data[0]),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(data[1]),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(data[2]),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(data[3]),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(data[4]),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(data[5]),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_30),
        .Q(data[6]),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_29),
        .Q(data[7]),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_3_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_28),
        .Q(data[8]),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_27),
        .Q(data[9]),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_26),
        .Q(data[10]),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_25),
        .Q(data[11]),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_24),
        .Q(data[12]),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_23),
        .Q(data[13]),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_22),
        .Q(data[14]),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_21),
        .Q(data[15]),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_20),
        .Q(data[16]),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_19),
        .Q(data[17]),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_3_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_18),
        .Q(data[18]),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_17),
        .Q(data[19]),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_3_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_3_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_3_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_3_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_3_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_3_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_3_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem_m_axi_reg_slice" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    ap_NS_fsm,
    empty_n_reg,
    s_ready_t_reg_1,
    push,
    \q_reg[42] ,
    ap_rst_n,
    ap_clk,
    Q,
    ap_reg_ioackin_gmem_ARREADY,
    p_shl5_cast_fu_429_p1,
    tmp_49_reg_1138,
    tmp_8_reg_1124,
    tmp_46_reg_1134,
    ap_enable_reg_pp0_iter0,
    \tmp_46_reg_1134_reg[0] ,
    rs2f_rreq_ack,
    \gmem_addr_1_reg_1113_reg[31] ,
    \gmem_addr_reg_1028_reg[31] );
  output s_ready_t_reg_0;
  output [1:0]ap_NS_fsm;
  output empty_n_reg;
  output [0:0]s_ready_t_reg_1;
  output push;
  output [33:0]\q_reg[42] ;
  input ap_rst_n;
  input ap_clk;
  input [1:0]Q;
  input ap_reg_ioackin_gmem_ARREADY;
  input [1:0]p_shl5_cast_fu_429_p1;
  input tmp_49_reg_1138;
  input tmp_8_reg_1124;
  input tmp_46_reg_1134;
  input ap_enable_reg_pp0_iter0;
  input [33:0]\tmp_46_reg_1134_reg[0] ;
  input rs2f_rreq_ack;
  input [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  input [31:0]\gmem_addr_reg_1028_reg[31] ;

  wire [1:0]Q;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_reg_ioackin_gmem_ARREADY;
  wire ap_rst_n;
  wire \data_p1[0]_i_1_n_3 ;
  wire \data_p1[10]_i_1_n_3 ;
  wire \data_p1[11]_i_1_n_3 ;
  wire \data_p1[12]_i_1_n_3 ;
  wire \data_p1[13]_i_1_n_3 ;
  wire \data_p1[14]_i_1_n_3 ;
  wire \data_p1[15]_i_1_n_3 ;
  wire \data_p1[16]_i_1_n_3 ;
  wire \data_p1[17]_i_1_n_3 ;
  wire \data_p1[18]_i_1_n_3 ;
  wire \data_p1[19]_i_1_n_3 ;
  wire \data_p1[1]_i_1_n_3 ;
  wire \data_p1[20]_i_1_n_3 ;
  wire \data_p1[21]_i_1_n_3 ;
  wire \data_p1[22]_i_1_n_3 ;
  wire \data_p1[23]_i_1_n_3 ;
  wire \data_p1[24]_i_1_n_3 ;
  wire \data_p1[25]_i_1_n_3 ;
  wire \data_p1[26]_i_1_n_3 ;
  wire \data_p1[27]_i_1_n_3 ;
  wire \data_p1[28]_i_1_n_3 ;
  wire \data_p1[29]_i_1_n_3 ;
  wire \data_p1[2]_i_1_n_3 ;
  wire \data_p1[30]_i_1_n_3 ;
  wire \data_p1[31]_i_1_n_3 ;
  wire \data_p1[32]_i_1_n_3 ;
  wire \data_p1[39]_i_2_n_3 ;
  wire \data_p1[3]_i_1_n_3 ;
  wire \data_p1[4]_i_1_n_3 ;
  wire \data_p1[5]_i_1_n_3 ;
  wire \data_p1[6]_i_1_n_3 ;
  wire \data_p1[7]_i_1__0_n_3 ;
  wire \data_p1[8]_i_1_n_3 ;
  wire \data_p1[9]_i_1_n_3 ;
  wire [39:0]data_p2;
  wire empty_n_reg;
  wire [31:0]\gmem_addr_1_reg_1113_reg[31] ;
  wire [31:0]\gmem_addr_reg_1028_reg[31] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]p_shl5_cast_fu_429_p1;
  wire push;
  wire [33:0]\q_reg[42] ;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_3;
  wire s_ready_t_reg_0;
  wire [0:0]s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_3 ;
  wire \state[0]_i_2_n_3 ;
  wire \state[1]_i_1__0_n_3 ;
  wire tmp_46_reg_1134;
  wire [33:0]\tmp_46_reg_1134_reg[0] ;
  wire tmp_49_reg_1138;
  wire tmp_8_reg_1124;

  LUT6 #(
    .INIT(64'h7070707070707F70)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(p_shl5_cast_fu_429_p1[0]),
        .I1(p_shl5_cast_fu_429_p1[1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(s_ready_t_reg_0),
        .I5(ap_reg_ioackin_gmem_ARREADY),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ap_CS_fsm_reg[6]_srl4___ap_CS_fsm_reg_r_2_i_1 
       (.I0(Q[1]),
        .I1(s_ready_t_reg_0),
        .I2(ap_reg_ioackin_gmem_ARREADY),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[0]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [0]),
        .I1(\gmem_addr_reg_1028_reg[31] [0]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[0]),
        .O(\data_p1[0]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[10]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [10]),
        .I1(\gmem_addr_reg_1028_reg[31] [10]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[10]),
        .O(\data_p1[10]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[11]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [11]),
        .I1(\gmem_addr_reg_1028_reg[31] [11]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[11]),
        .O(\data_p1[11]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[12]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [12]),
        .I1(\gmem_addr_reg_1028_reg[31] [12]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[12]),
        .O(\data_p1[12]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[13]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [13]),
        .I1(\gmem_addr_reg_1028_reg[31] [13]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[13]),
        .O(\data_p1[13]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[14]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [14]),
        .I1(\gmem_addr_reg_1028_reg[31] [14]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[14]),
        .O(\data_p1[14]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[15]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [15]),
        .I1(\gmem_addr_reg_1028_reg[31] [15]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[15]),
        .O(\data_p1[15]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[16]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [16]),
        .I1(\gmem_addr_reg_1028_reg[31] [16]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[16]),
        .O(\data_p1[16]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[17]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [17]),
        .I1(\gmem_addr_reg_1028_reg[31] [17]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[17]),
        .O(\data_p1[17]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[18]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [18]),
        .I1(\gmem_addr_reg_1028_reg[31] [18]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[18]),
        .O(\data_p1[18]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[19]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [19]),
        .I1(\gmem_addr_reg_1028_reg[31] [19]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[19]),
        .O(\data_p1[19]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[1]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [1]),
        .I1(\gmem_addr_reg_1028_reg[31] [1]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[1]),
        .O(\data_p1[1]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[20]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [20]),
        .I1(\gmem_addr_reg_1028_reg[31] [20]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[20]),
        .O(\data_p1[20]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[21]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [21]),
        .I1(\gmem_addr_reg_1028_reg[31] [21]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[21]),
        .O(\data_p1[21]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[22]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [22]),
        .I1(\gmem_addr_reg_1028_reg[31] [22]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[22]),
        .O(\data_p1[22]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[23]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [23]),
        .I1(\gmem_addr_reg_1028_reg[31] [23]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[23]),
        .O(\data_p1[23]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[24]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [24]),
        .I1(\gmem_addr_reg_1028_reg[31] [24]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[24]),
        .O(\data_p1[24]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[25]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [25]),
        .I1(\gmem_addr_reg_1028_reg[31] [25]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[25]),
        .O(\data_p1[25]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[26]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [26]),
        .I1(\gmem_addr_reg_1028_reg[31] [26]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[26]),
        .O(\data_p1[26]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[27]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [27]),
        .I1(\gmem_addr_reg_1028_reg[31] [27]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[27]),
        .O(\data_p1[27]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[28]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [28]),
        .I1(\gmem_addr_reg_1028_reg[31] [28]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[28]),
        .O(\data_p1[28]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[29]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [29]),
        .I1(\gmem_addr_reg_1028_reg[31] [29]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[29]),
        .O(\data_p1[29]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[2]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [2]),
        .I1(\gmem_addr_reg_1028_reg[31] [2]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[2]),
        .O(\data_p1[2]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[30]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [30]),
        .I1(\gmem_addr_reg_1028_reg[31] [30]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[30]),
        .O(\data_p1[30]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[31]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [31]),
        .I1(\gmem_addr_reg_1028_reg[31] [31]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[31]),
        .O(\data_p1[31]_i_1_n_3 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1 
       (.I0(\tmp_46_reg_1134_reg[0] [32]),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(data_p2[32]),
        .O(\data_p1[32]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'h0D000D0D88888888)) 
    \data_p1[39]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(rs2f_rreq_ack),
        .I2(ap_reg_ioackin_gmem_ARREADY),
        .I3(Q[1]),
        .I4(\tmp_46_reg_1134_reg[0] [33]),
        .I5(state),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_2 
       (.I0(\tmp_46_reg_1134_reg[0] [33]),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(data_p2[39]),
        .O(\data_p1[39]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[3]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [3]),
        .I1(\gmem_addr_reg_1028_reg[31] [3]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[3]),
        .O(\data_p1[3]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[4]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [4]),
        .I1(\gmem_addr_reg_1028_reg[31] [4]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[4]),
        .O(\data_p1[4]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[5]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [5]),
        .I1(\gmem_addr_reg_1028_reg[31] [5]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[5]),
        .O(\data_p1[5]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[6]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [6]),
        .I1(\gmem_addr_reg_1028_reg[31] [6]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[6]),
        .O(\data_p1[6]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[7]_i_1__0 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [7]),
        .I1(\gmem_addr_reg_1028_reg[31] [7]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[7]),
        .O(\data_p1[7]_i_1__0_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[8]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [8]),
        .I1(\gmem_addr_reg_1028_reg[31] [8]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[8]),
        .O(\data_p1[8]_i_1_n_3 ));
  LUT6 #(
    .INIT(64'hACFFACACAC00ACAC)) 
    \data_p1[9]_i_1 
       (.I0(\gmem_addr_1_reg_1113_reg[31] [9]),
        .I1(\gmem_addr_reg_1028_reg[31] [9]),
        .I2(\tmp_46_reg_1134_reg[0] [32]),
        .I3(state),
        .I4(s_ready_t_reg_1),
        .I5(data_p2[9]),
        .O(\data_p1[9]_i_1_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_3 ),
        .Q(\q_reg[42] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_3 ),
        .Q(\q_reg[42] [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_3 ),
        .Q(\q_reg[42] [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_3 ),
        .Q(\q_reg[42] [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_3 ),
        .Q(\q_reg[42] [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_3 ),
        .Q(\q_reg[42] [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_3 ),
        .Q(\q_reg[42] [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_3 ),
        .Q(\q_reg[42] [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_3 ),
        .Q(\q_reg[42] [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_3 ),
        .Q(\q_reg[42] [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_3 ),
        .Q(\q_reg[42] [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_3 ),
        .Q(\q_reg[42] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_3 ),
        .Q(\q_reg[42] [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_3 ),
        .Q(\q_reg[42] [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_3 ),
        .Q(\q_reg[42] [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_3 ),
        .Q(\q_reg[42] [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_3 ),
        .Q(\q_reg[42] [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_3 ),
        .Q(\q_reg[42] [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_3 ),
        .Q(\q_reg[42] [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_3 ),
        .Q(\q_reg[42] [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_3 ),
        .Q(\q_reg[42] [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_3 ),
        .Q(\q_reg[42] [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_3 ),
        .Q(\q_reg[42] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_3 ),
        .Q(\q_reg[42] [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_3 ),
        .Q(\q_reg[42] [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_3 ),
        .Q(\q_reg[42] [32]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_2_n_3 ),
        .Q(\q_reg[42] [33]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_3 ),
        .Q(\q_reg[42] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_3 ),
        .Q(\q_reg[42] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_3 ),
        .Q(\q_reg[42] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_3 ),
        .Q(\q_reg[42] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_3 ),
        .Q(\q_reg[42] [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_3 ),
        .Q(\q_reg[42] [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_3 ),
        .Q(\q_reg[42] [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00A2)) 
    \data_p2[39]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\tmp_46_reg_1134_reg[0] [33]),
        .I2(Q[1]),
        .I3(ap_reg_ioackin_gmem_ARREADY),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [33]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\tmp_46_reg_1134_reg[0] [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    empty_n_i_3__2
       (.I0(tmp_49_reg_1138),
        .I1(tmp_8_reg_1124),
        .I2(tmp_46_reg_1134),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_reg_ioackin_gmem_ARREADY),
        .I5(s_ready_t_reg_0),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(rs2f_rreq_ack),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hEFFF0FC0)) 
    s_ready_t_i_1
       (.I0(\state[0]_i_2_n_3 ),
        .I1(rs2f_rreq_ack),
        .I2(s_ready_t_reg_1),
        .I3(state),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_3),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00F0F8F8)) 
    \state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state),
        .I2(s_ready_t_reg_1),
        .I3(rs2f_rreq_ack),
        .I4(\state[0]_i_2_n_3 ),
        .O(\state[0]_i_1__0_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \state[0]_i_2 
       (.I0(state),
        .I1(\tmp_46_reg_1134_reg[0] [33]),
        .I2(Q[1]),
        .I3(ap_reg_ioackin_gmem_ARREADY),
        .O(\state[0]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'hFFFFBA00FFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(ap_reg_ioackin_gmem_ARREADY),
        .I1(Q[1]),
        .I2(\tmp_46_reg_1134_reg[0] [33]),
        .I3(state),
        .I4(rs2f_rreq_ack),
        .I5(s_ready_t_reg_1),
        .O(\state[1]_i_1__0_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_3 ),
        .Q(s_ready_t_reg_1),
        .R(ap_rst_n));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_3 ),
        .Q(state),
        .S(ap_rst_n));
endmodule

(* ORIG_REF_NAME = "sobel_filter_gmem_m_axi_reg_slice" *) 
module design_1_sobel_filter_0_0_sobel_filter_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    WEBWE,
    ap_NS_fsm,
    ap_NS_fsm354_out,
    \ap_CS_fsm_reg[12] ,
    E,
    \reg_399_reg[0] ,
    \lineBuffer_0_addr_reg_1042_reg[0] ,
    \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ,
    \lineBuffer_0_addr_reg_1042_reg[0]_0 ,
    \tmp_46_reg_1134_reg[0] ,
    \lineBuffer_0_addr_2_reg_1147_reg[10] ,
    \j_reg_1128_reg[10] ,
    \tmp_15_reg_1299_reg[7] ,
    \tmp_22_reg_1271_reg[7] ,
    \i_1_reg_1037_reg[10] ,
    ap_reg_ioackin_gmem2_WREADY_reg,
    \tmp_10_reg_1142_reg[0] ,
    \tmp_49_reg_1138_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    \bus_wide_gen.len_cnt_reg[0] ,
    \reg_399_reg[7] ,
    ap_rst_n_0,
    ap_clk,
    ap_reg_ioackin_gmem2_WREADY,
    ap_enable_reg_pp0_iter4,
    ap_reg_pp0_iter3_tmp_49_reg_1138,
    ap_reg_pp0_iter3_tmp_46_reg_1134,
    \ap_CS_fsm_reg[12]_0 ,
    Q,
    ap_enable_reg_pp0_iter8_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter0,
    tmp_8_fu_627_p2,
    tmp_8_reg_1124,
    ap_enable_reg_pp0_iter7,
    gmem2_WREADY,
    \i_reg_333_reg[10] ,
    ap_block_pp0_stage1_flag00011001,
    grp_fu_393_p2,
    tmp_46_reg_1134,
    ap_reg_pp0_iter5_tmp_46_reg_1134,
    ap_reg_pp0_iter5_tmp_49_reg_1138,
    \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ,
    \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ,
    ap_rst_n,
    tmp_49_fu_651_p2,
    tmp_49_reg_1138,
    tmp_1_fu_549_p2,
    \ap_CS_fsm_reg[8] ,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[7] );
  output rdata_ack_t;
  output [0:0]WEBWE;
  output [3:0]ap_NS_fsm;
  output ap_NS_fsm354_out;
  output \ap_CS_fsm_reg[12] ;
  output [0:0]E;
  output \reg_399_reg[0] ;
  output \lineBuffer_0_addr_reg_1042_reg[0] ;
  output \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ;
  output \lineBuffer_0_addr_reg_1042_reg[0]_0 ;
  output \tmp_46_reg_1134_reg[0] ;
  output [0:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  output [0:0]\j_reg_1128_reg[10] ;
  output [0:0]\tmp_15_reg_1299_reg[7] ;
  output [0:0]\tmp_22_reg_1271_reg[7] ;
  output [0:0]\i_1_reg_1037_reg[10] ;
  output ap_reg_ioackin_gmem2_WREADY_reg;
  output [0:0]\tmp_10_reg_1142_reg[0] ;
  output \tmp_49_reg_1138_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg;
  output \bus_wide_gen.len_cnt_reg[0] ;
  output [7:0]\reg_399_reg[7] ;
  input ap_rst_n_0;
  input ap_clk;
  input ap_reg_ioackin_gmem2_WREADY;
  input ap_enable_reg_pp0_iter4;
  input ap_reg_pp0_iter3_tmp_49_reg_1138;
  input ap_reg_pp0_iter3_tmp_46_reg_1134;
  input \ap_CS_fsm_reg[12]_0 ;
  input [4:0]Q;
  input ap_enable_reg_pp0_iter8_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter0;
  input tmp_8_fu_627_p2;
  input tmp_8_reg_1124;
  input ap_enable_reg_pp0_iter7;
  input gmem2_WREADY;
  input [10:0]\i_reg_333_reg[10] ;
  input ap_block_pp0_stage1_flag00011001;
  input grp_fu_393_p2;
  input tmp_46_reg_1134;
  input ap_reg_pp0_iter5_tmp_46_reg_1134;
  input ap_reg_pp0_iter5_tmp_49_reg_1138;
  input \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  input \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  input ap_rst_n;
  input tmp_49_fu_651_p2;
  input tmp_49_reg_1138;
  input tmp_1_fu_549_p2;
  input \ap_CS_fsm_reg[8] ;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input [7:0]\bus_wide_gen.data_buf_reg[7] ;

  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]WEBWE;
  wire \ap_CS_fsm[10]_i_3_n_3 ;
  wire \ap_CS_fsm[10]_i_4_n_3 ;
  wire \ap_CS_fsm[13]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[12]_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm354_out;
  wire ap_block_pp0_stage0_flag0000100182_out;
  wire ap_block_pp0_stage1_flag00011001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_reg;
  wire ap_reg_ioackin_gmem2_WREADY;
  wire ap_reg_ioackin_gmem2_WREADY_reg;
  wire ap_reg_pp0_iter3_tmp_46_reg_1134;
  wire ap_reg_pp0_iter3_tmp_49_reg_1138;
  wire \ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  wire \ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ;
  wire ap_reg_pp0_iter5_tmp_46_reg_1134;
  wire ap_reg_pp0_iter5_tmp_49_reg_1138;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \data_p1[0]_i_1__0_n_3 ;
  wire \data_p1[1]_i_1__0_n_3 ;
  wire \data_p1[2]_i_1__0_n_3 ;
  wire \data_p1[3]_i_1__0_n_3 ;
  wire \data_p1[4]_i_1__0_n_3 ;
  wire \data_p1[5]_i_1__0_n_3 ;
  wire \data_p1[6]_i_1__0_n_3 ;
  wire \data_p1[7]_i_2_n_3 ;
  wire \data_p2_reg_n_3_[0] ;
  wire \data_p2_reg_n_3_[1] ;
  wire \data_p2_reg_n_3_[2] ;
  wire \data_p2_reg_n_3_[3] ;
  wire \data_p2_reg_n_3_[4] ;
  wire \data_p2_reg_n_3_[5] ;
  wire \data_p2_reg_n_3_[6] ;
  wire \data_p2_reg_n_3_[7] ;
  wire gmem2_WREADY;
  wire grp_fu_393_p2;
  wire [0:0]\i_1_reg_1037_reg[10] ;
  wire [10:0]\i_reg_333_reg[10] ;
  wire [0:0]\j_reg_1128_reg[10] ;
  wire [0:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  wire \lineBuffer_0_addr_reg_1042_reg[0] ;
  wire \lineBuffer_0_addr_reg_1042_reg[0]_0 ;
  wire load_p1;
  wire load_p2;
  wire rdata_ack_t;
  wire \reg_399_reg[0] ;
  wire [7:0]\reg_399_reg[7] ;
  wire s_ready_t_i_1__0_n_3;
  wire [1:1]state;
  wire \state[0]_i_1_n_3 ;
  wire \state[1]_i_1_n_3 ;
  wire \state_reg_n_3_[0] ;
  wire [0:0]\tmp_10_reg_1142_reg[0] ;
  wire [0:0]\tmp_15_reg_1299_reg[7] ;
  wire tmp_1_fu_549_p2;
  wire [0:0]\tmp_22_reg_1271_reg[7] ;
  wire tmp_46_reg_1134;
  wire \tmp_46_reg_1134_reg[0] ;
  wire tmp_49_fu_651_p2;
  wire tmp_49_reg_1138;
  wire \tmp_49_reg_1138_reg[0] ;
  wire tmp_8_fu_627_p2;
  wire tmp_8_reg_1124;

  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(Q[0]),
        .I1(\lineBuffer_0_addr_reg_1042_reg[0]_0 ),
        .I2(\lineBuffer_0_addr_reg_1042_reg[0] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00000010)) 
    \ap_CS_fsm[10]_i_2 
       (.I0(\i_reg_333_reg[10] [3]),
        .I1(\i_reg_333_reg[10] [0]),
        .I2(\i_reg_333_reg[10] [10]),
        .I3(\ap_CS_fsm[10]_i_3_n_3 ),
        .I4(\ap_CS_fsm[10]_i_4_n_3 ),
        .O(\lineBuffer_0_addr_reg_1042_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \ap_CS_fsm[10]_i_3 
       (.I0(\i_reg_333_reg[10] [4]),
        .I1(\i_reg_333_reg[10] [9]),
        .I2(\i_reg_333_reg[10] [8]),
        .I3(\i_reg_333_reg[10] [7]),
        .O(\ap_CS_fsm[10]_i_3_n_3 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[10]_i_4 
       (.I0(\i_reg_333_reg[10] [2]),
        .I1(\i_reg_333_reg[10] [1]),
        .I2(\i_reg_333_reg[10] [5]),
        .I3(\i_reg_333_reg[10] [6]),
        .O(\ap_CS_fsm[10]_i_4_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    \ap_CS_fsm[12]_i_1 
       (.I0(ap_NS_fsm354_out),
        .I1(\ap_CS_fsm_reg[12] ),
        .I2(Q[3]),
        .I3(ap_enable_reg_pp0_iter8_reg),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[13]_i_1 
       (.I0(\ap_CS_fsm[13]_i_2_n_3 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(ap_block_pp0_stage1_flag00011001),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h5515)) 
    \ap_CS_fsm[13]_i_2 
       (.I0(\ap_CS_fsm_reg[12] ),
        .I1(tmp_8_fu_627_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm[13]_i_2_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[14]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_8_fu_627_p2),
        .I3(\ap_CS_fsm_reg[12] ),
        .O(ap_NS_fsm354_out));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hF5F0F7F2)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[0]),
        .I1(\lineBuffer_0_addr_reg_1042_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[8] ),
        .I3(Q[1]),
        .I4(\lineBuffer_0_addr_reg_1042_reg[0] ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h0000F200F200F200)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(Q[2]),
        .I1(tmp_1_fu_549_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_rst_n),
        .I4(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .I5(tmp_8_fu_627_p2),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT4 #(
    .INIT(16'h8880)) 
    ap_reg_ioackin_gmem2_WREADY_i_1
       (.I0(ap_rst_n),
        .I1(ap_reg_ioackin_gmem2_WREADY),
        .I2(ap_block_pp0_stage0_flag0000100182_out),
        .I3(\ap_CS_fsm_reg[12]_0 ),
        .O(ap_reg_ioackin_gmem2_WREADY_reg));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    ap_reg_ioackin_gmem2_WREADY_i_2
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .I2(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .I3(\state_reg_n_3_[0] ),
        .O(ap_block_pp0_stage0_flag0000100182_out));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_reg_pp0_iter4_tmp_46_reg_1134[0]_i_1 
       (.I0(Q[3]),
        .I1(\ap_CS_fsm_reg[12] ),
        .O(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.len_cnt[7]_i_6 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(rdata_ack_t),
        .O(\bus_wide_gen.len_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_3_[0] ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [0]),
        .O(\data_p1[0]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_3_[1] ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [1]),
        .O(\data_p1[1]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_3_[2] ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [2]),
        .O(\data_p1[2]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_3_[3] ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [3]),
        .O(\data_p1[3]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_3_[4] ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [4]),
        .O(\data_p1[4]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_3_[5] ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [5]),
        .O(\data_p1[5]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_3_[6] ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [6]),
        .O(\data_p1[6]_i_1__0_n_3 ));
  LUT4 #(
    .INIT(16'hB088)) 
    \data_p1[7]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\reg_399_reg[0] ),
        .I3(\state_reg_n_3_[0] ),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_3_[7] ),
        .I1(\state_reg_n_3_[0] ),
        .I2(state),
        .I3(\bus_wide_gen.data_buf_reg[7] [7]),
        .O(\data_p1[7]_i_2_n_3 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_3 ),
        .Q(\reg_399_reg[7] [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_3 ),
        .Q(\reg_399_reg[7] [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_3 ),
        .Q(\reg_399_reg[7] [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_3 ),
        .Q(\reg_399_reg[7] [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_3 ),
        .Q(\reg_399_reg[7] [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_3 ),
        .Q(\reg_399_reg[7] [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_3 ),
        .Q(\reg_399_reg[7] [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_3 ),
        .Q(\reg_399_reg[7] [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(rdata_ack_t),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [0]),
        .Q(\data_p2_reg_n_3_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [1]),
        .Q(\data_p2_reg_n_3_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [2]),
        .Q(\data_p2_reg_n_3_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [3]),
        .Q(\data_p2_reg_n_3_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [4]),
        .Q(\data_p2_reg_n_3_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [5]),
        .Q(\data_p2_reg_n_3_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [6]),
        .Q(\data_p2_reg_n_3_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\bus_wide_gen.data_buf_reg[7] [7]),
        .Q(\data_p2_reg_n_3_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \i_1_reg_1037[10]_i_1 
       (.I0(\state_reg_n_3_[0] ),
        .I1(\lineBuffer_0_addr_reg_1042_reg[0]_0 ),
        .I2(Q[0]),
        .O(\i_1_reg_1037_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_reg_1128[10]_i_1 
       (.I0(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\j_reg_1128_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \lineBuffer_0_addr_2_reg_1147[10]_i_1 
       (.I0(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .I1(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .I2(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .O(\lineBuffer_0_addr_2_reg_1147_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \lineBuffer_0_addr_reg_1042[10]_i_1 
       (.I0(Q[0]),
        .I1(\state_reg_n_3_[0] ),
        .I2(\lineBuffer_0_addr_reg_1042_reg[0]_0 ),
        .O(\lineBuffer_0_addr_reg_1042_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000055555551)) 
    mem_reg_i_17
       (.I0(ap_reg_ioackin_gmem2_WREADY),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .I3(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .I4(\state_reg_n_3_[0] ),
        .I5(\ap_CS_fsm_reg[12]_0 ),
        .O(WEBWE));
  LUT4 #(
    .INIT(16'hAAAE)) 
    ram_reg_i_26
       (.I0(ap_block_pp0_stage0_flag0000100182_out),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(gmem2_WREADY),
        .I3(ap_reg_ioackin_gmem2_WREADY),
        .O(\ap_CS_fsm_reg[12] ));
  LUT6 #(
    .INIT(64'hAAABAAAAAAAAAAAA)) 
    \reg_399[7]_i_1 
       (.I0(\lineBuffer_0_addr_reg_1042_reg[0] ),
        .I1(ap_reg_pp0_iter3_tmp_49_reg_1138),
        .I2(ap_reg_pp0_iter3_tmp_46_reg_1134),
        .I3(\ap_CS_fsm_reg[12] ),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(Q[3]),
        .O(\reg_399_reg[0] ));
  LUT4 #(
    .INIT(16'h0008)) 
    \row_assign_reg_368[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(Q[3]),
        .I2(tmp_8_reg_1124),
        .I3(\ap_CS_fsm_reg[12] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hFF7F3C0C)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\state_reg_n_3_[0] ),
        .I3(\reg_399_reg[0] ),
        .I4(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_3));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_3),
        .Q(rdata_ack_t),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hEECC0CCC)) 
    \state[0]_i_1 
       (.I0(rdata_ack_t),
        .I1(\state_reg_n_3_[0] ),
        .I2(\reg_399_reg[0] ),
        .I3(state),
        .I4(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\state[0]_i_1_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \state[1]_i_1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(state),
        .I2(\reg_399_reg[0] ),
        .I3(\state_reg_n_3_[0] ),
        .O(\state[1]_i_1_n_3 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_3 ),
        .Q(\state_reg_n_3_[0] ),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_3 ),
        .Q(state),
        .S(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \tmp_10_reg_1142[10]_i_1 
       (.I0(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .I1(tmp_8_fu_627_p2),
        .I2(grp_fu_393_p2),
        .I3(tmp_49_fu_651_p2),
        .O(\tmp_10_reg_1142_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \tmp_15_reg_1299[7]_i_1 
       (.I0(ap_reg_pp0_iter5_tmp_46_reg_1134),
        .I1(ap_reg_pp0_iter5_tmp_49_reg_1138),
        .I2(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .O(\tmp_15_reg_1299_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \tmp_22_reg_1271[7]_i_1 
       (.I0(\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .I1(\ap_reg_pp0_iter4_tmp_49_reg_1138_reg[0] ),
        .I2(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .O(\tmp_22_reg_1271_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \tmp_46_reg_1134[0]_i_1 
       (.I0(grp_fu_393_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .I3(tmp_8_fu_627_p2),
        .I4(tmp_46_reg_1134),
        .O(\tmp_46_reg_1134_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFFFD0200)) 
    \tmp_49_reg_1138[0]_i_1 
       (.I0(\ap_reg_pp0_iter4_tmp_10_reg_1142_reg[0]__0 ),
        .I1(tmp_8_fu_627_p2),
        .I2(grp_fu_393_p2),
        .I3(tmp_49_fu_651_p2),
        .I4(tmp_49_reg_1138),
        .O(\tmp_49_reg_1138_reg[0] ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_linebkb" *) 
module design_1_sobel_filter_0_0_sobel_filter_linebkb
   (DOADO,
    DOBDO,
    ap_clk,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[13] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    WEA);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input lineBuffer_0_ce0;
  input \ap_CS_fsm_reg[13] ;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire lineBuffer_0_ce0;

  design_1_sobel_filter_0_0_sobel_filter_linebkb_ram_3 sobel_filter_linebkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .lineBuffer_0_ce0(lineBuffer_0_ce0));
endmodule

(* ORIG_REF_NAME = "sobel_filter_linebkb" *) 
module design_1_sobel_filter_0_0_sobel_filter_linebkb_0
   (DOADO,
    DOBDO,
    mux_1_0__0,
    mux_1_0__2,
    ap_clk,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[13] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    WEA,
    tmp_19_0_t_reg_1085,
    ram_reg);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [6:0]mux_1_0__0;
  output [0:0]mux_1_0__2;
  input ap_clk;
  input lineBuffer_0_ce0;
  input \ap_CS_fsm_reg[13] ;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]WEA;
  input [0:0]tmp_19_0_t_reg_1085;
  input [7:0]ram_reg;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire lineBuffer_0_ce0;
  wire [6:0]mux_1_0__0;
  wire [0:0]mux_1_0__2;
  wire [7:0]ram_reg;
  wire [0:0]tmp_19_0_t_reg_1085;

  design_1_sobel_filter_0_0_sobel_filter_linebkb_ram_2 sobel_filter_linebkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .ap_clk(ap_clk),
        .lineBuffer_0_ce0(lineBuffer_0_ce0),
        .mux_1_0__0(mux_1_0__0),
        .mux_1_0__2(mux_1_0__2),
        .ram_reg_0(ram_reg),
        .tmp_19_0_t_reg_1085(tmp_19_0_t_reg_1085));
endmodule

(* ORIG_REF_NAME = "sobel_filter_linebkb" *) 
module design_1_sobel_filter_0_0_sobel_filter_linebkb_1
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    ADDRBWRADDR,
    ap_clk,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[13] ,
    Q,
    WEA,
    ap_reg_pp0_iter4_tmp_10_reg_1142,
    ap_reg_pp0_iter3_j_reg_1128,
    \ap_CS_fsm_reg[13]_0 ,
    \lineBuffer_0_addr_2_reg_1147_reg[10] ,
    ap_enable_reg_pp0_iter4,
    D,
    \lineBuffer_0_addr_reg_1042_reg[10] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  input ap_clk;
  input lineBuffer_0_ce0;
  input \ap_CS_fsm_reg[13] ;
  input [7:0]Q;
  input [0:0]WEA;
  input [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  input [10:0]ap_reg_pp0_iter3_j_reg_1128;
  input [1:0]\ap_CS_fsm_reg[13]_0 ;
  input [10:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  input ap_enable_reg_pp0_iter4;
  input [10:0]D;
  input [10:0]\lineBuffer_0_addr_reg_1042_reg[10] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [10:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[13] ;
  wire [1:0]\ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire [10:0]ap_reg_pp0_iter3_j_reg_1128;
  wire [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  wire [10:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  wire [10:0]\lineBuffer_0_addr_reg_1042_reg[10] ;
  wire lineBuffer_0_ce0;

  design_1_sobel_filter_0_0_sobel_filter_linebkb_ram sobel_filter_linebkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_j_reg_1128(ap_reg_pp0_iter3_j_reg_1128),
        .ap_reg_pp0_iter4_tmp_10_reg_1142(ap_reg_pp0_iter4_tmp_10_reg_1142),
        .\lineBuffer_0_addr_2_reg_1147_reg[10] (\lineBuffer_0_addr_2_reg_1147_reg[10] ),
        .\lineBuffer_0_addr_reg_1042_reg[10] (\lineBuffer_0_addr_reg_1042_reg[10] ),
        .lineBuffer_0_ce0(lineBuffer_0_ce0));
endmodule

(* ORIG_REF_NAME = "sobel_filter_linebkb_ram" *) 
module design_1_sobel_filter_0_0_sobel_filter_linebkb_ram
   (DOADO,
    DOBDO,
    ADDRARDADDR,
    ADDRBWRADDR,
    ap_clk,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[13] ,
    Q,
    WEA,
    ap_reg_pp0_iter4_tmp_10_reg_1142,
    ap_reg_pp0_iter3_j_reg_1128,
    \ap_CS_fsm_reg[13]_0 ,
    \lineBuffer_0_addr_2_reg_1147_reg[10] ,
    ap_enable_reg_pp0_iter4,
    D,
    \lineBuffer_0_addr_reg_1042_reg[10] );
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [10:0]ADDRARDADDR;
  output [10:0]ADDRBWRADDR;
  input ap_clk;
  input lineBuffer_0_ce0;
  input \ap_CS_fsm_reg[13] ;
  input [7:0]Q;
  input [0:0]WEA;
  input [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  input [10:0]ap_reg_pp0_iter3_j_reg_1128;
  input [1:0]\ap_CS_fsm_reg[13]_0 ;
  input [10:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  input ap_enable_reg_pp0_iter4;
  input [10:0]D;
  input [10:0]\lineBuffer_0_addr_reg_1042_reg[10] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [10:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[13] ;
  wire [1:0]\ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire [10:0]ap_reg_pp0_iter3_j_reg_1128;
  wire [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  wire [10:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  wire [10:0]\lineBuffer_0_addr_reg_1042_reg[10] ;
  wire lineBuffer_0_ce0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lineBuffer_0_ce0),
        .ENBWREN(\ap_CS_fsm_reg[13] ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_10__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [3]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[3]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [3]),
        .O(ADDRARDADDR[3]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_11__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [2]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[2]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [2]),
        .O(ADDRARDADDR[2]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_12__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [1]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[1]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [1]),
        .O(ADDRARDADDR[1]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_13__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [0]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[0]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [0]),
        .O(ADDRARDADDR[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[10]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[10]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[9]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[9]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[9]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[8]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[8]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[7]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[7]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[6]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[6]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[5]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[5]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[4]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[4]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[3]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[3]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[2]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[2]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[1]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[1]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_24
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[0]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[0]),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_3__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [10]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[10]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [10]),
        .O(ADDRARDADDR[10]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_4__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [9]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[9]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [9]),
        .O(ADDRARDADDR[9]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_5__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [8]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[8]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [8]),
        .O(ADDRARDADDR[8]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_6__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [7]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[7]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [7]),
        .O(ADDRARDADDR[7]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_7__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [6]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[6]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [6]),
        .O(ADDRARDADDR[6]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_8__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [5]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[5]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [5]),
        .O(ADDRARDADDR[5]));
  LUT6 #(
    .INIT(64'hBFB3BFBF8C808080)) 
    ram_reg_i_9__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [4]),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(\ap_CS_fsm_reg[13]_0 [1]),
        .I3(D[4]),
        .I4(\ap_CS_fsm_reg[13]_0 [0]),
        .I5(\lineBuffer_0_addr_reg_1042_reg[10] [4]),
        .O(ADDRARDADDR[4]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_linebkb_ram" *) 
module design_1_sobel_filter_0_0_sobel_filter_linebkb_ram_2
   (DOADO,
    DOBDO,
    mux_1_0__0,
    mux_1_0__2,
    ap_clk,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[13] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    WEA,
    tmp_19_0_t_reg_1085,
    ram_reg_0);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  output [6:0]mux_1_0__0;
  output [0:0]mux_1_0__2;
  input ap_clk;
  input lineBuffer_0_ce0;
  input \ap_CS_fsm_reg[13] ;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]WEA;
  input [0:0]tmp_19_0_t_reg_1085;
  input [7:0]ram_reg_0;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire lineBuffer_0_ce0;
  wire [6:0]mux_1_0__0;
  wire [0:0]mux_1_0__2;
  wire [7:0]ram_reg_0;
  wire [0:0]tmp_19_0_t_reg_1085;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lineBuffer_0_ce0),
        .ENBWREN(\ap_CS_fsm_reg[13] ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_weight_0_2_reg_1246[3]_i_10 
       (.I0(DOBDO[3]),
        .I1(tmp_19_0_t_reg_1085),
        .I2(ram_reg_0[3]),
        .O(mux_1_0__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_weight_0_2_reg_1246[3]_i_11 
       (.I0(DOBDO[2]),
        .I1(tmp_19_0_t_reg_1085),
        .I2(ram_reg_0[2]),
        .O(mux_1_0__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_weight_0_2_reg_1246[3]_i_12 
       (.I0(DOBDO[1]),
        .I1(tmp_19_0_t_reg_1085),
        .I2(ram_reg_0[1]),
        .O(mux_1_0__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_weight_0_2_reg_1246[3]_i_13 
       (.I0(DOBDO[0]),
        .I1(tmp_19_0_t_reg_1085),
        .I2(ram_reg_0[0]),
        .O(mux_1_0__2));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_weight_0_2_reg_1246[7]_i_10 
       (.I0(DOBDO[7]),
        .I1(tmp_19_0_t_reg_1085),
        .I2(ram_reg_0[7]),
        .O(mux_1_0__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_weight_0_2_reg_1246[7]_i_11 
       (.I0(DOBDO[6]),
        .I1(tmp_19_0_t_reg_1085),
        .I2(ram_reg_0[6]),
        .O(mux_1_0__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_weight_0_2_reg_1246[7]_i_12 
       (.I0(DOBDO[5]),
        .I1(tmp_19_0_t_reg_1085),
        .I2(ram_reg_0[5]),
        .O(mux_1_0__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_weight_0_2_reg_1246[7]_i_13 
       (.I0(DOBDO[4]),
        .I1(tmp_19_0_t_reg_1085),
        .I2(ram_reg_0[4]),
        .O(mux_1_0__0[3]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_linebkb_ram" *) 
module design_1_sobel_filter_0_0_sobel_filter_linebkb_ram_3
   (DOADO,
    DOBDO,
    ap_clk,
    lineBuffer_0_ce0,
    \ap_CS_fsm_reg[13] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    WEA);
  output [7:0]DOADO;
  output [7:0]DOBDO;
  input ap_clk;
  input lineBuffer_0_ce0;
  input \ap_CS_fsm_reg[13] ;
  input [10:0]ADDRARDADDR;
  input [10:0]ADDRBWRADDR;
  input [7:0]Q;
  input [0:0]WEA;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[13] ;
  wire ap_clk;
  wire lineBuffer_0_ce0;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(lineBuffer_0_ce0),
        .ENBWREN(\ap_CS_fsm_reg[13] ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "sobel_filter_lineeOg" *) 
module design_1_sobel_filter_0_0_sobel_filter_lineeOg
   (D,
    \tmp_19_reg_1266_reg[7] ,
    \tmp_13_reg_1208_reg[7] ,
    \tmp_21_reg_1241_reg[7] ,
    \tmp_17_reg_1251_reg[7] ,
    \tmp_18_reg_1256_reg[7] ,
    \x_weight_0_2_reg_1246_reg[8] ,
    \tmp2_reg_1261_reg[8] ,
    ap_clk,
    \ap_CS_fsm_reg[13] ,
    \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ,
    Q,
    WEA,
    \lineBuffer_2_load_2_reg_1227_reg[7] ,
    tmp_19_0_t_reg_1085,
    \lineBuffer_1_load_2_reg_1220_reg[7] ,
    \lineBuffer_0_load_2_reg_1213_reg[7] ,
    tmp_19_2_t_reg_1098,
    DOBDO,
    ram_reg,
    ram_reg_0,
    DOADO,
    ram_reg_1,
    ram_reg_2,
    \lineBuffer_0_addr_2_reg_1147_reg[10] ,
    ap_reg_pp0_iter3_j_reg_1128,
    \ap_CS_fsm_reg[13]_0 ,
    ap_reg_pp0_iter4_tmp_10_reg_1142,
    \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 ,
    tmp_19_1_t_reg_1092,
    mux_1_0__2,
    mux_1_0__0);
  output [7:0]D;
  output [7:0]\tmp_19_reg_1266_reg[7] ;
  output [7:0]\tmp_13_reg_1208_reg[7] ;
  output [7:0]\tmp_21_reg_1241_reg[7] ;
  output [7:0]\tmp_17_reg_1251_reg[7] ;
  output [7:0]\tmp_18_reg_1256_reg[7] ;
  output [8:0]\x_weight_0_2_reg_1246_reg[8] ;
  output [8:0]\tmp2_reg_1261_reg[8] ;
  input ap_clk;
  input \ap_CS_fsm_reg[13] ;
  input \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  input [7:0]Q;
  input [0:0]WEA;
  input [7:0]\lineBuffer_2_load_2_reg_1227_reg[7] ;
  input [1:0]tmp_19_0_t_reg_1085;
  input [7:0]\lineBuffer_1_load_2_reg_1220_reg[7] ;
  input [7:0]\lineBuffer_0_load_2_reg_1213_reg[7] ;
  input [0:0]tmp_19_2_t_reg_1098;
  input [7:0]DOBDO;
  input [7:0]ram_reg;
  input [7:0]ram_reg_0;
  input [7:0]DOADO;
  input [7:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input [10:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  input [10:0]ap_reg_pp0_iter3_j_reg_1128;
  input [0:0]\ap_CS_fsm_reg[13]_0 ;
  input [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  input [10:0]\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 ;
  input [1:0]tmp_19_1_t_reg_1092;
  input [0:0]mux_1_0__2;
  input [6:0]mux_1_0__0;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[13] ;
  wire [0:0]\ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire [10:0]ap_reg_pp0_iter3_j_reg_1128;
  wire [10:0]\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 ;
  wire [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  wire [10:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  wire [7:0]\lineBuffer_0_load_2_reg_1213_reg[7] ;
  wire [7:0]\lineBuffer_1_load_2_reg_1220_reg[7] ;
  wire [7:0]\lineBuffer_2_load_2_reg_1227_reg[7] ;
  wire [6:0]mux_1_0__0;
  wire [0:0]mux_1_0__2;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [8:0]\tmp2_reg_1261_reg[8] ;
  wire [7:0]\tmp_13_reg_1208_reg[7] ;
  wire [7:0]\tmp_17_reg_1251_reg[7] ;
  wire [7:0]\tmp_18_reg_1256_reg[7] ;
  wire [1:0]tmp_19_0_t_reg_1085;
  wire [1:0]tmp_19_1_t_reg_1092;
  wire [0:0]tmp_19_2_t_reg_1098;
  wire [7:0]\tmp_19_reg_1266_reg[7] ;
  wire [7:0]\tmp_21_reg_1241_reg[7] ;
  wire [8:0]\x_weight_0_2_reg_1246_reg[8] ;

  design_1_sobel_filter_0_0_sobel_filter_lineeOg_ram sobel_filter_lineeOg_ram_U
       (.D(D),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[13]_0 (\ap_CS_fsm_reg[13]_0 ),
        .ap_clk(ap_clk),
        .ap_reg_pp0_iter3_j_reg_1128(ap_reg_pp0_iter3_j_reg_1128),
        .\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 (\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 ),
        .ap_reg_pp0_iter4_tmp_10_reg_1142(ap_reg_pp0_iter4_tmp_10_reg_1142),
        .\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] (\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .\lineBuffer_0_addr_2_reg_1147_reg[10] (\lineBuffer_0_addr_2_reg_1147_reg[10] ),
        .\lineBuffer_0_load_2_reg_1213_reg[7] (\lineBuffer_0_load_2_reg_1213_reg[7] ),
        .\lineBuffer_1_load_2_reg_1220_reg[7] (\lineBuffer_1_load_2_reg_1220_reg[7] ),
        .\lineBuffer_2_load_2_reg_1227_reg[7] (\lineBuffer_2_load_2_reg_1227_reg[7] ),
        .mux_1_0__0(mux_1_0__0),
        .mux_1_0__2(mux_1_0__2),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .\tmp2_reg_1261_reg[8] (\tmp2_reg_1261_reg[8] ),
        .\tmp_13_reg_1208_reg[7] (\tmp_13_reg_1208_reg[7] ),
        .\tmp_17_reg_1251_reg[7] (\tmp_17_reg_1251_reg[7] ),
        .\tmp_18_reg_1256_reg[7] (\tmp_18_reg_1256_reg[7] ),
        .tmp_19_0_t_reg_1085(tmp_19_0_t_reg_1085),
        .tmp_19_1_t_reg_1092(tmp_19_1_t_reg_1092),
        .tmp_19_2_t_reg_1098(tmp_19_2_t_reg_1098),
        .\tmp_19_reg_1266_reg[7] (\tmp_19_reg_1266_reg[7] ),
        .\tmp_21_reg_1241_reg[7] (\tmp_21_reg_1241_reg[7] ),
        .\x_weight_0_2_reg_1246_reg[8] (\x_weight_0_2_reg_1246_reg[8] ));
endmodule

(* ORIG_REF_NAME = "sobel_filter_lineeOg_ram" *) 
module design_1_sobel_filter_0_0_sobel_filter_lineeOg_ram
   (D,
    \tmp_19_reg_1266_reg[7] ,
    \tmp_13_reg_1208_reg[7] ,
    \tmp_21_reg_1241_reg[7] ,
    \tmp_17_reg_1251_reg[7] ,
    \tmp_18_reg_1256_reg[7] ,
    \x_weight_0_2_reg_1246_reg[8] ,
    \tmp2_reg_1261_reg[8] ,
    ap_clk,
    \ap_CS_fsm_reg[13] ,
    \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ,
    Q,
    WEA,
    \lineBuffer_2_load_2_reg_1227_reg[7] ,
    tmp_19_0_t_reg_1085,
    \lineBuffer_1_load_2_reg_1220_reg[7] ,
    \lineBuffer_0_load_2_reg_1213_reg[7] ,
    tmp_19_2_t_reg_1098,
    DOBDO,
    ram_reg_0,
    ram_reg_1,
    DOADO,
    ram_reg_2,
    ram_reg_3,
    \lineBuffer_0_addr_2_reg_1147_reg[10] ,
    ap_reg_pp0_iter3_j_reg_1128,
    \ap_CS_fsm_reg[13]_0 ,
    ap_reg_pp0_iter4_tmp_10_reg_1142,
    \ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 ,
    tmp_19_1_t_reg_1092,
    mux_1_0__2,
    mux_1_0__0);
  output [7:0]D;
  output [7:0]\tmp_19_reg_1266_reg[7] ;
  output [7:0]\tmp_13_reg_1208_reg[7] ;
  output [7:0]\tmp_21_reg_1241_reg[7] ;
  output [7:0]\tmp_17_reg_1251_reg[7] ;
  output [7:0]\tmp_18_reg_1256_reg[7] ;
  output [8:0]\x_weight_0_2_reg_1246_reg[8] ;
  output [8:0]\tmp2_reg_1261_reg[8] ;
  input ap_clk;
  input \ap_CS_fsm_reg[13] ;
  input \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  input [7:0]Q;
  input [0:0]WEA;
  input [7:0]\lineBuffer_2_load_2_reg_1227_reg[7] ;
  input [1:0]tmp_19_0_t_reg_1085;
  input [7:0]\lineBuffer_1_load_2_reg_1220_reg[7] ;
  input [7:0]\lineBuffer_0_load_2_reg_1213_reg[7] ;
  input [0:0]tmp_19_2_t_reg_1098;
  input [7:0]DOBDO;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [7:0]DOADO;
  input [7:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input [10:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  input [10:0]ap_reg_pp0_iter3_j_reg_1128;
  input [0:0]\ap_CS_fsm_reg[13]_0 ;
  input [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  input [10:0]\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 ;
  input [1:0]tmp_19_1_t_reg_1092;
  input [0:0]mux_1_0__2;
  input [6:0]mux_1_0__0;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [7:0]DOBDO;
  wire [7:0]I5;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[13] ;
  wire [0:0]\ap_CS_fsm_reg[13]_0 ;
  wire ap_clk;
  wire [10:0]ap_reg_pp0_iter3_j_reg_1128;
  wire [10:0]\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 ;
  wire [10:0]ap_reg_pp0_iter4_tmp_10_reg_1142;
  wire \ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ;
  wire [10:0]\lineBuffer_0_addr_2_reg_1147_reg[10] ;
  wire [7:0]\lineBuffer_0_load_2_reg_1213_reg[7] ;
  wire [7:0]\lineBuffer_1_load_2_reg_1220_reg[7] ;
  wire [7:0]\lineBuffer_2_load_2_reg_1227_reg[7] ;
  wire [7:0]lineBuffer_3_load_2_reg_1234;
  wire [7:0]lineBuffer_3_q0;
  wire [6:0]mux_1_0__0;
  wire [0:0]mux_1_0__2;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_i_10_n_3;
  wire ram_reg_i_11_n_3;
  wire ram_reg_i_12_n_3;
  wire ram_reg_i_13_n_3;
  wire ram_reg_i_14__0_n_3;
  wire ram_reg_i_15__0_n_3;
  wire ram_reg_i_16__0_n_3;
  wire ram_reg_i_17__0_n_3;
  wire ram_reg_i_18__0_n_3;
  wire ram_reg_i_19__0_n_3;
  wire ram_reg_i_20__0_n_3;
  wire ram_reg_i_21__0_n_3;
  wire ram_reg_i_22__0_n_3;
  wire ram_reg_i_23__0_n_3;
  wire ram_reg_i_2__0_n_3;
  wire ram_reg_i_3_n_3;
  wire ram_reg_i_4_n_3;
  wire ram_reg_i_5_n_3;
  wire ram_reg_i_6_n_3;
  wire ram_reg_i_7_n_3;
  wire ram_reg_i_8_n_3;
  wire ram_reg_i_9_n_3;
  wire \tmp2_reg_1261[3]_i_2_n_3 ;
  wire \tmp2_reg_1261[3]_i_3_n_3 ;
  wire \tmp2_reg_1261[3]_i_4_n_3 ;
  wire \tmp2_reg_1261[3]_i_5_n_3 ;
  wire \tmp2_reg_1261[7]_i_2_n_3 ;
  wire \tmp2_reg_1261[7]_i_3_n_3 ;
  wire \tmp2_reg_1261[7]_i_4_n_3 ;
  wire \tmp2_reg_1261[7]_i_5_n_3 ;
  wire \tmp2_reg_1261_reg[3]_i_1_n_3 ;
  wire \tmp2_reg_1261_reg[3]_i_1_n_4 ;
  wire \tmp2_reg_1261_reg[3]_i_1_n_5 ;
  wire \tmp2_reg_1261_reg[3]_i_1_n_6 ;
  wire \tmp2_reg_1261_reg[7]_i_1_n_3 ;
  wire \tmp2_reg_1261_reg[7]_i_1_n_4 ;
  wire \tmp2_reg_1261_reg[7]_i_1_n_5 ;
  wire \tmp2_reg_1261_reg[7]_i_1_n_6 ;
  wire [8:0]\tmp2_reg_1261_reg[8] ;
  wire [7:0]\tmp_13_reg_1208_reg[7] ;
  wire [7:0]\tmp_17_reg_1251_reg[7] ;
  wire [7:0]\tmp_18_reg_1256_reg[7] ;
  wire [1:0]tmp_19_0_t_reg_1085;
  wire [1:0]tmp_19_1_t_reg_1092;
  wire [0:0]tmp_19_2_t_reg_1098;
  wire [7:0]\tmp_19_reg_1266_reg[7] ;
  wire [7:0]\tmp_21_reg_1241_reg[7] ;
  wire \x_weight_0_2_reg_1246[3]_i_6_n_3 ;
  wire \x_weight_0_2_reg_1246[3]_i_7_n_3 ;
  wire \x_weight_0_2_reg_1246[3]_i_8_n_3 ;
  wire \x_weight_0_2_reg_1246[3]_i_9_n_3 ;
  wire \x_weight_0_2_reg_1246[7]_i_6_n_3 ;
  wire \x_weight_0_2_reg_1246[7]_i_7_n_3 ;
  wire \x_weight_0_2_reg_1246[7]_i_8_n_3 ;
  wire \x_weight_0_2_reg_1246[7]_i_9_n_3 ;
  wire \x_weight_0_2_reg_1246_reg[3]_i_1_n_3 ;
  wire \x_weight_0_2_reg_1246_reg[3]_i_1_n_4 ;
  wire \x_weight_0_2_reg_1246_reg[3]_i_1_n_5 ;
  wire \x_weight_0_2_reg_1246_reg[3]_i_1_n_6 ;
  wire \x_weight_0_2_reg_1246_reg[7]_i_1_n_3 ;
  wire \x_weight_0_2_reg_1246_reg[7]_i_1_n_4 ;
  wire \x_weight_0_2_reg_1246_reg[7]_i_1_n_5 ;
  wire \x_weight_0_2_reg_1246_reg[7]_i_1_n_6 ;
  wire [8:0]\x_weight_0_2_reg_1246_reg[8] ;
  wire [15:8]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]\NLW_tmp2_reg_1261_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp2_reg_1261_reg[8]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_x_weight_0_2_reg_1246_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_x_weight_0_2_reg_1246_reg[8]_i_1_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ram_reg_i_2__0_n_3,ram_reg_i_3_n_3,ram_reg_i_4_n_3,ram_reg_i_5_n_3,ram_reg_i_6_n_3,ram_reg_i_7_n_3,ram_reg_i_8_n_3,ram_reg_i_9_n_3,ram_reg_i_10_n_3,ram_reg_i_11_n_3,ram_reg_i_12_n_3,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_i_13_n_3,ram_reg_i_14__0_n_3,ram_reg_i_15__0_n_3,ram_reg_i_16__0_n_3,ram_reg_i_17__0_n_3,ram_reg_i_18__0_n_3,ram_reg_i_19__0_n_3,ram_reg_i_20__0_n_3,ram_reg_i_21__0_n_3,ram_reg_i_22__0_n_3,ram_reg_i_23__0_n_3,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_ram_reg_DOADO_UNCONNECTED[15:8],lineBuffer_3_load_2_reg_1234}),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],lineBuffer_3_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ap_CS_fsm_reg[13] ),
        .ENBWREN(\ap_CS_fsm_reg[13] ),
        .REGCEAREGCE(\ap_reg_pp0_iter4_tmp_46_reg_1134_reg[0] ),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_10
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [2]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[2]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_10_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_11
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [1]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[1]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_11_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_12
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [0]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[0]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_12_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_13
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[10]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [10]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_13_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_14__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[9]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [9]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_14__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_15__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[8]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [8]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_15__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_16__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[7]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [7]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_16__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_17__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[6]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [6]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_17__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_18__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[5]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [5]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_18__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_19__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[4]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [4]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_19__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_20__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[3]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [3]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_20__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_21__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[2]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [2]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_21__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_22__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[1]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [1]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_22__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_23__0
       (.I0(ap_reg_pp0_iter4_tmp_10_reg_1142[0]),
        .I1(\ap_reg_pp0_iter3_row_assign_cast5_reg_1105_reg[10]__0 [0]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_23__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_2__0
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [10]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[10]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_2__0_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_3
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [9]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[9]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_3_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_4
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [8]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[8]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_4_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_5
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [7]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[7]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_5_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_6
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [6]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[6]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_6_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_7
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [5]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[5]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_7_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_8
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [4]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[4]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_8_n_3));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_9
       (.I0(\lineBuffer_0_addr_2_reg_1147_reg[10] [3]),
        .I1(ap_reg_pp0_iter3_j_reg_1128[3]),
        .I2(\ap_CS_fsm_reg[13]_0 ),
        .O(ram_reg_i_9_n_3));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \tmp2_reg_1261[3]_i_2 
       (.I0(I5[3]),
        .I1(mux_1_0__0[2]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(DOBDO[3]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(lineBuffer_3_q0[3]),
        .O(\tmp2_reg_1261[3]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \tmp2_reg_1261[3]_i_3 
       (.I0(I5[2]),
        .I1(mux_1_0__0[1]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(DOBDO[2]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(lineBuffer_3_q0[2]),
        .O(\tmp2_reg_1261[3]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \tmp2_reg_1261[3]_i_4 
       (.I0(I5[1]),
        .I1(mux_1_0__0[0]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(DOBDO[1]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(lineBuffer_3_q0[1]),
        .O(\tmp2_reg_1261[3]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \tmp2_reg_1261[3]_i_5 
       (.I0(I5[0]),
        .I1(mux_1_0__2),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(DOBDO[0]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(lineBuffer_3_q0[0]),
        .O(\tmp2_reg_1261[3]_i_5_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \tmp2_reg_1261[7]_i_2 
       (.I0(I5[7]),
        .I1(mux_1_0__0[6]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(DOBDO[7]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(lineBuffer_3_q0[7]),
        .O(\tmp2_reg_1261[7]_i_2_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \tmp2_reg_1261[7]_i_3 
       (.I0(I5[6]),
        .I1(mux_1_0__0[5]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(DOBDO[6]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(lineBuffer_3_q0[6]),
        .O(\tmp2_reg_1261[7]_i_3_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \tmp2_reg_1261[7]_i_4 
       (.I0(I5[5]),
        .I1(mux_1_0__0[4]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(DOBDO[5]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(lineBuffer_3_q0[5]),
        .O(\tmp2_reg_1261[7]_i_4_n_3 ));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \tmp2_reg_1261[7]_i_5 
       (.I0(I5[4]),
        .I1(mux_1_0__0[3]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(DOBDO[4]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(lineBuffer_3_q0[4]),
        .O(\tmp2_reg_1261[7]_i_5_n_3 ));
  CARRY4 \tmp2_reg_1261_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp2_reg_1261_reg[3]_i_1_n_3 ,\tmp2_reg_1261_reg[3]_i_1_n_4 ,\tmp2_reg_1261_reg[3]_i_1_n_5 ,\tmp2_reg_1261_reg[3]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(I5[3:0]),
        .O(\tmp2_reg_1261_reg[8] [3:0]),
        .S({\tmp2_reg_1261[3]_i_2_n_3 ,\tmp2_reg_1261[3]_i_3_n_3 ,\tmp2_reg_1261[3]_i_4_n_3 ,\tmp2_reg_1261[3]_i_5_n_3 }));
  CARRY4 \tmp2_reg_1261_reg[7]_i_1 
       (.CI(\tmp2_reg_1261_reg[3]_i_1_n_3 ),
        .CO({\tmp2_reg_1261_reg[7]_i_1_n_3 ,\tmp2_reg_1261_reg[7]_i_1_n_4 ,\tmp2_reg_1261_reg[7]_i_1_n_5 ,\tmp2_reg_1261_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(I5[7:4]),
        .O(\tmp2_reg_1261_reg[8] [7:4]),
        .S({\tmp2_reg_1261[7]_i_2_n_3 ,\tmp2_reg_1261[7]_i_3_n_3 ,\tmp2_reg_1261[7]_i_4_n_3 ,\tmp2_reg_1261[7]_i_5_n_3 }));
  CARRY4 \tmp2_reg_1261_reg[8]_i_1 
       (.CI(\tmp2_reg_1261_reg[7]_i_1_n_3 ),
        .CO({\NLW_tmp2_reg_1261_reg[8]_i_1_CO_UNCONNECTED [3:1],\tmp2_reg_1261_reg[8] [8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp2_reg_1261_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_13_reg_1208[0]_i_1 
       (.I0(lineBuffer_3_q0[0]),
        .I1(DOADO[0]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(ram_reg_2[0]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[0]),
        .O(\tmp_13_reg_1208_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_13_reg_1208[1]_i_1 
       (.I0(lineBuffer_3_q0[1]),
        .I1(DOADO[1]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(ram_reg_2[1]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[1]),
        .O(\tmp_13_reg_1208_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_13_reg_1208[2]_i_1 
       (.I0(lineBuffer_3_q0[2]),
        .I1(DOADO[2]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(ram_reg_2[2]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[2]),
        .O(\tmp_13_reg_1208_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_13_reg_1208[3]_i_1 
       (.I0(lineBuffer_3_q0[3]),
        .I1(DOADO[3]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(ram_reg_2[3]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[3]),
        .O(\tmp_13_reg_1208_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_13_reg_1208[4]_i_1 
       (.I0(lineBuffer_3_q0[4]),
        .I1(DOADO[4]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(ram_reg_2[4]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[4]),
        .O(\tmp_13_reg_1208_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_13_reg_1208[5]_i_1 
       (.I0(lineBuffer_3_q0[5]),
        .I1(DOADO[5]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(ram_reg_2[5]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[5]),
        .O(\tmp_13_reg_1208_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_13_reg_1208[6]_i_1 
       (.I0(lineBuffer_3_q0[6]),
        .I1(DOADO[6]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(ram_reg_2[6]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[6]),
        .O(\tmp_13_reg_1208_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_13_reg_1208[7]_i_1 
       (.I0(lineBuffer_3_q0[7]),
        .I1(DOADO[7]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(ram_reg_2[7]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[7]),
        .O(\tmp_13_reg_1208_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_17_reg_1251[0]_i_1 
       (.I0(lineBuffer_3_q0[0]),
        .I1(DOBDO[0]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(ram_reg_0[0]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(ram_reg_1[0]),
        .O(\tmp_17_reg_1251_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_17_reg_1251[1]_i_1 
       (.I0(lineBuffer_3_q0[1]),
        .I1(DOBDO[1]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(ram_reg_0[1]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(ram_reg_1[1]),
        .O(\tmp_17_reg_1251_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_17_reg_1251[2]_i_1 
       (.I0(lineBuffer_3_q0[2]),
        .I1(DOBDO[2]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(ram_reg_0[2]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(ram_reg_1[2]),
        .O(\tmp_17_reg_1251_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_17_reg_1251[3]_i_1 
       (.I0(lineBuffer_3_q0[3]),
        .I1(DOBDO[3]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(ram_reg_0[3]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(ram_reg_1[3]),
        .O(\tmp_17_reg_1251_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_17_reg_1251[4]_i_1 
       (.I0(lineBuffer_3_q0[4]),
        .I1(DOBDO[4]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(ram_reg_0[4]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(ram_reg_1[4]),
        .O(\tmp_17_reg_1251_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_17_reg_1251[5]_i_1 
       (.I0(lineBuffer_3_q0[5]),
        .I1(DOBDO[5]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(ram_reg_0[5]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(ram_reg_1[5]),
        .O(\tmp_17_reg_1251_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_17_reg_1251[6]_i_1 
       (.I0(lineBuffer_3_q0[6]),
        .I1(DOBDO[6]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(ram_reg_0[6]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(ram_reg_1[6]),
        .O(\tmp_17_reg_1251_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_17_reg_1251[7]_i_1 
       (.I0(lineBuffer_3_q0[7]),
        .I1(DOBDO[7]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(ram_reg_0[7]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(ram_reg_1[7]),
        .O(\tmp_17_reg_1251_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_18_reg_1256[0]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[0]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [0]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [0]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [0]),
        .O(\tmp_18_reg_1256_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_18_reg_1256[1]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[1]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [1]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [1]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [1]),
        .O(\tmp_18_reg_1256_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_18_reg_1256[2]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[2]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [2]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [2]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [2]),
        .O(\tmp_18_reg_1256_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_18_reg_1256[3]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[3]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [3]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [3]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [3]),
        .O(\tmp_18_reg_1256_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_18_reg_1256[4]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[4]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [4]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [4]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [4]),
        .O(\tmp_18_reg_1256_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_18_reg_1256[5]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[5]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [5]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [5]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [5]),
        .O(\tmp_18_reg_1256_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_18_reg_1256[6]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[6]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [6]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [6]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [6]),
        .O(\tmp_18_reg_1256_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_18_reg_1256[7]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[7]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [7]),
        .I2(tmp_19_1_t_reg_1092[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [7]),
        .I4(tmp_19_1_t_reg_1092[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [7]),
        .O(\tmp_18_reg_1256_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_19_reg_1266[0]_i_1 
       (.I0(lineBuffer_3_q0[0]),
        .I1(DOBDO[0]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_0[0]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_1[0]),
        .O(\tmp_19_reg_1266_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_19_reg_1266[1]_i_1 
       (.I0(lineBuffer_3_q0[1]),
        .I1(DOBDO[1]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_0[1]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_1[1]),
        .O(\tmp_19_reg_1266_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_19_reg_1266[2]_i_1 
       (.I0(lineBuffer_3_q0[2]),
        .I1(DOBDO[2]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_0[2]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_1[2]),
        .O(\tmp_19_reg_1266_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_19_reg_1266[3]_i_1 
       (.I0(lineBuffer_3_q0[3]),
        .I1(DOBDO[3]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_0[3]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_1[3]),
        .O(\tmp_19_reg_1266_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_19_reg_1266[4]_i_1 
       (.I0(lineBuffer_3_q0[4]),
        .I1(DOBDO[4]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_0[4]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_1[4]),
        .O(\tmp_19_reg_1266_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_19_reg_1266[5]_i_1 
       (.I0(lineBuffer_3_q0[5]),
        .I1(DOBDO[5]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_0[5]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_1[5]),
        .O(\tmp_19_reg_1266_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_19_reg_1266[6]_i_1 
       (.I0(lineBuffer_3_q0[6]),
        .I1(DOBDO[6]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_0[6]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_1[6]),
        .O(\tmp_19_reg_1266_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_19_reg_1266[7]_i_1 
       (.I0(lineBuffer_3_q0[7]),
        .I1(DOBDO[7]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_0[7]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_1[7]),
        .O(\tmp_19_reg_1266_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1241[0]_i_1 
       (.I0(lineBuffer_3_q0[0]),
        .I1(DOADO[0]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_2[0]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[0]),
        .O(\tmp_21_reg_1241_reg[7] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1241[1]_i_1 
       (.I0(lineBuffer_3_q0[1]),
        .I1(DOADO[1]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_2[1]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[1]),
        .O(\tmp_21_reg_1241_reg[7] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1241[2]_i_1 
       (.I0(lineBuffer_3_q0[2]),
        .I1(DOADO[2]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_2[2]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[2]),
        .O(\tmp_21_reg_1241_reg[7] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1241[3]_i_1 
       (.I0(lineBuffer_3_q0[3]),
        .I1(DOADO[3]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_2[3]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[3]),
        .O(\tmp_21_reg_1241_reg[7] [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1241[4]_i_1 
       (.I0(lineBuffer_3_q0[4]),
        .I1(DOADO[4]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_2[4]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[4]),
        .O(\tmp_21_reg_1241_reg[7] [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1241[5]_i_1 
       (.I0(lineBuffer_3_q0[5]),
        .I1(DOADO[5]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_2[5]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[5]),
        .O(\tmp_21_reg_1241_reg[7] [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1241[6]_i_1 
       (.I0(lineBuffer_3_q0[6]),
        .I1(DOADO[6]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_2[6]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[6]),
        .O(\tmp_21_reg_1241_reg[7] [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1241[7]_i_2 
       (.I0(lineBuffer_3_q0[7]),
        .I1(DOADO[7]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(ram_reg_2[7]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(ram_reg_3[7]),
        .O(\tmp_21_reg_1241_reg[7] [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_22_reg_1271[0]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[0]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [0]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [0]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_22_reg_1271[1]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[1]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [1]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [1]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_22_reg_1271[2]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[2]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [2]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [2]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_22_reg_1271[3]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[3]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [3]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [3]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_22_reg_1271[4]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[4]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [4]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [4]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_22_reg_1271[5]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[5]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [5]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [5]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_22_reg_1271[6]_i_1 
       (.I0(lineBuffer_3_load_2_reg_1234[6]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [6]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [6]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_22_reg_1271[7]_i_2 
       (.I0(lineBuffer_3_load_2_reg_1234[7]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [7]),
        .I2(tmp_19_2_t_reg_1098),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [7]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_weight_0_2_reg_1246[3]_i_2 
       (.I0(lineBuffer_3_load_2_reg_1234[3]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [3]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [3]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [3]),
        .O(I5[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_weight_0_2_reg_1246[3]_i_3 
       (.I0(lineBuffer_3_load_2_reg_1234[2]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [2]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [2]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [2]),
        .O(I5[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_weight_0_2_reg_1246[3]_i_4 
       (.I0(lineBuffer_3_load_2_reg_1234[1]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [1]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [1]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [1]),
        .O(I5[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_weight_0_2_reg_1246[3]_i_5 
       (.I0(lineBuffer_3_load_2_reg_1234[0]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [0]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [0]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [0]),
        .O(I5[0]));
  LUT6 #(
    .INIT(64'hB8FFB800470047FF)) 
    \x_weight_0_2_reg_1246[3]_i_6 
       (.I0(lineBuffer_3_q0[3]),
        .I1(tmp_19_0_t_reg_1085[0]),
        .I2(DOBDO[3]),
        .I3(tmp_19_0_t_reg_1085[1]),
        .I4(mux_1_0__0[2]),
        .I5(I5[3]),
        .O(\x_weight_0_2_reg_1246[3]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hB8FFB800470047FF)) 
    \x_weight_0_2_reg_1246[3]_i_7 
       (.I0(lineBuffer_3_q0[2]),
        .I1(tmp_19_0_t_reg_1085[0]),
        .I2(DOBDO[2]),
        .I3(tmp_19_0_t_reg_1085[1]),
        .I4(mux_1_0__0[1]),
        .I5(I5[2]),
        .O(\x_weight_0_2_reg_1246[3]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hB8FFB800470047FF)) 
    \x_weight_0_2_reg_1246[3]_i_8 
       (.I0(lineBuffer_3_q0[1]),
        .I1(tmp_19_0_t_reg_1085[0]),
        .I2(DOBDO[1]),
        .I3(tmp_19_0_t_reg_1085[1]),
        .I4(mux_1_0__0[0]),
        .I5(I5[1]),
        .O(\x_weight_0_2_reg_1246[3]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB8FFB800470047FF)) 
    \x_weight_0_2_reg_1246[3]_i_9 
       (.I0(lineBuffer_3_q0[0]),
        .I1(tmp_19_0_t_reg_1085[0]),
        .I2(DOBDO[0]),
        .I3(tmp_19_0_t_reg_1085[1]),
        .I4(mux_1_0__2),
        .I5(I5[0]),
        .O(\x_weight_0_2_reg_1246[3]_i_9_n_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_weight_0_2_reg_1246[7]_i_2 
       (.I0(lineBuffer_3_load_2_reg_1234[7]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [7]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [7]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [7]),
        .O(I5[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_weight_0_2_reg_1246[7]_i_3 
       (.I0(lineBuffer_3_load_2_reg_1234[6]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [6]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [6]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [6]),
        .O(I5[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_weight_0_2_reg_1246[7]_i_4 
       (.I0(lineBuffer_3_load_2_reg_1234[5]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [5]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [5]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [5]),
        .O(I5[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \x_weight_0_2_reg_1246[7]_i_5 
       (.I0(lineBuffer_3_load_2_reg_1234[4]),
        .I1(\lineBuffer_2_load_2_reg_1227_reg[7] [4]),
        .I2(tmp_19_0_t_reg_1085[1]),
        .I3(\lineBuffer_1_load_2_reg_1220_reg[7] [4]),
        .I4(tmp_19_0_t_reg_1085[0]),
        .I5(\lineBuffer_0_load_2_reg_1213_reg[7] [4]),
        .O(I5[4]));
  LUT6 #(
    .INIT(64'hB8FFB800470047FF)) 
    \x_weight_0_2_reg_1246[7]_i_6 
       (.I0(lineBuffer_3_q0[7]),
        .I1(tmp_19_0_t_reg_1085[0]),
        .I2(DOBDO[7]),
        .I3(tmp_19_0_t_reg_1085[1]),
        .I4(mux_1_0__0[6]),
        .I5(I5[7]),
        .O(\x_weight_0_2_reg_1246[7]_i_6_n_3 ));
  LUT6 #(
    .INIT(64'hB8FFB800470047FF)) 
    \x_weight_0_2_reg_1246[7]_i_7 
       (.I0(lineBuffer_3_q0[6]),
        .I1(tmp_19_0_t_reg_1085[0]),
        .I2(DOBDO[6]),
        .I3(tmp_19_0_t_reg_1085[1]),
        .I4(mux_1_0__0[5]),
        .I5(I5[6]),
        .O(\x_weight_0_2_reg_1246[7]_i_7_n_3 ));
  LUT6 #(
    .INIT(64'hB8FFB800470047FF)) 
    \x_weight_0_2_reg_1246[7]_i_8 
       (.I0(lineBuffer_3_q0[5]),
        .I1(tmp_19_0_t_reg_1085[0]),
        .I2(DOBDO[5]),
        .I3(tmp_19_0_t_reg_1085[1]),
        .I4(mux_1_0__0[4]),
        .I5(I5[5]),
        .O(\x_weight_0_2_reg_1246[7]_i_8_n_3 ));
  LUT6 #(
    .INIT(64'hB8FFB800470047FF)) 
    \x_weight_0_2_reg_1246[7]_i_9 
       (.I0(lineBuffer_3_q0[4]),
        .I1(tmp_19_0_t_reg_1085[0]),
        .I2(DOBDO[4]),
        .I3(tmp_19_0_t_reg_1085[1]),
        .I4(mux_1_0__0[3]),
        .I5(I5[4]),
        .O(\x_weight_0_2_reg_1246[7]_i_9_n_3 ));
  CARRY4 \x_weight_0_2_reg_1246_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\x_weight_0_2_reg_1246_reg[3]_i_1_n_3 ,\x_weight_0_2_reg_1246_reg[3]_i_1_n_4 ,\x_weight_0_2_reg_1246_reg[3]_i_1_n_5 ,\x_weight_0_2_reg_1246_reg[3]_i_1_n_6 }),
        .CYINIT(1'b1),
        .DI(I5[3:0]),
        .O(\x_weight_0_2_reg_1246_reg[8] [3:0]),
        .S({\x_weight_0_2_reg_1246[3]_i_6_n_3 ,\x_weight_0_2_reg_1246[3]_i_7_n_3 ,\x_weight_0_2_reg_1246[3]_i_8_n_3 ,\x_weight_0_2_reg_1246[3]_i_9_n_3 }));
  CARRY4 \x_weight_0_2_reg_1246_reg[7]_i_1 
       (.CI(\x_weight_0_2_reg_1246_reg[3]_i_1_n_3 ),
        .CO({\x_weight_0_2_reg_1246_reg[7]_i_1_n_3 ,\x_weight_0_2_reg_1246_reg[7]_i_1_n_4 ,\x_weight_0_2_reg_1246_reg[7]_i_1_n_5 ,\x_weight_0_2_reg_1246_reg[7]_i_1_n_6 }),
        .CYINIT(1'b0),
        .DI(I5[7:4]),
        .O(\x_weight_0_2_reg_1246_reg[8] [7:4]),
        .S({\x_weight_0_2_reg_1246[7]_i_6_n_3 ,\x_weight_0_2_reg_1246[7]_i_7_n_3 ,\x_weight_0_2_reg_1246[7]_i_8_n_3 ,\x_weight_0_2_reg_1246[7]_i_9_n_3 }));
  CARRY4 \x_weight_0_2_reg_1246_reg[8]_i_1 
       (.CI(\x_weight_0_2_reg_1246_reg[7]_i_1_n_3 ),
        .CO(\NLW_x_weight_0_2_reg_1246_reg[8]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_weight_0_2_reg_1246_reg[8]_i_1_O_UNCONNECTED [3:1],\x_weight_0_2_reg_1246_reg[8] [8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
