Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 702a9af047c64cea970269f1081dd669 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pbit_tb_behav xil_defaultlib.pbit_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR(INIT=1000000000)
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.pbit(INIT=1000000000)
Compiling module xil_defaultlib.LFSR(INIT=2000000000)
Compiling module xil_defaultlib.pbit(INIT=2000000000)
Compiling module xil_defaultlib.LFSR(INIT=-1294967296)
Compiling module xil_defaultlib.pbit(INIT=-1294967296)
Compiling module xil_defaultlib.qmult(Q=2,N=7)
Compiling module xil_defaultlib.qadd(Q=2,N=7)
Compiling module xil_defaultlib.Top_level
Compiling module xil_defaultlib.pbit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pbit_tb_behav
