#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 26 22:16:50 2019
# Process ID: 17860
# Current directory: C:/Users/Kushagra Sharma/Downloads/ES 203/LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4668 C:\Users\Kushagra Sharma\Downloads\ES 203\LED\LED.xpr
# Log file: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/vivado.log
# Journal file: C:/Users/Kushagra Sharma/Downloads/ES 203/LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.xpr}
WARNING: [Board 49-91] Board repository path 'C:/Users/Kushagra' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Sharma/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'C:/Users/Kushagra' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'c:/Users/Kushagra' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Sharma/Downloads/ES' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '203/Image-Processing-master/Final' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path 'Project/VGA_1/Sharma/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra Sharma/AppData/Roaming/Xilinx/Vivado/Sharma/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra Sharma/AppData/Roaming/Xilinx/Vivado/Sharma/Downloads/ES'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra Sharma/AppData/Roaming/Xilinx/Vivado/203/Image-Processing-master/Final'.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra Sharma/AppData/Roaming/Xilinx/Vivado/Project/VGA_1/Sharma/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 784.727 ; gain = 178.316
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 814.898 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
open_hw_target: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1948.164 ; gain = 1133.266
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 22:26:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 22:26:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2029.945 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 22:35:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 22:35:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 22:44:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 22:44:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 22:48:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 22:48:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Oct 26 22:49:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Oct 26 22:50:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Oct 26 22:51:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:00:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.473 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:05:47 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 23:05:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.074 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
import_files -norecurse {{C:/Users/Kushagra Sharma/Downloads/ES 203/LED/clkdivider.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:12:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 23:12:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2056.313 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Oct 26 23:19:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Oct 26 23:20:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:22:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2061.934 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:27:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 23:27:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2067.711 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:32:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 23:32:01 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2070.508 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:38:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 23:38:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.609 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:43:52 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 23:43:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2089.277 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 23:50:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sat Oct 26 23:50:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2095.281 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 00:16:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sun Oct 27 00:16:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.535 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 00:36:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sun Oct 27 00:36:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2097.750 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 00:45:35 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sun Oct 27 00:45:35 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2100.930 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 00:52:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sun Oct 27 00:52:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2133.352 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
export_ip_user_files -of_objects  [get_files {{C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.srcs/sources_1/imports/LED/clkdivider.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.srcs/sources_1/imports/LED/clkdivider.v}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 00:58:11 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sun Oct 27 00:58:11 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2147.238 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 01:04:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/synth_1/runme.log
[Sun Oct 27 01:04:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/ES 203/LED/LED.runs/impl_1/LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
open_project {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Kushagra Sharma/Downloads/Digital Systems/project_1' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/Downloads/your_mem.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/Digital Systems/your_mem.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/ES 203/FLAG_B24.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/ES 203/FLAG_B24.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/ES 203/Image4_reduced.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/ES 203/Image4_reduced.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/Downloads/Image5_reduced.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/Digital Systems/Image5_reduced.coe' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/Downloads/your_mem.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/Digital Systems/your_mem.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/ES 203/FLAG_B24.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/ES 203/FLAG_B24.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/ES 203/Image4_reduced.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/ES 203/Image4_reduced.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/Downloads/Image5_reduced.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/Digital Systems/Image5_reduced.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/Downloads/your_mem.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/Digital Systems/your_mem.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/ES 203/FLAG_B24.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/ES 203/FLAG_B24.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/ES 203/Image4_reduced.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/ES 203/Image4_reduced.coe' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/Kushagra Sharma/Downloads/Image5_reduced.coe'; using path 'C:/Users/Kushagra Sharma/Downloads/Digital Systems/Image5_reduced.coe' instead.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra', nor could it be found using path 'C:/Users/Kushagra Sharma/Kushagra'.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Kushagra Sharma/AppData/Roaming/Xilinx/Vivado/Sharma/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store', nor could it be found using path 'C:/Users/Kushagra Sharma/Downloads/AppData/Roaming/Xilinx/Vivado/Sharma/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2236.887 ; gain = 33.484
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
reset_run blk_mem_gen_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2019.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'blk_mem_gen_0'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'blk_mem_gen_0'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Kushagra Sharma/Downloads/Digital Systems/Image5_reduced.coe' provided. It will be converted relative to IP Instance files '../../../../../../Digital Systems/Image5_reduced.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/Kushagra Sharma/Downloads/Digital Systems/Image5_reduced.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Kushagra Sharma/Downloads/Digital Systems/Image5_reduced.coe' provided. It will be converted relative to IP Instance files '../../../../../Digital Systems/Image5_reduced.coe'
generate_target all [get_files  {{C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2520.984 ; gain = 21.906
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Sun Oct 27 01:21:03 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -directory {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.ip_user_files} -ipstatic_source_dir {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Kushagra Sharma/Downloads/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Kushagra Sharma/Downloads/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Kushagra Sharma/Downloads/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Kushagra Sharma/Downloads/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 01:21:15 2019] Launched blk_mem_gen_0_synth_1, synth_1...
Run output will be captured here:
blk_mem_gen_0_synth_1: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
synth_1: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/runme.log
[Sun Oct 27 01:21:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Kushagra Sharma/Downloads/Digital Systems/Image4_reduced.coe' provided. It will be converted relative to IP Instance files '../../../../../../Digital Systems/Image4_reduced.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/Kushagra Sharma/Downloads/Digital Systems/Image4_reduced.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Kushagra Sharma/Downloads/Digital Systems/Image4_reduced.coe' provided. It will be converted relative to IP Instance files '../../../../../Digital Systems/Image4_reduced.coe'
generate_target all [get_files  {{C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2540.367 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Sun Oct 27 01:25:16 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/Kushagra Sharma/Downloads/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci}}] -directory {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.ip_user_files} -ipstatic_source_dir {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Kushagra Sharma/Downloads/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/Kushagra Sharma/Downloads/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/Kushagra Sharma/Downloads/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/Kushagra Sharma/Downloads/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Oct 27 01:25:25 2019] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/blk_mem_gen_0_synth_1/runme.log
[Sun Oct 27 01:25:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files {{c:/Users/Kushagra Sharma/Downloads/Image5_reduced.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Kushagra Sharma/Downloads/Image5_reduced.coe}}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 01:27:56 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/runme.log
[Sun Oct 27 01:27:56 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2540.367 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 01:34:57 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/runme.log
[Sun Oct 27 01:34:57 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/runme.log
current_project LED
close_project
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2540.367 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2540.367 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 01:39:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/runme.log
[Sun Oct 27 01:39:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 27 01:39:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/synth_1/runme.log
[Sun Oct 27 01:39:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A4AFA
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Kushagra Sharma/Downloads/project_1/project_1.runs/impl_1/vga_syncIndex.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 01:49:53 2019...
