{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 07:48:27 2023 " "Info: Processing started: Thu Nov 30 07:48:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off divider -c divider --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[79\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[79\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[78\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[78\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[39\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[39\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[77\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[77\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[38\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[38\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[76\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[76\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[37\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[37\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[75\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[75\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[36\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[36\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[74\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[74\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[35\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[35\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[73\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[73\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[34\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[34\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[72\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[72\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[33\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[33\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[71\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[71\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[32\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[32\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[70\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[70\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[19\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[19\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[18\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[18\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[23\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[23\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[22\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[22\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[20\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[20\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[21\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[21\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[16\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[16\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[17\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[17\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[7\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[7\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[6\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[6\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[3\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[3\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[2\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[2\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[4\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[4\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[5\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[5\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[0\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[0\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[1\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[1\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[11\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[11\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[10\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[10\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[8\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[8\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[9\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[9\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[12\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[12\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[13\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[13\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[15\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[15\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[14\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[14\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[26\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[26\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[27\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[27\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[25\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[25\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[24\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[24\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[28\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[28\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[29\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[29\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[30\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[30\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterQ\|REG\[31\] " "Warning: Node \"ParalelRegister:RegisterQ\|REG\[31\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[69\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[69\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[0\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[0\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[68\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[68\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[67\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[67\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[1\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[1\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[0\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[0\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[79\]~latch " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[79\]~latch\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[79\]~latch " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[79\]~latch\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 82 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[66\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[66\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[65\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[65\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[2\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[2\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[1\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[1\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[64\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[64\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[63\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[63\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[2\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[2\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[3\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[3\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[62\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[62\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[61\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[61\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[3\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[3\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[4\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[4\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[60\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[60\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[59\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[59\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[4\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[4\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[5\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[5\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[58\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[58\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[57\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[57\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[5\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[5\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[6\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[6\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[56\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[56\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[55\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[55\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[6\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[6\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[7\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[7\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[54\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[54\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[53\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[53\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[7\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[7\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[8\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[8\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[52\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[52\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[51\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[51\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[8\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[8\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[9\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[9\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[50\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[50\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[49\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[49\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[10\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[10\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[9\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[9\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[48\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[48\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[47\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[47\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[11\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[11\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[10\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[10\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[46\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[46\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[45\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[45\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[11\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[11\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[12\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[12\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[44\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[44\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[43\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[43\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[12\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[12\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[13\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[13\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[42\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[42\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[41\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[41\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[14\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[14\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[13\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[13\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[40\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[40\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[39\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[39\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[14\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[14\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[15\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[15\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[38\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[38\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[39\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[39\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[37\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[37\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[16\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[16\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[15\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[15\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[38\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[38\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[36\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[36\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[37\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[37\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[35\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[35\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[16\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[16\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[17\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[17\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[36\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[36\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[34\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[34\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[35\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[35\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[33\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[33\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[17\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[17\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[18\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[18\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[34\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[34\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[32\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[32\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[33\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[33\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[31\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[31\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[19\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[19\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[18\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[18\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[32\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[32\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[30\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[30\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[31\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[31\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[29\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[29\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[19\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[19\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[20\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[20\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[30\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[30\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[28\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[28\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[29\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[29\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[27\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[27\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[20\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[20\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[21\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[21\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[28\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[28\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[26\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[26\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[27\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[27\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[25\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[25\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[21\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[21\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[22\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[22\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[26\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[26\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[24\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[24\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[25\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[25\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterR\|REG\[23\] " "Warning: Node \"ParalelRegister:RegisterR\|REG\[23\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[22\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[22\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[24\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[24\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister:RegisterP\|REG\[23\] " "Warning: Node \"ParalelRegister:RegisterP\|REG\[23\]\" is a latch" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[39\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[40\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[41\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[41\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[41\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[41\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[42\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[42\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[42\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[42\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[43\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[43\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[43\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[43\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[44\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[44\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[44\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[44\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[45\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[45\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[45\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[45\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[46\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[46\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[46\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[46\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[47\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[47\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[47\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[47\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[48\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[48\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[48\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[48\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[49\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[49\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[49\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[49\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[50\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[50\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[50\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[50\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[51\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[51\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[51\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[51\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[52\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[52\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[52\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[52\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[53\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[53\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[53\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[53\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[54\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[54\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[54\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[54\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[55\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[55\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[55\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[55\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[56\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[56\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[56\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[56\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[57\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[57\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[57\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[57\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[58\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[58\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[58\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[58\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[59\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[59\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[59\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[59\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[60\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[60\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[60\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[60\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[61\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[61\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[61\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[61\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[62\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[62\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[62\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[62\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[63\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[63\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[63\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[63\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[64\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[64\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[64\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[64\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[65\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[65\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[65\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[65\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[66\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[66\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[66\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[66\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[67\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[67\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[67\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[67\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[68\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[68\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[68\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[68\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[69\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[69\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[69\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[69\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[70\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[70\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[70\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[70\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[71\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[71\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[71\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[71\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[72\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[72\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[72\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[72\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[73\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[73\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[73\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[73\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[74\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[74\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[74\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[74\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[75\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[75\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[75\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[75\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[76\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[76\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[76\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[76\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[77\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[77\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[77\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[77\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[78\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[78\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[78\] " "Warning: Node \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|P\[78\]\" is a latch" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dividerfsm:FSMDivider\|SubtractON\[1\] " "Info: Detected ripple clock \"dividerfsm:FSMDivider\|SubtractON\[1\]\" as buffer" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 119 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dividerfsm:FSMDivider\|SubtractON\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dividerfsm:FSMDivider\|CT_IN " "Info: Detected ripple clock \"dividerfsm:FSMDivider\|CT_IN\" as buffer" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dividerfsm:FSMDivider\|CT_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dividerfsm:FSMDivider\|CT_R " "Info: Detected ripple clock \"dividerfsm:FSMDivider\|CT_R\" as buffer" {  } { { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "dividerfsm:FSMDivider\|CT_R" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ParalelRegister:RegisterR\|REG\[2\] register comparatorreal:ComparatorRS\|comp 35.74 MHz 27.978 ns Internal " "Info: Clock \"clk\" has Internal fmax of 35.74 MHz between source register \"ParalelRegister:RegisterR\|REG\[2\]\" and destination register \"comparatorreal:ComparatorRS\|comp\" (period= 27.978 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.290 ns + Longest register register " "Info: + Longest register to register delay is 10.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ParalelRegister:RegisterR\|REG\[2\] 1 REG LCCOMB_X27_Y14_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y14_N16; Fanout = 2; REG Node = 'ParalelRegister:RegisterR\|REG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.101 ns) + CELL(0.495 ns) 1.596 ns comparatorreal:ComparatorRS\|LessThan0~5 2 COMB LCCOMB_X22_Y14_N4 1 " "Info: 2: + IC(1.101 ns) + CELL(0.495 ns) = 1.596 ns; Loc. = LCCOMB_X22_Y14_N4; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { ParalelRegister:RegisterR|REG[2] comparatorreal:ComparatorRS|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.676 ns comparatorreal:ComparatorRS\|LessThan0~7 3 COMB LCCOMB_X22_Y14_N6 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.676 ns; Loc. = LCCOMB_X22_Y14_N6; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~5 comparatorreal:ComparatorRS|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.756 ns comparatorreal:ComparatorRS\|LessThan0~9 4 COMB LCCOMB_X22_Y14_N8 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.756 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~7 comparatorreal:ComparatorRS|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.836 ns comparatorreal:ComparatorRS\|LessThan0~11 5 COMB LCCOMB_X22_Y14_N10 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.836 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~9 comparatorreal:ComparatorRS|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.916 ns comparatorreal:ComparatorRS\|LessThan0~13 6 COMB LCCOMB_X22_Y14_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.916 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~11 comparatorreal:ComparatorRS|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.090 ns comparatorreal:ComparatorRS\|LessThan0~15 7 COMB LCCOMB_X22_Y14_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 2.090 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparatorreal:ComparatorRS|LessThan0~13 comparatorreal:ComparatorRS|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.170 ns comparatorreal:ComparatorRS\|LessThan0~17 8 COMB LCCOMB_X22_Y14_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.170 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~15 comparatorreal:ComparatorRS|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.250 ns comparatorreal:ComparatorRS\|LessThan0~19 9 COMB LCCOMB_X22_Y14_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.250 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~17 comparatorreal:ComparatorRS|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.330 ns comparatorreal:ComparatorRS\|LessThan0~21 10 COMB LCCOMB_X22_Y14_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.330 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~19 comparatorreal:ComparatorRS|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.410 ns comparatorreal:ComparatorRS\|LessThan0~23 11 COMB LCCOMB_X22_Y14_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.410 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~21 comparatorreal:ComparatorRS|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.490 ns comparatorreal:ComparatorRS\|LessThan0~25 12 COMB LCCOMB_X22_Y14_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.490 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~23 comparatorreal:ComparatorRS|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.570 ns comparatorreal:ComparatorRS\|LessThan0~27 13 COMB LCCOMB_X22_Y14_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.570 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~25 comparatorreal:ComparatorRS|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.650 ns comparatorreal:ComparatorRS\|LessThan0~29 14 COMB LCCOMB_X22_Y14_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.650 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~27 comparatorreal:ComparatorRS|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.811 ns comparatorreal:ComparatorRS\|LessThan0~31 15 COMB LCCOMB_X22_Y14_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.161 ns) = 2.811 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparatorreal:ComparatorRS|LessThan0~29 comparatorreal:ComparatorRS|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.891 ns comparatorreal:ComparatorRS\|LessThan0~33 16 COMB LCCOMB_X22_Y13_N0 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.891 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~31 comparatorreal:ComparatorRS|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.971 ns comparatorreal:ComparatorRS\|LessThan0~35 17 COMB LCCOMB_X22_Y13_N2 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.971 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~33 comparatorreal:ComparatorRS|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.051 ns comparatorreal:ComparatorRS\|LessThan0~37 18 COMB LCCOMB_X22_Y13_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.051 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~35 comparatorreal:ComparatorRS|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.131 ns comparatorreal:ComparatorRS\|LessThan0~39 19 COMB LCCOMB_X22_Y13_N6 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.131 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~37 comparatorreal:ComparatorRS|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.211 ns comparatorreal:ComparatorRS\|LessThan0~41 20 COMB LCCOMB_X22_Y13_N8 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.211 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~39 comparatorreal:ComparatorRS|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.291 ns comparatorreal:ComparatorRS\|LessThan0~43 21 COMB LCCOMB_X22_Y13_N10 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.291 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~41 comparatorreal:ComparatorRS|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.371 ns comparatorreal:ComparatorRS\|LessThan0~45 22 COMB LCCOMB_X22_Y13_N12 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.371 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~43 comparatorreal:ComparatorRS|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.545 ns comparatorreal:ComparatorRS\|LessThan0~47 23 COMB LCCOMB_X22_Y13_N14 1 " "Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 3.545 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparatorreal:ComparatorRS|LessThan0~45 comparatorreal:ComparatorRS|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.625 ns comparatorreal:ComparatorRS\|LessThan0~49 24 COMB LCCOMB_X22_Y13_N16 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.625 ns; Loc. = LCCOMB_X22_Y13_N16; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~47 comparatorreal:ComparatorRS|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.705 ns comparatorreal:ComparatorRS\|LessThan0~51 25 COMB LCCOMB_X22_Y13_N18 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.705 ns; Loc. = LCCOMB_X22_Y13_N18; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~49 comparatorreal:ComparatorRS|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.785 ns comparatorreal:ComparatorRS\|LessThan0~53 26 COMB LCCOMB_X22_Y13_N20 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.785 ns; Loc. = LCCOMB_X22_Y13_N20; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~51 comparatorreal:ComparatorRS|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.865 ns comparatorreal:ComparatorRS\|LessThan0~55 27 COMB LCCOMB_X22_Y13_N22 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.865 ns; Loc. = LCCOMB_X22_Y13_N22; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~53 comparatorreal:ComparatorRS|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.945 ns comparatorreal:ComparatorRS\|LessThan0~57 28 COMB LCCOMB_X22_Y13_N24 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.945 ns; Loc. = LCCOMB_X22_Y13_N24; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~55 comparatorreal:ComparatorRS|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.025 ns comparatorreal:ComparatorRS\|LessThan0~59 29 COMB LCCOMB_X22_Y13_N26 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.025 ns; Loc. = LCCOMB_X22_Y13_N26; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~57 comparatorreal:ComparatorRS|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.105 ns comparatorreal:ComparatorRS\|LessThan0~61 30 COMB LCCOMB_X22_Y13_N28 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 4.105 ns; Loc. = LCCOMB_X22_Y13_N28; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~59 comparatorreal:ComparatorRS|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 4.266 ns comparatorreal:ComparatorRS\|LessThan0~63 31 COMB LCCOMB_X22_Y13_N30 1 " "Info: 31: + IC(0.000 ns) + CELL(0.161 ns) = 4.266 ns; Loc. = LCCOMB_X22_Y13_N30; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparatorreal:ComparatorRS|LessThan0~61 comparatorreal:ComparatorRS|LessThan0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.346 ns comparatorreal:ComparatorRS\|LessThan0~65 32 COMB LCCOMB_X22_Y12_N0 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 4.346 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~63 comparatorreal:ComparatorRS|LessThan0~65 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.426 ns comparatorreal:ComparatorRS\|LessThan0~67 33 COMB LCCOMB_X22_Y12_N2 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 4.426 ns; Loc. = LCCOMB_X22_Y12_N2; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~65 comparatorreal:ComparatorRS|LessThan0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.506 ns comparatorreal:ComparatorRS\|LessThan0~69 34 COMB LCCOMB_X22_Y12_N4 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.506 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~67 comparatorreal:ComparatorRS|LessThan0~69 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.586 ns comparatorreal:ComparatorRS\|LessThan0~71 35 COMB LCCOMB_X22_Y12_N6 1 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 4.586 ns; Loc. = LCCOMB_X22_Y12_N6; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~69 comparatorreal:ComparatorRS|LessThan0~71 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.666 ns comparatorreal:ComparatorRS\|LessThan0~73 36 COMB LCCOMB_X22_Y12_N8 1 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 4.666 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~71 comparatorreal:ComparatorRS|LessThan0~73 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.746 ns comparatorreal:ComparatorRS\|LessThan0~75 37 COMB LCCOMB_X22_Y12_N10 1 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 4.746 ns; Loc. = LCCOMB_X22_Y12_N10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~73 comparatorreal:ComparatorRS|LessThan0~75 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.826 ns comparatorreal:ComparatorRS\|LessThan0~77 38 COMB LCCOMB_X22_Y12_N12 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 4.826 ns; Loc. = LCCOMB_X22_Y12_N12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~75 comparatorreal:ComparatorRS|LessThan0~77 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.000 ns comparatorreal:ComparatorRS\|LessThan0~79 39 COMB LCCOMB_X22_Y12_N14 1 " "Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 5.000 ns; Loc. = LCCOMB_X22_Y12_N14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparatorreal:ComparatorRS|LessThan0~77 comparatorreal:ComparatorRS|LessThan0~79 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.080 ns comparatorreal:ComparatorRS\|LessThan0~81 40 COMB LCCOMB_X22_Y12_N16 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 5.080 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~79 comparatorreal:ComparatorRS|LessThan0~81 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.160 ns comparatorreal:ComparatorRS\|LessThan0~83 41 COMB LCCOMB_X22_Y12_N18 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 5.160 ns; Loc. = LCCOMB_X22_Y12_N18; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~81 comparatorreal:ComparatorRS|LessThan0~83 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.240 ns comparatorreal:ComparatorRS\|LessThan0~85 42 COMB LCCOMB_X22_Y12_N20 1 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 5.240 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~83 comparatorreal:ComparatorRS|LessThan0~85 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.320 ns comparatorreal:ComparatorRS\|LessThan0~87 43 COMB LCCOMB_X22_Y12_N22 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 5.320 ns; Loc. = LCCOMB_X22_Y12_N22; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~85 comparatorreal:ComparatorRS|LessThan0~87 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.400 ns comparatorreal:ComparatorRS\|LessThan0~89 44 COMB LCCOMB_X22_Y12_N24 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 5.400 ns; Loc. = LCCOMB_X22_Y12_N24; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~87 comparatorreal:ComparatorRS|LessThan0~89 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.480 ns comparatorreal:ComparatorRS\|LessThan0~91 45 COMB LCCOMB_X22_Y12_N26 1 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 5.480 ns; Loc. = LCCOMB_X22_Y12_N26; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~89 comparatorreal:ComparatorRS|LessThan0~91 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.560 ns comparatorreal:ComparatorRS\|LessThan0~93 46 COMB LCCOMB_X22_Y12_N28 1 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 5.560 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~91 comparatorreal:ComparatorRS|LessThan0~93 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 5.721 ns comparatorreal:ComparatorRS\|LessThan0~95 47 COMB LCCOMB_X22_Y12_N30 1 " "Info: 47: + IC(0.000 ns) + CELL(0.161 ns) = 5.721 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparatorreal:ComparatorRS|LessThan0~93 comparatorreal:ComparatorRS|LessThan0~95 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.801 ns comparatorreal:ComparatorRS\|LessThan0~97 48 COMB LCCOMB_X22_Y11_N0 1 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 5.801 ns; Loc. = LCCOMB_X22_Y11_N0; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~95 comparatorreal:ComparatorRS|LessThan0~97 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.881 ns comparatorreal:ComparatorRS\|LessThan0~99 49 COMB LCCOMB_X22_Y11_N2 1 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 5.881 ns; Loc. = LCCOMB_X22_Y11_N2; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~97 comparatorreal:ComparatorRS|LessThan0~99 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.961 ns comparatorreal:ComparatorRS\|LessThan0~101 50 COMB LCCOMB_X22_Y11_N4 1 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 5.961 ns; Loc. = LCCOMB_X22_Y11_N4; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~99 comparatorreal:ComparatorRS|LessThan0~101 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.041 ns comparatorreal:ComparatorRS\|LessThan0~103 51 COMB LCCOMB_X22_Y11_N6 1 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 6.041 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~101 comparatorreal:ComparatorRS|LessThan0~103 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.121 ns comparatorreal:ComparatorRS\|LessThan0~105 52 COMB LCCOMB_X22_Y11_N8 1 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 6.121 ns; Loc. = LCCOMB_X22_Y11_N8; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~103 comparatorreal:ComparatorRS|LessThan0~105 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.201 ns comparatorreal:ComparatorRS\|LessThan0~107 53 COMB LCCOMB_X22_Y11_N10 1 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 6.201 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~105 comparatorreal:ComparatorRS|LessThan0~107 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.281 ns comparatorreal:ComparatorRS\|LessThan0~109 54 COMB LCCOMB_X22_Y11_N12 1 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 6.281 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~109'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~107 comparatorreal:ComparatorRS|LessThan0~109 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.455 ns comparatorreal:ComparatorRS\|LessThan0~111 55 COMB LCCOMB_X22_Y11_N14 1 " "Info: 55: + IC(0.000 ns) + CELL(0.174 ns) = 6.455 ns; Loc. = LCCOMB_X22_Y11_N14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~111'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparatorreal:ComparatorRS|LessThan0~109 comparatorreal:ComparatorRS|LessThan0~111 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.535 ns comparatorreal:ComparatorRS\|LessThan0~113 56 COMB LCCOMB_X22_Y11_N16 1 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 6.535 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~111 comparatorreal:ComparatorRS|LessThan0~113 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.615 ns comparatorreal:ComparatorRS\|LessThan0~115 57 COMB LCCOMB_X22_Y11_N18 1 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 6.615 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~113 comparatorreal:ComparatorRS|LessThan0~115 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.695 ns comparatorreal:ComparatorRS\|LessThan0~117 58 COMB LCCOMB_X22_Y11_N20 1 " "Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 6.695 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~117'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~115 comparatorreal:ComparatorRS|LessThan0~117 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.775 ns comparatorreal:ComparatorRS\|LessThan0~119 59 COMB LCCOMB_X22_Y11_N22 1 " "Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 6.775 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~119'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~117 comparatorreal:ComparatorRS|LessThan0~119 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.855 ns comparatorreal:ComparatorRS\|LessThan0~121 60 COMB LCCOMB_X22_Y11_N24 1 " "Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 6.855 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~121'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~119 comparatorreal:ComparatorRS|LessThan0~121 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.935 ns comparatorreal:ComparatorRS\|LessThan0~123 61 COMB LCCOMB_X22_Y11_N26 1 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 6.935 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~123'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~121 comparatorreal:ComparatorRS|LessThan0~123 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.015 ns comparatorreal:ComparatorRS\|LessThan0~125 62 COMB LCCOMB_X22_Y11_N28 1 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 7.015 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~123 comparatorreal:ComparatorRS|LessThan0~125 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 7.176 ns comparatorreal:ComparatorRS\|LessThan0~127 63 COMB LCCOMB_X22_Y11_N30 1 " "Info: 63: + IC(0.000 ns) + CELL(0.161 ns) = 7.176 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~127'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparatorreal:ComparatorRS|LessThan0~125 comparatorreal:ComparatorRS|LessThan0~127 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.256 ns comparatorreal:ComparatorRS\|LessThan0~129 64 COMB LCCOMB_X22_Y10_N0 1 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 7.256 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~127 comparatorreal:ComparatorRS|LessThan0~129 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.336 ns comparatorreal:ComparatorRS\|LessThan0~131 65 COMB LCCOMB_X22_Y10_N2 1 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 7.336 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~129 comparatorreal:ComparatorRS|LessThan0~131 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.416 ns comparatorreal:ComparatorRS\|LessThan0~133 66 COMB LCCOMB_X22_Y10_N4 1 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 7.416 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~133'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~131 comparatorreal:ComparatorRS|LessThan0~133 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.496 ns comparatorreal:ComparatorRS\|LessThan0~135 67 COMB LCCOMB_X22_Y10_N6 1 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 7.496 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~135'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~133 comparatorreal:ComparatorRS|LessThan0~135 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.576 ns comparatorreal:ComparatorRS\|LessThan0~137 68 COMB LCCOMB_X22_Y10_N8 1 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 7.576 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~137'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~135 comparatorreal:ComparatorRS|LessThan0~137 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.656 ns comparatorreal:ComparatorRS\|LessThan0~139 69 COMB LCCOMB_X22_Y10_N10 1 " "Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 7.656 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~139'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~137 comparatorreal:ComparatorRS|LessThan0~139 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.736 ns comparatorreal:ComparatorRS\|LessThan0~141 70 COMB LCCOMB_X22_Y10_N12 1 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 7.736 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~141'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~139 comparatorreal:ComparatorRS|LessThan0~141 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.910 ns comparatorreal:ComparatorRS\|LessThan0~143 71 COMB LCCOMB_X22_Y10_N14 1 " "Info: 71: + IC(0.000 ns) + CELL(0.174 ns) = 7.910 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~143'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparatorreal:ComparatorRS|LessThan0~141 comparatorreal:ComparatorRS|LessThan0~143 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.990 ns comparatorreal:ComparatorRS\|LessThan0~145 72 COMB LCCOMB_X22_Y10_N16 1 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 7.990 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~145'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~143 comparatorreal:ComparatorRS|LessThan0~145 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.070 ns comparatorreal:ComparatorRS\|LessThan0~147 73 COMB LCCOMB_X22_Y10_N18 1 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 8.070 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~147'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~145 comparatorreal:ComparatorRS|LessThan0~147 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.150 ns comparatorreal:ComparatorRS\|LessThan0~149 74 COMB LCCOMB_X22_Y10_N20 1 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 8.150 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~149'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~147 comparatorreal:ComparatorRS|LessThan0~149 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.230 ns comparatorreal:ComparatorRS\|LessThan0~151 75 COMB LCCOMB_X22_Y10_N22 1 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 8.230 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~151'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~149 comparatorreal:ComparatorRS|LessThan0~151 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.310 ns comparatorreal:ComparatorRS\|LessThan0~153 76 COMB LCCOMB_X22_Y10_N24 1 " "Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 8.310 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~153'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~151 comparatorreal:ComparatorRS|LessThan0~153 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.390 ns comparatorreal:ComparatorRS\|LessThan0~155 77 COMB LCCOMB_X22_Y10_N26 1 " "Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 8.390 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~155'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~153 comparatorreal:ComparatorRS|LessThan0~155 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.470 ns comparatorreal:ComparatorRS\|LessThan0~157 78 COMB LCCOMB_X22_Y10_N28 1 " "Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 8.470 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~157'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparatorreal:ComparatorRS|LessThan0~155 comparatorreal:ComparatorRS|LessThan0~157 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.928 ns comparatorreal:ComparatorRS\|LessThan0~158 79 COMB LCCOMB_X22_Y10_N30 1 " "Info: 79: + IC(0.000 ns) + CELL(0.458 ns) = 8.928 ns; Loc. = LCCOMB_X22_Y10_N30; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|LessThan0~158'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparatorreal:ComparatorRS|LessThan0~157 comparatorreal:ComparatorRS|LessThan0~158 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.322 ns) 10.194 ns comparatorreal:ComparatorRS\|comp~0 80 COMB LCCOMB_X21_Y12_N24 1 " "Info: 80: + IC(0.944 ns) + CELL(0.322 ns) = 10.194 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 1; COMB Node = 'comparatorreal:ComparatorRS\|comp~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { comparatorreal:ComparatorRS|LessThan0~158 comparatorreal:ComparatorRS|comp~0 } "NODE_NAME" } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 10.290 ns comparatorreal:ComparatorRS\|comp 81 REG LCFF_X21_Y12_N25 3 " "Info: 81: + IC(0.000 ns) + CELL(0.096 ns) = 10.290 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 3; REG Node = 'comparatorreal:ComparatorRS\|comp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { comparatorreal:ComparatorRS|comp~0 comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.245 ns ( 80.13 % ) " "Info: Total cell delay = 8.245 ns ( 80.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.045 ns ( 19.87 % ) " "Info: Total interconnect delay = 2.045 ns ( 19.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.290 ns" { ParalelRegister:RegisterR|REG[2] comparatorreal:ComparatorRS|LessThan0~5 comparatorreal:ComparatorRS|LessThan0~7 comparatorreal:ComparatorRS|LessThan0~9 comparatorreal:ComparatorRS|LessThan0~11 comparatorreal:ComparatorRS|LessThan0~13 comparatorreal:ComparatorRS|LessThan0~15 comparatorreal:ComparatorRS|LessThan0~17 comparatorreal:ComparatorRS|LessThan0~19 comparatorreal:ComparatorRS|LessThan0~21 comparatorreal:ComparatorRS|LessThan0~23 comparatorreal:ComparatorRS|LessThan0~25 comparatorreal:ComparatorRS|LessThan0~27 comparatorreal:ComparatorRS|LessThan0~29 comparatorreal:ComparatorRS|LessThan0~31 comparatorreal:ComparatorRS|LessThan0~33 comparatorreal:ComparatorRS|LessThan0~35 comparatorreal:ComparatorRS|LessThan0~37 comparatorreal:ComparatorRS|LessThan0~39 comparatorreal:ComparatorRS|LessThan0~41 comparatorreal:ComparatorRS|LessThan0~43 comparatorreal:ComparatorRS|LessThan0~45 comparatorreal:ComparatorRS|LessThan0~47 comparatorreal:ComparatorRS|LessThan0~49 comparatorreal:ComparatorRS|LessThan0~51 comparatorreal:ComparatorRS|LessThan0~53 comparatorreal:ComparatorRS|LessThan0~55 comparatorreal:ComparatorRS|LessThan0~57 comparatorreal:ComparatorRS|LessThan0~59 comparatorreal:ComparatorRS|LessThan0~61 comparatorreal:ComparatorRS|LessThan0~63 comparatorreal:ComparatorRS|LessThan0~65 comparatorreal:ComparatorRS|LessThan0~67 comparatorreal:ComparatorRS|LessThan0~69 comparatorreal:ComparatorRS|LessThan0~71 comparatorreal:ComparatorRS|LessThan0~73 comparatorreal:ComparatorRS|LessThan0~75 comparatorreal:ComparatorRS|LessThan0~77 comparatorreal:ComparatorRS|LessThan0~79 comparatorreal:ComparatorRS|LessThan0~81 comparatorreal:ComparatorRS|LessThan0~83 comparatorreal:ComparatorRS|LessThan0~85 comparatorreal:ComparatorRS|LessThan0~87 comparatorreal:ComparatorRS|LessThan0~89 comparatorreal:ComparatorRS|LessThan0~91 comparatorreal:ComparatorRS|LessThan0~93 comparatorreal:ComparatorRS|LessThan0~95 comparatorreal:ComparatorRS|LessThan0~97 comparatorreal:ComparatorRS|LessThan0~99 comparatorreal:ComparatorRS|LessThan0~101 comparatorreal:ComparatorRS|LessThan0~103 comparatorreal:ComparatorRS|LessThan0~105 comparatorreal:ComparatorRS|LessThan0~107 comparatorreal:ComparatorRS|LessThan0~109 comparatorreal:ComparatorRS|LessThan0~111 comparatorreal:ComparatorRS|LessThan0~113 comparatorreal:ComparatorRS|LessThan0~115 comparatorreal:ComparatorRS|LessThan0~117 comparatorreal:ComparatorRS|LessThan0~119 comparatorreal:ComparatorRS|LessThan0~121 comparatorreal:ComparatorRS|LessThan0~123 comparatorreal:ComparatorRS|LessThan0~125 comparatorreal:ComparatorRS|LessThan0~127 comparatorreal:ComparatorRS|LessThan0~129 comparatorreal:ComparatorRS|LessThan0~131 comparatorreal:ComparatorRS|LessThan0~133 comparatorreal:ComparatorRS|LessThan0~135 comparatorreal:ComparatorRS|LessThan0~137 comparatorreal:ComparatorRS|LessThan0~139 comparatorreal:ComparatorRS|LessThan0~141 comparatorreal:ComparatorRS|LessThan0~143 comparatorreal:ComparatorRS|LessThan0~145 comparatorreal:ComparatorRS|LessThan0~147 comparatorreal:ComparatorRS|LessThan0~149 comparatorreal:ComparatorRS|LessThan0~151 comparatorreal:ComparatorRS|LessThan0~153 comparatorreal:ComparatorRS|LessThan0~155 comparatorreal:ComparatorRS|LessThan0~157 comparatorreal:ComparatorRS|LessThan0~158 comparatorreal:ComparatorRS|comp~0 comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.290 ns" { ParalelRegister:RegisterR|REG[2] {} comparatorreal:ComparatorRS|LessThan0~5 {} comparatorreal:ComparatorRS|LessThan0~7 {} comparatorreal:ComparatorRS|LessThan0~9 {} comparatorreal:ComparatorRS|LessThan0~11 {} comparatorreal:ComparatorRS|LessThan0~13 {} comparatorreal:ComparatorRS|LessThan0~15 {} comparatorreal:ComparatorRS|LessThan0~17 {} comparatorreal:ComparatorRS|LessThan0~19 {} comparatorreal:ComparatorRS|LessThan0~21 {} comparatorreal:ComparatorRS|LessThan0~23 {} comparatorreal:ComparatorRS|LessThan0~25 {} comparatorreal:ComparatorRS|LessThan0~27 {} comparatorreal:ComparatorRS|LessThan0~29 {} comparatorreal:ComparatorRS|LessThan0~31 {} comparatorreal:ComparatorRS|LessThan0~33 {} comparatorreal:ComparatorRS|LessThan0~35 {} comparatorreal:ComparatorRS|LessThan0~37 {} comparatorreal:ComparatorRS|LessThan0~39 {} comparatorreal:ComparatorRS|LessThan0~41 {} comparatorreal:ComparatorRS|LessThan0~43 {} comparatorreal:ComparatorRS|LessThan0~45 {} comparatorreal:ComparatorRS|LessThan0~47 {} comparatorreal:ComparatorRS|LessThan0~49 {} comparatorreal:ComparatorRS|LessThan0~51 {} comparatorreal:ComparatorRS|LessThan0~53 {} comparatorreal:ComparatorRS|LessThan0~55 {} comparatorreal:ComparatorRS|LessThan0~57 {} comparatorreal:ComparatorRS|LessThan0~59 {} comparatorreal:ComparatorRS|LessThan0~61 {} comparatorreal:ComparatorRS|LessThan0~63 {} comparatorreal:ComparatorRS|LessThan0~65 {} comparatorreal:ComparatorRS|LessThan0~67 {} comparatorreal:ComparatorRS|LessThan0~69 {} comparatorreal:ComparatorRS|LessThan0~71 {} comparatorreal:ComparatorRS|LessThan0~73 {} comparatorreal:ComparatorRS|LessThan0~75 {} comparatorreal:ComparatorRS|LessThan0~77 {} comparatorreal:ComparatorRS|LessThan0~79 {} comparatorreal:ComparatorRS|LessThan0~81 {} comparatorreal:ComparatorRS|LessThan0~83 {} comparatorreal:ComparatorRS|LessThan0~85 {} comparatorreal:ComparatorRS|LessThan0~87 {} comparatorreal:ComparatorRS|LessThan0~89 {} comparatorreal:ComparatorRS|LessThan0~91 {} comparatorreal:ComparatorRS|LessThan0~93 {} comparatorreal:ComparatorRS|LessThan0~95 {} comparatorreal:ComparatorRS|LessThan0~97 {} comparatorreal:ComparatorRS|LessThan0~99 {} comparatorreal:ComparatorRS|LessThan0~101 {} comparatorreal:ComparatorRS|LessThan0~103 {} comparatorreal:ComparatorRS|LessThan0~105 {} comparatorreal:ComparatorRS|LessThan0~107 {} comparatorreal:ComparatorRS|LessThan0~109 {} comparatorreal:ComparatorRS|LessThan0~111 {} comparatorreal:ComparatorRS|LessThan0~113 {} comparatorreal:ComparatorRS|LessThan0~115 {} comparatorreal:ComparatorRS|LessThan0~117 {} comparatorreal:ComparatorRS|LessThan0~119 {} comparatorreal:ComparatorRS|LessThan0~121 {} comparatorreal:ComparatorRS|LessThan0~123 {} comparatorreal:ComparatorRS|LessThan0~125 {} comparatorreal:ComparatorRS|LessThan0~127 {} comparatorreal:ComparatorRS|LessThan0~129 {} comparatorreal:ComparatorRS|LessThan0~131 {} comparatorreal:ComparatorRS|LessThan0~133 {} comparatorreal:ComparatorRS|LessThan0~135 {} comparatorreal:ComparatorRS|LessThan0~137 {} comparatorreal:ComparatorRS|LessThan0~139 {} comparatorreal:ComparatorRS|LessThan0~141 {} comparatorreal:ComparatorRS|LessThan0~143 {} comparatorreal:ComparatorRS|LessThan0~145 {} comparatorreal:ComparatorRS|LessThan0~147 {} comparatorreal:ComparatorRS|LessThan0~149 {} comparatorreal:ComparatorRS|LessThan0~151 {} comparatorreal:ComparatorRS|LessThan0~153 {} comparatorreal:ComparatorRS|LessThan0~155 {} comparatorreal:ComparatorRS|LessThan0~157 {} comparatorreal:ComparatorRS|LessThan0~158 {} comparatorreal:ComparatorRS|comp~0 {} comparatorreal:ComparatorRS|comp {} } { 0.000ns 1.101ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.944ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.737 ns - Smallest " "Info: - Smallest clock skew is -3.737 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.860 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 811 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 811; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns comparatorreal:ComparatorRS\|comp 3 REG LCFF_X21_Y12_N25 3 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X21_Y12_N25; Fanout = 3; REG Node = 'comparatorreal:ComparatorRS\|comp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk {} clk~combout {} clk~clkctrl {} comparatorreal:ComparatorRS|comp {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.597 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.879 ns) 3.177 ns dividerfsm:FSMDivider\|CT_R 2 REG LCFF_X20_Y10_N27 1 " "Info: 2: + IC(1.272 ns) + CELL(0.879 ns) = 3.177 ns; Loc. = LCFF_X20_Y10_N27; Fanout = 1; REG Node = 'dividerfsm:FSMDivider\|CT_R'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { clk dividerfsm:FSMDivider|CT_R } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.000 ns) 5.045 ns dividerfsm:FSMDivider\|CT_R~clkctrl 3 COMB CLKCTRL_G0 80 " "Info: 3: + IC(1.868 ns) + CELL(0.000 ns) = 5.045 ns; Loc. = CLKCTRL_G0; Fanout = 80; COMB Node = 'dividerfsm:FSMDivider\|CT_R~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.868 ns" { dividerfsm:FSMDivider|CT_R dividerfsm:FSMDivider|CT_R~clkctrl } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.178 ns) 6.597 ns ParalelRegister:RegisterR\|REG\[2\] 4 REG LCCOMB_X27_Y14_N16 2 " "Info: 4: + IC(1.374 ns) + CELL(0.178 ns) = 6.597 ns; Loc. = LCCOMB_X27_Y14_N16; Fanout = 2; REG Node = 'ParalelRegister:RegisterR\|REG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { dividerfsm:FSMDivider|CT_R~clkctrl ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 31.57 % ) " "Info: Total cell delay = 2.083 ns ( 31.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.514 ns ( 68.43 % ) " "Info: Total interconnect delay = 4.514 ns ( 68.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { clk dividerfsm:FSMDivider|CT_R dividerfsm:FSMDivider|CT_R~clkctrl ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|CT_R {} dividerfsm:FSMDivider|CT_R~clkctrl {} ParalelRegister:RegisterR|REG[2] {} } { 0.000ns 0.000ns 1.272ns 1.868ns 1.374ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk {} clk~combout {} clk~clkctrl {} comparatorreal:ComparatorRS|comp {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { clk dividerfsm:FSMDivider|CT_R dividerfsm:FSMDivider|CT_R~clkctrl ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|CT_R {} dividerfsm:FSMDivider|CT_R~clkctrl {} ParalelRegister:RegisterR|REG[2] {} } { 0.000ns 0.000ns 1.272ns 1.868ns 1.374ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } } { "comparatorreal.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/comparatorreal.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.290 ns" { ParalelRegister:RegisterR|REG[2] comparatorreal:ComparatorRS|LessThan0~5 comparatorreal:ComparatorRS|LessThan0~7 comparatorreal:ComparatorRS|LessThan0~9 comparatorreal:ComparatorRS|LessThan0~11 comparatorreal:ComparatorRS|LessThan0~13 comparatorreal:ComparatorRS|LessThan0~15 comparatorreal:ComparatorRS|LessThan0~17 comparatorreal:ComparatorRS|LessThan0~19 comparatorreal:ComparatorRS|LessThan0~21 comparatorreal:ComparatorRS|LessThan0~23 comparatorreal:ComparatorRS|LessThan0~25 comparatorreal:ComparatorRS|LessThan0~27 comparatorreal:ComparatorRS|LessThan0~29 comparatorreal:ComparatorRS|LessThan0~31 comparatorreal:ComparatorRS|LessThan0~33 comparatorreal:ComparatorRS|LessThan0~35 comparatorreal:ComparatorRS|LessThan0~37 comparatorreal:ComparatorRS|LessThan0~39 comparatorreal:ComparatorRS|LessThan0~41 comparatorreal:ComparatorRS|LessThan0~43 comparatorreal:ComparatorRS|LessThan0~45 comparatorreal:ComparatorRS|LessThan0~47 comparatorreal:ComparatorRS|LessThan0~49 comparatorreal:ComparatorRS|LessThan0~51 comparatorreal:ComparatorRS|LessThan0~53 comparatorreal:ComparatorRS|LessThan0~55 comparatorreal:ComparatorRS|LessThan0~57 comparatorreal:ComparatorRS|LessThan0~59 comparatorreal:ComparatorRS|LessThan0~61 comparatorreal:ComparatorRS|LessThan0~63 comparatorreal:ComparatorRS|LessThan0~65 comparatorreal:ComparatorRS|LessThan0~67 comparatorreal:ComparatorRS|LessThan0~69 comparatorreal:ComparatorRS|LessThan0~71 comparatorreal:ComparatorRS|LessThan0~73 comparatorreal:ComparatorRS|LessThan0~75 comparatorreal:ComparatorRS|LessThan0~77 comparatorreal:ComparatorRS|LessThan0~79 comparatorreal:ComparatorRS|LessThan0~81 comparatorreal:ComparatorRS|LessThan0~83 comparatorreal:ComparatorRS|LessThan0~85 comparatorreal:ComparatorRS|LessThan0~87 comparatorreal:ComparatorRS|LessThan0~89 comparatorreal:ComparatorRS|LessThan0~91 comparatorreal:ComparatorRS|LessThan0~93 comparatorreal:ComparatorRS|LessThan0~95 comparatorreal:ComparatorRS|LessThan0~97 comparatorreal:ComparatorRS|LessThan0~99 comparatorreal:ComparatorRS|LessThan0~101 comparatorreal:ComparatorRS|LessThan0~103 comparatorreal:ComparatorRS|LessThan0~105 comparatorreal:ComparatorRS|LessThan0~107 comparatorreal:ComparatorRS|LessThan0~109 comparatorreal:ComparatorRS|LessThan0~111 comparatorreal:ComparatorRS|LessThan0~113 comparatorreal:ComparatorRS|LessThan0~115 comparatorreal:ComparatorRS|LessThan0~117 comparatorreal:ComparatorRS|LessThan0~119 comparatorreal:ComparatorRS|LessThan0~121 comparatorreal:ComparatorRS|LessThan0~123 comparatorreal:ComparatorRS|LessThan0~125 comparatorreal:ComparatorRS|LessThan0~127 comparatorreal:ComparatorRS|LessThan0~129 comparatorreal:ComparatorRS|LessThan0~131 comparatorreal:ComparatorRS|LessThan0~133 comparatorreal:ComparatorRS|LessThan0~135 comparatorreal:ComparatorRS|LessThan0~137 comparatorreal:ComparatorRS|LessThan0~139 comparatorreal:ComparatorRS|LessThan0~141 comparatorreal:ComparatorRS|LessThan0~143 comparatorreal:ComparatorRS|LessThan0~145 comparatorreal:ComparatorRS|LessThan0~147 comparatorreal:ComparatorRS|LessThan0~149 comparatorreal:ComparatorRS|LessThan0~151 comparatorreal:ComparatorRS|LessThan0~153 comparatorreal:ComparatorRS|LessThan0~155 comparatorreal:ComparatorRS|LessThan0~157 comparatorreal:ComparatorRS|LessThan0~158 comparatorreal:ComparatorRS|comp~0 comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.290 ns" { ParalelRegister:RegisterR|REG[2] {} comparatorreal:ComparatorRS|LessThan0~5 {} comparatorreal:ComparatorRS|LessThan0~7 {} comparatorreal:ComparatorRS|LessThan0~9 {} comparatorreal:ComparatorRS|LessThan0~11 {} comparatorreal:ComparatorRS|LessThan0~13 {} comparatorreal:ComparatorRS|LessThan0~15 {} comparatorreal:ComparatorRS|LessThan0~17 {} comparatorreal:ComparatorRS|LessThan0~19 {} comparatorreal:ComparatorRS|LessThan0~21 {} comparatorreal:ComparatorRS|LessThan0~23 {} comparatorreal:ComparatorRS|LessThan0~25 {} comparatorreal:ComparatorRS|LessThan0~27 {} comparatorreal:ComparatorRS|LessThan0~29 {} comparatorreal:ComparatorRS|LessThan0~31 {} comparatorreal:ComparatorRS|LessThan0~33 {} comparatorreal:ComparatorRS|LessThan0~35 {} comparatorreal:ComparatorRS|LessThan0~37 {} comparatorreal:ComparatorRS|LessThan0~39 {} comparatorreal:ComparatorRS|LessThan0~41 {} comparatorreal:ComparatorRS|LessThan0~43 {} comparatorreal:ComparatorRS|LessThan0~45 {} comparatorreal:ComparatorRS|LessThan0~47 {} comparatorreal:ComparatorRS|LessThan0~49 {} comparatorreal:ComparatorRS|LessThan0~51 {} comparatorreal:ComparatorRS|LessThan0~53 {} comparatorreal:ComparatorRS|LessThan0~55 {} comparatorreal:ComparatorRS|LessThan0~57 {} comparatorreal:ComparatorRS|LessThan0~59 {} comparatorreal:ComparatorRS|LessThan0~61 {} comparatorreal:ComparatorRS|LessThan0~63 {} comparatorreal:ComparatorRS|LessThan0~65 {} comparatorreal:ComparatorRS|LessThan0~67 {} comparatorreal:ComparatorRS|LessThan0~69 {} comparatorreal:ComparatorRS|LessThan0~71 {} comparatorreal:ComparatorRS|LessThan0~73 {} comparatorreal:ComparatorRS|LessThan0~75 {} comparatorreal:ComparatorRS|LessThan0~77 {} comparatorreal:ComparatorRS|LessThan0~79 {} comparatorreal:ComparatorRS|LessThan0~81 {} comparatorreal:ComparatorRS|LessThan0~83 {} comparatorreal:ComparatorRS|LessThan0~85 {} comparatorreal:ComparatorRS|LessThan0~87 {} comparatorreal:ComparatorRS|LessThan0~89 {} comparatorreal:ComparatorRS|LessThan0~91 {} comparatorreal:ComparatorRS|LessThan0~93 {} comparatorreal:ComparatorRS|LessThan0~95 {} comparatorreal:ComparatorRS|LessThan0~97 {} comparatorreal:ComparatorRS|LessThan0~99 {} comparatorreal:ComparatorRS|LessThan0~101 {} comparatorreal:ComparatorRS|LessThan0~103 {} comparatorreal:ComparatorRS|LessThan0~105 {} comparatorreal:ComparatorRS|LessThan0~107 {} comparatorreal:ComparatorRS|LessThan0~109 {} comparatorreal:ComparatorRS|LessThan0~111 {} comparatorreal:ComparatorRS|LessThan0~113 {} comparatorreal:ComparatorRS|LessThan0~115 {} comparatorreal:ComparatorRS|LessThan0~117 {} comparatorreal:ComparatorRS|LessThan0~119 {} comparatorreal:ComparatorRS|LessThan0~121 {} comparatorreal:ComparatorRS|LessThan0~123 {} comparatorreal:ComparatorRS|LessThan0~125 {} comparatorreal:ComparatorRS|LessThan0~127 {} comparatorreal:ComparatorRS|LessThan0~129 {} comparatorreal:ComparatorRS|LessThan0~131 {} comparatorreal:ComparatorRS|LessThan0~133 {} comparatorreal:ComparatorRS|LessThan0~135 {} comparatorreal:ComparatorRS|LessThan0~137 {} comparatorreal:ComparatorRS|LessThan0~139 {} comparatorreal:ComparatorRS|LessThan0~141 {} comparatorreal:ComparatorRS|LessThan0~143 {} comparatorreal:ComparatorRS|LessThan0~145 {} comparatorreal:ComparatorRS|LessThan0~147 {} comparatorreal:ComparatorRS|LessThan0~149 {} comparatorreal:ComparatorRS|LessThan0~151 {} comparatorreal:ComparatorRS|LessThan0~153 {} comparatorreal:ComparatorRS|LessThan0~155 {} comparatorreal:ComparatorRS|LessThan0~157 {} comparatorreal:ComparatorRS|LessThan0~158 {} comparatorreal:ComparatorRS|comp~0 {} comparatorreal:ComparatorRS|comp {} } { 0.000ns 1.101ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.944ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl comparatorreal:ComparatorRS|comp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk {} clk~combout {} clk~clkctrl {} comparatorreal:ComparatorRS|comp {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.597 ns" { clk dividerfsm:FSMDivider|CT_R dividerfsm:FSMDivider|CT_R~clkctrl ParalelRegister:RegisterR|REG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.597 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|CT_R {} dividerfsm:FSMDivider|CT_R~clkctrl {} ParalelRegister:RegisterR|REG[2] {} } { 0.000ns 0.000ns 1.272ns 1.868ns 1.374ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 160 " "Warning: Circuit may not operate. Detected 160 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "RegisterSerial:RegisterSerialS\|Q\[16\] AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\] clk 2.839 ns " "Info: Found hold time violation between source  pin or register \"RegisterSerial:RegisterSerialS\|Q\[16\]\" and destination pin or register \"AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\]\" for clock \"clk\" (Hold time is 2.839 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.804 ns + Largest " "Info: + Largest clock skew is 3.804 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.658 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.879 ns) 3.164 ns dividerfsm:FSMDivider\|SubtractON\[1\] 2 REG LCFF_X21_Y10_N15 5 " "Info: 2: + IC(1.259 ns) + CELL(0.879 ns) = 3.164 ns; Loc. = LCFF_X21_Y10_N15; Fanout = 5; REG Node = 'dividerfsm:FSMDivider\|SubtractON\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { clk dividerfsm:FSMDivider|SubtractON[1] } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.898 ns) + CELL(0.000 ns) 5.062 ns dividerfsm:FSMDivider\|SubtractON\[1\]~clkctrl 3 COMB CLKCTRL_G2 170 " "Info: 3: + IC(1.898 ns) + CELL(0.000 ns) = 5.062 ns; Loc. = CLKCTRL_G2; Fanout = 170; COMB Node = 'dividerfsm:FSMDivider\|SubtractON\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.898 ns" { dividerfsm:FSMDivider|SubtractON[1] dividerfsm:FSMDivider|SubtractON[1]~clkctrl } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.178 ns) 6.658 ns AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\] 4 REG LCCOMB_X16_Y14_N26 3 " "Info: 4: + IC(1.418 ns) + CELL(0.178 ns) = 6.658 ns; Loc. = LCCOMB_X16_Y14_N26; Fanout = 3; REG Node = 'AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { dividerfsm:FSMDivider|SubtractON[1]~clkctrl AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 31.29 % ) " "Info: Total cell delay = 2.083 ns ( 31.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.575 ns ( 68.71 % ) " "Info: Total interconnect delay = 4.575 ns ( 68.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { clk dividerfsm:FSMDivider|SubtractON[1] dividerfsm:FSMDivider|SubtractON[1]~clkctrl AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|SubtractON[1] {} dividerfsm:FSMDivider|SubtractON[1]~clkctrl {} AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] {} } { 0.000ns 0.000ns 1.259ns 1.898ns 1.418ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 811 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 811; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns RegisterSerial:RegisterSerialS\|Q\[16\] 3 REG LCFF_X16_Y14_N9 4 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 4; REG Node = 'RegisterSerial:RegisterSerialS\|Q\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl RegisterSerial:RegisterSerialS|Q[16] } "NODE_NAME" } } { "registerserial.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserial.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl RegisterSerial:RegisterSerialS|Q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} RegisterSerial:RegisterSerialS|Q[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { clk dividerfsm:FSMDivider|SubtractON[1] dividerfsm:FSMDivider|SubtractON[1]~clkctrl AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|SubtractON[1] {} dividerfsm:FSMDivider|SubtractON[1]~clkctrl {} AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] {} } { 0.000ns 0.000ns 1.259ns 1.898ns 1.418ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl RegisterSerial:RegisterSerialS|Q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} RegisterSerial:RegisterSerialS|Q[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "registerserial.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserial.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.688 ns - Shortest register register " "Info: - Shortest register to register delay is 0.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegisterSerial:RegisterSerialS\|Q\[16\] 1 REG LCFF_X16_Y14_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y14_N9; Fanout = 4; REG Node = 'RegisterSerial:RegisterSerialS\|Q\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterSerial:RegisterSerialS|Q[16] } "NODE_NAME" } } { "registerserial.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserial.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.322 ns) 0.688 ns AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\] 2 REG LCCOMB_X16_Y14_N26 3 " "Info: 2: + IC(0.366 ns) + CELL(0.322 ns) = 0.688 ns; Loc. = LCCOMB_X16_Y14_N26; Fanout = 3; REG Node = 'AdderSubtractor:Subtractor\|FSM:FSM_AdderSubtractor\|Q\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { RegisterSerial:RegisterSerialS|Q[16] AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.322 ns ( 46.80 % ) " "Info: Total cell delay = 0.322 ns ( 46.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.366 ns ( 53.20 % ) " "Info: Total interconnect delay = 0.366 ns ( 53.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { RegisterSerial:RegisterSerialS|Q[16] AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.688 ns" { RegisterSerial:RegisterSerialS|Q[16] {} AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] {} } { 0.000ns 0.366ns } { 0.000ns 0.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "fsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/fsm.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.658 ns" { clk dividerfsm:FSMDivider|SubtractON[1] dividerfsm:FSMDivider|SubtractON[1]~clkctrl AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.658 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|SubtractON[1] {} dividerfsm:FSMDivider|SubtractON[1]~clkctrl {} AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] {} } { 0.000ns 0.000ns 1.259ns 1.898ns 1.418ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl RegisterSerial:RegisterSerialS|Q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk {} clk~combout {} clk~clkctrl {} RegisterSerial:RegisterSerialS|Q[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { RegisterSerial:RegisterSerialS|Q[16] AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.688 ns" { RegisterSerial:RegisterSerialS|Q[16] {} AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[16] {} } { 0.000ns 0.366ns } { 0.000ns 0.322ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ParalelRegister:RegisterQ\|REG\[37\] Q_in\[0\] clk 11.718 ns register " "Info: tsu for register \"ParalelRegister:RegisterQ\|REG\[37\]\" (data pin = \"Q_in\[0\]\", clock pin = \"clk\") is 11.718 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.539 ns + Longest pin register " "Info: + Longest pin to register delay is 17.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Q_in\[0\] 1 PIN PIN_E22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_E22; Fanout = 3; PIN Node = 'Q_in\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[0] } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.388 ns) + CELL(0.517 ns) 7.779 ns signed_transfer:unsigned_Q\|Add0~1 2 COMB LCCOMB_X12_Y21_N8 2 " "Info: 2: + IC(6.388 ns) + CELL(0.517 ns) = 7.779 ns; Loc. = LCCOMB_X12_Y21_N8; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.905 ns" { Q_in[0] signed_transfer:unsigned_Q|Add0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.859 ns signed_transfer:unsigned_Q\|Add0~3 3 COMB LCCOMB_X12_Y21_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.859 ns; Loc. = LCCOMB_X12_Y21_N10; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~1 signed_transfer:unsigned_Q|Add0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.939 ns signed_transfer:unsigned_Q\|Add0~5 4 COMB LCCOMB_X12_Y21_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.939 ns; Loc. = LCCOMB_X12_Y21_N12; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~3 signed_transfer:unsigned_Q|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.113 ns signed_transfer:unsigned_Q\|Add0~7 5 COMB LCCOMB_X12_Y21_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 8.113 ns; Loc. = LCCOMB_X12_Y21_N14; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { signed_transfer:unsigned_Q|Add0~5 signed_transfer:unsigned_Q|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.193 ns signed_transfer:unsigned_Q\|Add0~9 6 COMB LCCOMB_X12_Y21_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.193 ns; Loc. = LCCOMB_X12_Y21_N16; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~7 signed_transfer:unsigned_Q|Add0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.273 ns signed_transfer:unsigned_Q\|Add0~11 7 COMB LCCOMB_X12_Y21_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.273 ns; Loc. = LCCOMB_X12_Y21_N18; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~9 signed_transfer:unsigned_Q|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.353 ns signed_transfer:unsigned_Q\|Add0~13 8 COMB LCCOMB_X12_Y21_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.353 ns; Loc. = LCCOMB_X12_Y21_N20; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~11 signed_transfer:unsigned_Q|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.433 ns signed_transfer:unsigned_Q\|Add0~15 9 COMB LCCOMB_X12_Y21_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.433 ns; Loc. = LCCOMB_X12_Y21_N22; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~13 signed_transfer:unsigned_Q|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.513 ns signed_transfer:unsigned_Q\|Add0~17 10 COMB LCCOMB_X12_Y21_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.513 ns; Loc. = LCCOMB_X12_Y21_N24; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~15 signed_transfer:unsigned_Q|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.593 ns signed_transfer:unsigned_Q\|Add0~19 11 COMB LCCOMB_X12_Y21_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.593 ns; Loc. = LCCOMB_X12_Y21_N26; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~17 signed_transfer:unsigned_Q|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.673 ns signed_transfer:unsigned_Q\|Add0~21 12 COMB LCCOMB_X12_Y21_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.673 ns; Loc. = LCCOMB_X12_Y21_N28; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~19 signed_transfer:unsigned_Q|Add0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 8.834 ns signed_transfer:unsigned_Q\|Add0~23 13 COMB LCCOMB_X12_Y21_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 8.834 ns; Loc. = LCCOMB_X12_Y21_N30; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { signed_transfer:unsigned_Q|Add0~21 signed_transfer:unsigned_Q|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.914 ns signed_transfer:unsigned_Q\|Add0~25 14 COMB LCCOMB_X12_Y20_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.914 ns; Loc. = LCCOMB_X12_Y20_N0; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~23 signed_transfer:unsigned_Q|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.994 ns signed_transfer:unsigned_Q\|Add0~27 15 COMB LCCOMB_X12_Y20_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.994 ns; Loc. = LCCOMB_X12_Y20_N2; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~25 signed_transfer:unsigned_Q|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.074 ns signed_transfer:unsigned_Q\|Add0~29 16 COMB LCCOMB_X12_Y20_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.074 ns; Loc. = LCCOMB_X12_Y20_N4; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~27 signed_transfer:unsigned_Q|Add0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.154 ns signed_transfer:unsigned_Q\|Add0~31 17 COMB LCCOMB_X12_Y20_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.154 ns; Loc. = LCCOMB_X12_Y20_N6; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~29 signed_transfer:unsigned_Q|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.234 ns signed_transfer:unsigned_Q\|Add0~33 18 COMB LCCOMB_X12_Y20_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.234 ns; Loc. = LCCOMB_X12_Y20_N8; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~31 signed_transfer:unsigned_Q|Add0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.314 ns signed_transfer:unsigned_Q\|Add0~35 19 COMB LCCOMB_X12_Y20_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.314 ns; Loc. = LCCOMB_X12_Y20_N10; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~33 signed_transfer:unsigned_Q|Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.394 ns signed_transfer:unsigned_Q\|Add0~37 20 COMB LCCOMB_X12_Y20_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.394 ns; Loc. = LCCOMB_X12_Y20_N12; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~35 signed_transfer:unsigned_Q|Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.568 ns signed_transfer:unsigned_Q\|Add0~39 21 COMB LCCOMB_X12_Y20_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 9.568 ns; Loc. = LCCOMB_X12_Y20_N14; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { signed_transfer:unsigned_Q|Add0~37 signed_transfer:unsigned_Q|Add0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.648 ns signed_transfer:unsigned_Q\|Add0~41 22 COMB LCCOMB_X12_Y20_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.648 ns; Loc. = LCCOMB_X12_Y20_N16; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~39 signed_transfer:unsigned_Q|Add0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.728 ns signed_transfer:unsigned_Q\|Add0~43 23 COMB LCCOMB_X12_Y20_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.728 ns; Loc. = LCCOMB_X12_Y20_N18; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~41 signed_transfer:unsigned_Q|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.808 ns signed_transfer:unsigned_Q\|Add0~45 24 COMB LCCOMB_X12_Y20_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 9.808 ns; Loc. = LCCOMB_X12_Y20_N20; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~43 signed_transfer:unsigned_Q|Add0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.888 ns signed_transfer:unsigned_Q\|Add0~47 25 COMB LCCOMB_X12_Y20_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.888 ns; Loc. = LCCOMB_X12_Y20_N22; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~45 signed_transfer:unsigned_Q|Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.968 ns signed_transfer:unsigned_Q\|Add0~49 26 COMB LCCOMB_X12_Y20_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.968 ns; Loc. = LCCOMB_X12_Y20_N24; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add0~47 signed_transfer:unsigned_Q|Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.426 ns signed_transfer:unsigned_Q\|Add0~50 27 COMB LCCOMB_X12_Y20_N26 1 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 10.426 ns; Loc. = LCCOMB_X12_Y20_N26; Fanout = 1; COMB Node = 'signed_transfer:unsigned_Q\|Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { signed_transfer:unsigned_Q|Add0~49 signed_transfer:unsigned_Q|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.545 ns) 12.107 ns signed_transfer:unsigned_Q\|Add0~94 28 COMB LCCOMB_X11_Y19_N28 2 " "Info: 28: + IC(1.136 ns) + CELL(0.545 ns) = 12.107 ns; Loc. = LCCOMB_X11_Y19_N28; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { signed_transfer:unsigned_Q|Add0~50 signed_transfer:unsigned_Q|Add0~94 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.517 ns) 13.912 ns signed_transfer:unsigned_Q\|Add1~49 29 COMB LCCOMB_X15_Y20_N26 2 " "Info: 29: + IC(1.288 ns) + CELL(0.517 ns) = 13.912 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { signed_transfer:unsigned_Q|Add0~94 signed_transfer:unsigned_Q|Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.992 ns signed_transfer:unsigned_Q\|Add1~51 30 COMB LCCOMB_X15_Y20_N28 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 13.992 ns; Loc. = LCCOMB_X15_Y20_N28; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~49 signed_transfer:unsigned_Q|Add1~51 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 14.153 ns signed_transfer:unsigned_Q\|Add1~53 31 COMB LCCOMB_X15_Y20_N30 2 " "Info: 31: + IC(0.000 ns) + CELL(0.161 ns) = 14.153 ns; Loc. = LCCOMB_X15_Y20_N30; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { signed_transfer:unsigned_Q|Add1~51 signed_transfer:unsigned_Q|Add1~53 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.233 ns signed_transfer:unsigned_Q\|Add1~55 32 COMB LCCOMB_X15_Y19_N0 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 14.233 ns; Loc. = LCCOMB_X15_Y19_N0; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~53 signed_transfer:unsigned_Q|Add1~55 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.313 ns signed_transfer:unsigned_Q\|Add1~57 33 COMB LCCOMB_X15_Y19_N2 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 14.313 ns; Loc. = LCCOMB_X15_Y19_N2; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~55 signed_transfer:unsigned_Q|Add1~57 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.393 ns signed_transfer:unsigned_Q\|Add1~59 34 COMB LCCOMB_X15_Y19_N4 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 14.393 ns; Loc. = LCCOMB_X15_Y19_N4; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~57 signed_transfer:unsigned_Q|Add1~59 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.473 ns signed_transfer:unsigned_Q\|Add1~61 35 COMB LCCOMB_X15_Y19_N6 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 14.473 ns; Loc. = LCCOMB_X15_Y19_N6; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~59 signed_transfer:unsigned_Q|Add1~61 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.553 ns signed_transfer:unsigned_Q\|Add1~63 36 COMB LCCOMB_X15_Y19_N8 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 14.553 ns; Loc. = LCCOMB_X15_Y19_N8; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~61 signed_transfer:unsigned_Q|Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.633 ns signed_transfer:unsigned_Q\|Add1~65 37 COMB LCCOMB_X15_Y19_N10 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 14.633 ns; Loc. = LCCOMB_X15_Y19_N10; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~63 signed_transfer:unsigned_Q|Add1~65 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.713 ns signed_transfer:unsigned_Q\|Add1~67 38 COMB LCCOMB_X15_Y19_N12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 14.713 ns; Loc. = LCCOMB_X15_Y19_N12; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~65 signed_transfer:unsigned_Q|Add1~67 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 14.887 ns signed_transfer:unsigned_Q\|Add1~69 39 COMB LCCOMB_X15_Y19_N14 2 " "Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 14.887 ns; Loc. = LCCOMB_X15_Y19_N14; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { signed_transfer:unsigned_Q|Add1~67 signed_transfer:unsigned_Q|Add1~69 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.967 ns signed_transfer:unsigned_Q\|Add1~71 40 COMB LCCOMB_X15_Y19_N16 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 14.967 ns; Loc. = LCCOMB_X15_Y19_N16; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add1~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:unsigned_Q|Add1~69 signed_transfer:unsigned_Q|Add1~71 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.425 ns signed_transfer:unsigned_Q\|Add1~72 41 COMB LCCOMB_X15_Y19_N18 1 " "Info: 41: + IC(0.000 ns) + CELL(0.458 ns) = 15.425 ns; Loc. = LCCOMB_X15_Y19_N18; Fanout = 1; COMB Node = 'signed_transfer:unsigned_Q\|Add1~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { signed_transfer:unsigned_Q|Add1~71 signed_transfer:unsigned_Q|Add1~72 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.545 ns) 17.539 ns ParalelRegister:RegisterQ\|REG\[37\] 42 REG LCCOMB_X18_Y12_N20 2 " "Info: 42: + IC(1.569 ns) + CELL(0.545 ns) = 17.539 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 2; REG Node = 'ParalelRegister:RegisterQ\|REG\[37\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { signed_transfer:unsigned_Q|Add1~72 ParalelRegister:RegisterQ|REG[37] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.158 ns ( 40.81 % ) " "Info: Total cell delay = 7.158 ns ( 40.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.381 ns ( 59.19 % ) " "Info: Total interconnect delay = 10.381 ns ( 59.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.539 ns" { Q_in[0] signed_transfer:unsigned_Q|Add0~1 signed_transfer:unsigned_Q|Add0~3 signed_transfer:unsigned_Q|Add0~5 signed_transfer:unsigned_Q|Add0~7 signed_transfer:unsigned_Q|Add0~9 signed_transfer:unsigned_Q|Add0~11 signed_transfer:unsigned_Q|Add0~13 signed_transfer:unsigned_Q|Add0~15 signed_transfer:unsigned_Q|Add0~17 signed_transfer:unsigned_Q|Add0~19 signed_transfer:unsigned_Q|Add0~21 signed_transfer:unsigned_Q|Add0~23 signed_transfer:unsigned_Q|Add0~25 signed_transfer:unsigned_Q|Add0~27 signed_transfer:unsigned_Q|Add0~29 signed_transfer:unsigned_Q|Add0~31 signed_transfer:unsigned_Q|Add0~33 signed_transfer:unsigned_Q|Add0~35 signed_transfer:unsigned_Q|Add0~37 signed_transfer:unsigned_Q|Add0~39 signed_transfer:unsigned_Q|Add0~41 signed_transfer:unsigned_Q|Add0~43 signed_transfer:unsigned_Q|Add0~45 signed_transfer:unsigned_Q|Add0~47 signed_transfer:unsigned_Q|Add0~49 signed_transfer:unsigned_Q|Add0~50 signed_transfer:unsigned_Q|Add0~94 signed_transfer:unsigned_Q|Add1~49 signed_transfer:unsigned_Q|Add1~51 signed_transfer:unsigned_Q|Add1~53 signed_transfer:unsigned_Q|Add1~55 signed_transfer:unsigned_Q|Add1~57 signed_transfer:unsigned_Q|Add1~59 signed_transfer:unsigned_Q|Add1~61 signed_transfer:unsigned_Q|Add1~63 signed_transfer:unsigned_Q|Add1~65 signed_transfer:unsigned_Q|Add1~67 signed_transfer:unsigned_Q|Add1~69 signed_transfer:unsigned_Q|Add1~71 signed_transfer:unsigned_Q|Add1~72 ParalelRegister:RegisterQ|REG[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.539 ns" { Q_in[0] {} Q_in[0]~combout {} signed_transfer:unsigned_Q|Add0~1 {} signed_transfer:unsigned_Q|Add0~3 {} signed_transfer:unsigned_Q|Add0~5 {} signed_transfer:unsigned_Q|Add0~7 {} signed_transfer:unsigned_Q|Add0~9 {} signed_transfer:unsigned_Q|Add0~11 {} signed_transfer:unsigned_Q|Add0~13 {} signed_transfer:unsigned_Q|Add0~15 {} signed_transfer:unsigned_Q|Add0~17 {} signed_transfer:unsigned_Q|Add0~19 {} signed_transfer:unsigned_Q|Add0~21 {} signed_transfer:unsigned_Q|Add0~23 {} signed_transfer:unsigned_Q|Add0~25 {} signed_transfer:unsigned_Q|Add0~27 {} signed_transfer:unsigned_Q|Add0~29 {} signed_transfer:unsigned_Q|Add0~31 {} signed_transfer:unsigned_Q|Add0~33 {} signed_transfer:unsigned_Q|Add0~35 {} signed_transfer:unsigned_Q|Add0~37 {} signed_transfer:unsigned_Q|Add0~39 {} signed_transfer:unsigned_Q|Add0~41 {} signed_transfer:unsigned_Q|Add0~43 {} signed_transfer:unsigned_Q|Add0~45 {} signed_transfer:unsigned_Q|Add0~47 {} signed_transfer:unsigned_Q|Add0~49 {} signed_transfer:unsigned_Q|Add0~50 {} signed_transfer:unsigned_Q|Add0~94 {} signed_transfer:unsigned_Q|Add1~49 {} signed_transfer:unsigned_Q|Add1~51 {} signed_transfer:unsigned_Q|Add1~53 {} signed_transfer:unsigned_Q|Add1~55 {} signed_transfer:unsigned_Q|Add1~57 {} signed_transfer:unsigned_Q|Add1~59 {} signed_transfer:unsigned_Q|Add1~61 {} signed_transfer:unsigned_Q|Add1~63 {} signed_transfer:unsigned_Q|Add1~65 {} signed_transfer:unsigned_Q|Add1~67 {} signed_transfer:unsigned_Q|Add1~69 {} signed_transfer:unsigned_Q|Add1~71 {} signed_transfer:unsigned_Q|Add1~72 {} ParalelRegister:RegisterQ|REG[37] {} } { 0.000ns 0.000ns 6.388ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 1.288ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.569ns } { 0.000ns 0.874ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.517ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.818 ns + " "Info: + Micro setup delay of destination is 0.818 ns" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.639 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.879 ns) 3.164 ns dividerfsm:FSMDivider\|CT_IN 2 REG LCFF_X21_Y10_N5 1 " "Info: 2: + IC(1.259 ns) + CELL(0.879 ns) = 3.164 ns; Loc. = LCFF_X21_Y10_N5; Fanout = 1; REG Node = 'dividerfsm:FSMDivider\|CT_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { clk dividerfsm:FSMDivider|CT_IN } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 5.043 ns dividerfsm:FSMDivider\|CT_IN~clkctrl 3 COMB CLKCTRL_G1 80 " "Info: 3: + IC(1.879 ns) + CELL(0.000 ns) = 5.043 ns; Loc. = CLKCTRL_G1; Fanout = 80; COMB Node = 'dividerfsm:FSMDivider\|CT_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { dividerfsm:FSMDivider|CT_IN dividerfsm:FSMDivider|CT_IN~clkctrl } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.178 ns) 6.639 ns ParalelRegister:RegisterQ\|REG\[37\] 4 REG LCCOMB_X18_Y12_N20 2 " "Info: 4: + IC(1.418 ns) + CELL(0.178 ns) = 6.639 ns; Loc. = LCCOMB_X18_Y12_N20; Fanout = 2; REG Node = 'ParalelRegister:RegisterQ\|REG\[37\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { dividerfsm:FSMDivider|CT_IN~clkctrl ParalelRegister:RegisterQ|REG[37] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 31.38 % ) " "Info: Total cell delay = 2.083 ns ( 31.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.556 ns ( 68.62 % ) " "Info: Total interconnect delay = 4.556 ns ( 68.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { clk dividerfsm:FSMDivider|CT_IN dividerfsm:FSMDivider|CT_IN~clkctrl ParalelRegister:RegisterQ|REG[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|CT_IN {} dividerfsm:FSMDivider|CT_IN~clkctrl {} ParalelRegister:RegisterQ|REG[37] {} } { 0.000ns 0.000ns 1.259ns 1.879ns 1.418ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.539 ns" { Q_in[0] signed_transfer:unsigned_Q|Add0~1 signed_transfer:unsigned_Q|Add0~3 signed_transfer:unsigned_Q|Add0~5 signed_transfer:unsigned_Q|Add0~7 signed_transfer:unsigned_Q|Add0~9 signed_transfer:unsigned_Q|Add0~11 signed_transfer:unsigned_Q|Add0~13 signed_transfer:unsigned_Q|Add0~15 signed_transfer:unsigned_Q|Add0~17 signed_transfer:unsigned_Q|Add0~19 signed_transfer:unsigned_Q|Add0~21 signed_transfer:unsigned_Q|Add0~23 signed_transfer:unsigned_Q|Add0~25 signed_transfer:unsigned_Q|Add0~27 signed_transfer:unsigned_Q|Add0~29 signed_transfer:unsigned_Q|Add0~31 signed_transfer:unsigned_Q|Add0~33 signed_transfer:unsigned_Q|Add0~35 signed_transfer:unsigned_Q|Add0~37 signed_transfer:unsigned_Q|Add0~39 signed_transfer:unsigned_Q|Add0~41 signed_transfer:unsigned_Q|Add0~43 signed_transfer:unsigned_Q|Add0~45 signed_transfer:unsigned_Q|Add0~47 signed_transfer:unsigned_Q|Add0~49 signed_transfer:unsigned_Q|Add0~50 signed_transfer:unsigned_Q|Add0~94 signed_transfer:unsigned_Q|Add1~49 signed_transfer:unsigned_Q|Add1~51 signed_transfer:unsigned_Q|Add1~53 signed_transfer:unsigned_Q|Add1~55 signed_transfer:unsigned_Q|Add1~57 signed_transfer:unsigned_Q|Add1~59 signed_transfer:unsigned_Q|Add1~61 signed_transfer:unsigned_Q|Add1~63 signed_transfer:unsigned_Q|Add1~65 signed_transfer:unsigned_Q|Add1~67 signed_transfer:unsigned_Q|Add1~69 signed_transfer:unsigned_Q|Add1~71 signed_transfer:unsigned_Q|Add1~72 ParalelRegister:RegisterQ|REG[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.539 ns" { Q_in[0] {} Q_in[0]~combout {} signed_transfer:unsigned_Q|Add0~1 {} signed_transfer:unsigned_Q|Add0~3 {} signed_transfer:unsigned_Q|Add0~5 {} signed_transfer:unsigned_Q|Add0~7 {} signed_transfer:unsigned_Q|Add0~9 {} signed_transfer:unsigned_Q|Add0~11 {} signed_transfer:unsigned_Q|Add0~13 {} signed_transfer:unsigned_Q|Add0~15 {} signed_transfer:unsigned_Q|Add0~17 {} signed_transfer:unsigned_Q|Add0~19 {} signed_transfer:unsigned_Q|Add0~21 {} signed_transfer:unsigned_Q|Add0~23 {} signed_transfer:unsigned_Q|Add0~25 {} signed_transfer:unsigned_Q|Add0~27 {} signed_transfer:unsigned_Q|Add0~29 {} signed_transfer:unsigned_Q|Add0~31 {} signed_transfer:unsigned_Q|Add0~33 {} signed_transfer:unsigned_Q|Add0~35 {} signed_transfer:unsigned_Q|Add0~37 {} signed_transfer:unsigned_Q|Add0~39 {} signed_transfer:unsigned_Q|Add0~41 {} signed_transfer:unsigned_Q|Add0~43 {} signed_transfer:unsigned_Q|Add0~45 {} signed_transfer:unsigned_Q|Add0~47 {} signed_transfer:unsigned_Q|Add0~49 {} signed_transfer:unsigned_Q|Add0~50 {} signed_transfer:unsigned_Q|Add0~94 {} signed_transfer:unsigned_Q|Add1~49 {} signed_transfer:unsigned_Q|Add1~51 {} signed_transfer:unsigned_Q|Add1~53 {} signed_transfer:unsigned_Q|Add1~55 {} signed_transfer:unsigned_Q|Add1~57 {} signed_transfer:unsigned_Q|Add1~59 {} signed_transfer:unsigned_Q|Add1~61 {} signed_transfer:unsigned_Q|Add1~63 {} signed_transfer:unsigned_Q|Add1~65 {} signed_transfer:unsigned_Q|Add1~67 {} signed_transfer:unsigned_Q|Add1~69 {} signed_transfer:unsigned_Q|Add1~71 {} signed_transfer:unsigned_Q|Add1~72 {} ParalelRegister:RegisterQ|REG[37] {} } { 0.000ns 0.000ns 6.388ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.136ns 1.288ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.569ns } { 0.000ns 0.874ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.517ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.458ns 0.545ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.639 ns" { clk dividerfsm:FSMDivider|CT_IN dividerfsm:FSMDivider|CT_IN~clkctrl ParalelRegister:RegisterQ|REG[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.639 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|CT_IN {} dividerfsm:FSMDivider|CT_IN~clkctrl {} ParalelRegister:RegisterQ|REG[37] {} } { 0.000ns 0.000ns 1.259ns 1.879ns 1.418ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out_operasi_fix\[36\] RegisterSerialkekiri:RegisterOutput\|Q\[1\] 17.317 ns register " "Info: tco from clock \"clk\" to destination pin \"out_operasi_fix\[36\]\" through register \"RegisterSerialkekiri:RegisterOutput\|Q\[1\]\" is 17.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.845 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 811 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 811; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns RegisterSerialkekiri:RegisterOutput\|Q\[1\] 3 REG LCFF_X23_Y19_N11 4 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X23_Y19_N11; Fanout = 4; REG Node = 'RegisterSerialkekiri:RegisterOutput\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl RegisterSerialkekiri:RegisterOutput|Q[1] } "NODE_NAME" } } { "registerserialkekiri.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserialkekiri.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl RegisterSerialkekiri:RegisterOutput|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} RegisterSerialkekiri:RegisterOutput|Q[1] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "registerserialkekiri.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserialkekiri.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.195 ns + Longest register pin " "Info: + Longest register to pin delay is 14.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RegisterSerialkekiri:RegisterOutput\|Q\[1\] 1 REG LCFF_X23_Y19_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y19_N11; Fanout = 4; REG Node = 'RegisterSerialkekiri:RegisterOutput\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisterSerialkekiri:RegisterOutput|Q[1] } "NODE_NAME" } } { "registerserialkekiri.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/registerserialkekiri.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.495 ns) 1.109 ns signed_transfer:hasil\|Add0~4 2 COMB LCCOMB_X23_Y19_N10 2 " "Info: 2: + IC(0.614 ns) + CELL(0.495 ns) = 1.109 ns; Loc. = LCCOMB_X23_Y19_N10; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.109 ns" { RegisterSerialkekiri:RegisterOutput|Q[1] signed_transfer:hasil|Add0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.189 ns signed_transfer:hasil\|Add0~7 3 COMB LCCOMB_X23_Y19_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.189 ns; Loc. = LCCOMB_X23_Y19_N12; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~4 signed_transfer:hasil|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.363 ns signed_transfer:hasil\|Add0~10 4 COMB LCCOMB_X23_Y19_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 1.363 ns; Loc. = LCCOMB_X23_Y19_N14; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { signed_transfer:hasil|Add0~7 signed_transfer:hasil|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.443 ns signed_transfer:hasil\|Add0~13 5 COMB LCCOMB_X23_Y19_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.443 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~10 signed_transfer:hasil|Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.523 ns signed_transfer:hasil\|Add0~16 6 COMB LCCOMB_X23_Y19_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.523 ns; Loc. = LCCOMB_X23_Y19_N18; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~13 signed_transfer:hasil|Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.603 ns signed_transfer:hasil\|Add0~19 7 COMB LCCOMB_X23_Y19_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.603 ns; Loc. = LCCOMB_X23_Y19_N20; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~16 signed_transfer:hasil|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.683 ns signed_transfer:hasil\|Add0~22 8 COMB LCCOMB_X23_Y19_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.683 ns; Loc. = LCCOMB_X23_Y19_N22; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~19 signed_transfer:hasil|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.763 ns signed_transfer:hasil\|Add0~25 9 COMB LCCOMB_X23_Y19_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.763 ns; Loc. = LCCOMB_X23_Y19_N24; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~22 signed_transfer:hasil|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.843 ns signed_transfer:hasil\|Add0~28 10 COMB LCCOMB_X23_Y19_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.843 ns; Loc. = LCCOMB_X23_Y19_N26; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~25 signed_transfer:hasil|Add0~28 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.923 ns signed_transfer:hasil\|Add0~31 11 COMB LCCOMB_X23_Y19_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.923 ns; Loc. = LCCOMB_X23_Y19_N28; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~28 signed_transfer:hasil|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.084 ns signed_transfer:hasil\|Add0~34 12 COMB LCCOMB_X23_Y19_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.161 ns) = 2.084 ns; Loc. = LCCOMB_X23_Y19_N30; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { signed_transfer:hasil|Add0~31 signed_transfer:hasil|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.164 ns signed_transfer:hasil\|Add0~37 13 COMB LCCOMB_X23_Y18_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.164 ns; Loc. = LCCOMB_X23_Y18_N0; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~34 signed_transfer:hasil|Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.244 ns signed_transfer:hasil\|Add0~40 14 COMB LCCOMB_X23_Y18_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.244 ns; Loc. = LCCOMB_X23_Y18_N2; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~37 signed_transfer:hasil|Add0~40 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.324 ns signed_transfer:hasil\|Add0~43 15 COMB LCCOMB_X23_Y18_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.324 ns; Loc. = LCCOMB_X23_Y18_N4; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~40 signed_transfer:hasil|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.404 ns signed_transfer:hasil\|Add0~46 16 COMB LCCOMB_X23_Y18_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.404 ns; Loc. = LCCOMB_X23_Y18_N6; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add0~43 signed_transfer:hasil|Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.862 ns signed_transfer:hasil\|Add0~48 17 COMB LCCOMB_X23_Y18_N8 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 2.862 ns; Loc. = LCCOMB_X23_Y18_N8; Fanout = 1; COMB Node = 'signed_transfer:hasil\|Add0~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { signed_transfer:hasil|Add0~46 signed_transfer:hasil|Add0~48 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.764 ns) + CELL(0.545 ns) 5.171 ns signed_transfer:hasil\|Add0~50 18 COMB LCCOMB_X24_Y19_N0 2 " "Info: 18: + IC(1.764 ns) + CELL(0.545 ns) = 5.171 ns; Loc. = LCCOMB_X24_Y19_N0; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add0~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { signed_transfer:hasil|Add0~48 signed_transfer:hasil|Add0~50 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.517 ns) 6.568 ns signed_transfer:hasil\|Add1~31 19 COMB LCCOMB_X25_Y18_N6 2 " "Info: 19: + IC(0.880 ns) + CELL(0.517 ns) = 6.568 ns; Loc. = LCCOMB_X25_Y18_N6; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.397 ns" { signed_transfer:hasil|Add0~50 signed_transfer:hasil|Add1~31 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.648 ns signed_transfer:hasil\|Add1~33 20 COMB LCCOMB_X25_Y18_N8 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 6.648 ns; Loc. = LCCOMB_X25_Y18_N8; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~31 signed_transfer:hasil|Add1~33 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.728 ns signed_transfer:hasil\|Add1~35 21 COMB LCCOMB_X25_Y18_N10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 6.728 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~33 signed_transfer:hasil|Add1~35 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.808 ns signed_transfer:hasil\|Add1~37 22 COMB LCCOMB_X25_Y18_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 6.808 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~35 signed_transfer:hasil|Add1~37 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.982 ns signed_transfer:hasil\|Add1~39 23 COMB LCCOMB_X25_Y18_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 6.982 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { signed_transfer:hasil|Add1~37 signed_transfer:hasil|Add1~39 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.062 ns signed_transfer:hasil\|Add1~41 24 COMB LCCOMB_X25_Y18_N16 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 7.062 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~39 signed_transfer:hasil|Add1~41 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.142 ns signed_transfer:hasil\|Add1~43 25 COMB LCCOMB_X25_Y18_N18 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 7.142 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~41 signed_transfer:hasil|Add1~43 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.222 ns signed_transfer:hasil\|Add1~45 26 COMB LCCOMB_X25_Y18_N20 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 7.222 ns; Loc. = LCCOMB_X25_Y18_N20; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~43 signed_transfer:hasil|Add1~45 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.302 ns signed_transfer:hasil\|Add1~47 27 COMB LCCOMB_X25_Y18_N22 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 7.302 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~45 signed_transfer:hasil|Add1~47 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.382 ns signed_transfer:hasil\|Add1~49 28 COMB LCCOMB_X25_Y18_N24 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 7.382 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~47 signed_transfer:hasil|Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.462 ns signed_transfer:hasil\|Add1~51 29 COMB LCCOMB_X25_Y18_N26 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 7.462 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~49 signed_transfer:hasil|Add1~51 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.542 ns signed_transfer:hasil\|Add1~53 30 COMB LCCOMB_X25_Y18_N28 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 7.542 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~51 signed_transfer:hasil|Add1~53 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 7.703 ns signed_transfer:hasil\|Add1~55 31 COMB LCCOMB_X25_Y18_N30 2 " "Info: 31: + IC(0.000 ns) + CELL(0.161 ns) = 7.703 ns; Loc. = LCCOMB_X25_Y18_N30; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { signed_transfer:hasil|Add1~53 signed_transfer:hasil|Add1~55 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.783 ns signed_transfer:hasil\|Add1~57 32 COMB LCCOMB_X25_Y17_N0 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 7.783 ns; Loc. = LCCOMB_X25_Y17_N0; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~55 signed_transfer:hasil|Add1~57 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.863 ns signed_transfer:hasil\|Add1~59 33 COMB LCCOMB_X25_Y17_N2 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 7.863 ns; Loc. = LCCOMB_X25_Y17_N2; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~57 signed_transfer:hasil|Add1~59 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.943 ns signed_transfer:hasil\|Add1~61 34 COMB LCCOMB_X25_Y17_N4 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 7.943 ns; Loc. = LCCOMB_X25_Y17_N4; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~59 signed_transfer:hasil|Add1~61 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.023 ns signed_transfer:hasil\|Add1~63 35 COMB LCCOMB_X25_Y17_N6 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 8.023 ns; Loc. = LCCOMB_X25_Y17_N6; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~61 signed_transfer:hasil|Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.103 ns signed_transfer:hasil\|Add1~65 36 COMB LCCOMB_X25_Y17_N8 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 8.103 ns; Loc. = LCCOMB_X25_Y17_N8; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~63 signed_transfer:hasil|Add1~65 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.183 ns signed_transfer:hasil\|Add1~67 37 COMB LCCOMB_X25_Y17_N10 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 8.183 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~65 signed_transfer:hasil|Add1~67 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.263 ns signed_transfer:hasil\|Add1~69 38 COMB LCCOMB_X25_Y17_N12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 8.263 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~67 signed_transfer:hasil|Add1~69 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.721 ns signed_transfer:hasil\|Add1~70 39 COMB LCCOMB_X25_Y17_N14 1 " "Info: 39: + IC(0.000 ns) + CELL(0.458 ns) = 8.721 ns; Loc. = LCCOMB_X25_Y17_N14; Fanout = 1; COMB Node = 'signed_transfer:hasil\|Add1~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { signed_transfer:hasil|Add1~69 signed_transfer:hasil|Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(3.006 ns) 14.195 ns out_operasi_fix\[36\] 40 PIN PIN_AB10 0 " "Info: 40: + IC(2.468 ns) + CELL(3.006 ns) = 14.195 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'out_operasi_fix\[36\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { signed_transfer:hasil|Add1~70 out_operasi_fix[36] } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.469 ns ( 59.66 % ) " "Info: Total cell delay = 8.469 ns ( 59.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.726 ns ( 40.34 % ) " "Info: Total interconnect delay = 5.726 ns ( 40.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.195 ns" { RegisterSerialkekiri:RegisterOutput|Q[1] signed_transfer:hasil|Add0~4 signed_transfer:hasil|Add0~7 signed_transfer:hasil|Add0~10 signed_transfer:hasil|Add0~13 signed_transfer:hasil|Add0~16 signed_transfer:hasil|Add0~19 signed_transfer:hasil|Add0~22 signed_transfer:hasil|Add0~25 signed_transfer:hasil|Add0~28 signed_transfer:hasil|Add0~31 signed_transfer:hasil|Add0~34 signed_transfer:hasil|Add0~37 signed_transfer:hasil|Add0~40 signed_transfer:hasil|Add0~43 signed_transfer:hasil|Add0~46 signed_transfer:hasil|Add0~48 signed_transfer:hasil|Add0~50 signed_transfer:hasil|Add1~31 signed_transfer:hasil|Add1~33 signed_transfer:hasil|Add1~35 signed_transfer:hasil|Add1~37 signed_transfer:hasil|Add1~39 signed_transfer:hasil|Add1~41 signed_transfer:hasil|Add1~43 signed_transfer:hasil|Add1~45 signed_transfer:hasil|Add1~47 signed_transfer:hasil|Add1~49 signed_transfer:hasil|Add1~51 signed_transfer:hasil|Add1~53 signed_transfer:hasil|Add1~55 signed_transfer:hasil|Add1~57 signed_transfer:hasil|Add1~59 signed_transfer:hasil|Add1~61 signed_transfer:hasil|Add1~63 signed_transfer:hasil|Add1~65 signed_transfer:hasil|Add1~67 signed_transfer:hasil|Add1~69 signed_transfer:hasil|Add1~70 out_operasi_fix[36] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.195 ns" { RegisterSerialkekiri:RegisterOutput|Q[1] {} signed_transfer:hasil|Add0~4 {} signed_transfer:hasil|Add0~7 {} signed_transfer:hasil|Add0~10 {} signed_transfer:hasil|Add0~13 {} signed_transfer:hasil|Add0~16 {} signed_transfer:hasil|Add0~19 {} signed_transfer:hasil|Add0~22 {} signed_transfer:hasil|Add0~25 {} signed_transfer:hasil|Add0~28 {} signed_transfer:hasil|Add0~31 {} signed_transfer:hasil|Add0~34 {} signed_transfer:hasil|Add0~37 {} signed_transfer:hasil|Add0~40 {} signed_transfer:hasil|Add0~43 {} signed_transfer:hasil|Add0~46 {} signed_transfer:hasil|Add0~48 {} signed_transfer:hasil|Add0~50 {} signed_transfer:hasil|Add1~31 {} signed_transfer:hasil|Add1~33 {} signed_transfer:hasil|Add1~35 {} signed_transfer:hasil|Add1~37 {} signed_transfer:hasil|Add1~39 {} signed_transfer:hasil|Add1~41 {} signed_transfer:hasil|Add1~43 {} signed_transfer:hasil|Add1~45 {} signed_transfer:hasil|Add1~47 {} signed_transfer:hasil|Add1~49 {} signed_transfer:hasil|Add1~51 {} signed_transfer:hasil|Add1~53 {} signed_transfer:hasil|Add1~55 {} signed_transfer:hasil|Add1~57 {} signed_transfer:hasil|Add1~59 {} signed_transfer:hasil|Add1~61 {} signed_transfer:hasil|Add1~63 {} signed_transfer:hasil|Add1~65 {} signed_transfer:hasil|Add1~67 {} signed_transfer:hasil|Add1~69 {} signed_transfer:hasil|Add1~70 {} out_operasi_fix[36] {} } { 0.000ns 0.614ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.764ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.468ns } { 0.000ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clk clk~clkctrl RegisterSerialkekiri:RegisterOutput|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clk {} clk~combout {} clk~clkctrl {} RegisterSerialkekiri:RegisterOutput|Q[1] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.195 ns" { RegisterSerialkekiri:RegisterOutput|Q[1] signed_transfer:hasil|Add0~4 signed_transfer:hasil|Add0~7 signed_transfer:hasil|Add0~10 signed_transfer:hasil|Add0~13 signed_transfer:hasil|Add0~16 signed_transfer:hasil|Add0~19 signed_transfer:hasil|Add0~22 signed_transfer:hasil|Add0~25 signed_transfer:hasil|Add0~28 signed_transfer:hasil|Add0~31 signed_transfer:hasil|Add0~34 signed_transfer:hasil|Add0~37 signed_transfer:hasil|Add0~40 signed_transfer:hasil|Add0~43 signed_transfer:hasil|Add0~46 signed_transfer:hasil|Add0~48 signed_transfer:hasil|Add0~50 signed_transfer:hasil|Add1~31 signed_transfer:hasil|Add1~33 signed_transfer:hasil|Add1~35 signed_transfer:hasil|Add1~37 signed_transfer:hasil|Add1~39 signed_transfer:hasil|Add1~41 signed_transfer:hasil|Add1~43 signed_transfer:hasil|Add1~45 signed_transfer:hasil|Add1~47 signed_transfer:hasil|Add1~49 signed_transfer:hasil|Add1~51 signed_transfer:hasil|Add1~53 signed_transfer:hasil|Add1~55 signed_transfer:hasil|Add1~57 signed_transfer:hasil|Add1~59 signed_transfer:hasil|Add1~61 signed_transfer:hasil|Add1~63 signed_transfer:hasil|Add1~65 signed_transfer:hasil|Add1~67 signed_transfer:hasil|Add1~69 signed_transfer:hasil|Add1~70 out_operasi_fix[36] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.195 ns" { RegisterSerialkekiri:RegisterOutput|Q[1] {} signed_transfer:hasil|Add0~4 {} signed_transfer:hasil|Add0~7 {} signed_transfer:hasil|Add0~10 {} signed_transfer:hasil|Add0~13 {} signed_transfer:hasil|Add0~16 {} signed_transfer:hasil|Add0~19 {} signed_transfer:hasil|Add0~22 {} signed_transfer:hasil|Add0~25 {} signed_transfer:hasil|Add0~28 {} signed_transfer:hasil|Add0~31 {} signed_transfer:hasil|Add0~34 {} signed_transfer:hasil|Add0~37 {} signed_transfer:hasil|Add0~40 {} signed_transfer:hasil|Add0~43 {} signed_transfer:hasil|Add0~46 {} signed_transfer:hasil|Add0~48 {} signed_transfer:hasil|Add0~50 {} signed_transfer:hasil|Add1~31 {} signed_transfer:hasil|Add1~33 {} signed_transfer:hasil|Add1~35 {} signed_transfer:hasil|Add1~37 {} signed_transfer:hasil|Add1~39 {} signed_transfer:hasil|Add1~41 {} signed_transfer:hasil|Add1~43 {} signed_transfer:hasil|Add1~45 {} signed_transfer:hasil|Add1~47 {} signed_transfer:hasil|Add1~49 {} signed_transfer:hasil|Add1~51 {} signed_transfer:hasil|Add1~53 {} signed_transfer:hasil|Add1~55 {} signed_transfer:hasil|Add1~57 {} signed_transfer:hasil|Add1~59 {} signed_transfer:hasil|Add1~61 {} signed_transfer:hasil|Add1~63 {} signed_transfer:hasil|Add1~65 {} signed_transfer:hasil|Add1~67 {} signed_transfer:hasil|Add1~69 {} signed_transfer:hasil|Add1~70 {} out_operasi_fix[36] {} } { 0.000ns 0.614ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.764ns 0.880ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.468ns } { 0.000ns 0.495ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.545ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Q_in\[40\] out_operasi_fix\[36\] 17.887 ns Longest " "Info: Longest tpd from source pin \"Q_in\[40\]\" to destination pin \"out_operasi_fix\[36\]\" is 17.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns Q_in\[40\] 1 PIN PIN_A9 81 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A9; Fanout = 81; PIN Node = 'Q_in\[40\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[40] } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(0.322 ns) 7.585 ns signed_transfer:hasil\|Add0~2 2 COMB LCCOMB_X24_Y19_N28 3 " "Info: 2: + IC(6.400 ns) + CELL(0.322 ns) = 7.585 ns; Loc. = LCCOMB_X24_Y19_N28; Fanout = 3; COMB Node = 'signed_transfer:hasil\|Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.722 ns" { Q_in[40] signed_transfer:hasil|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.495 ns) 8.885 ns signed_transfer:hasil\|Add1~1 3 COMB LCCOMB_X25_Y19_N8 2 " "Info: 3: + IC(0.805 ns) + CELL(0.495 ns) = 8.885 ns; Loc. = LCCOMB_X25_Y19_N8; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { signed_transfer:hasil|Add0~2 signed_transfer:hasil|Add1~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.965 ns signed_transfer:hasil\|Add1~3 4 COMB LCCOMB_X25_Y19_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.965 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~1 signed_transfer:hasil|Add1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.045 ns signed_transfer:hasil\|Add1~5 5 COMB LCCOMB_X25_Y19_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 9.045 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~3 signed_transfer:hasil|Add1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.219 ns signed_transfer:hasil\|Add1~7 6 COMB LCCOMB_X25_Y19_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 9.219 ns; Loc. = LCCOMB_X25_Y19_N14; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { signed_transfer:hasil|Add1~5 signed_transfer:hasil|Add1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.299 ns signed_transfer:hasil\|Add1~9 7 COMB LCCOMB_X25_Y19_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 9.299 ns; Loc. = LCCOMB_X25_Y19_N16; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~7 signed_transfer:hasil|Add1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.379 ns signed_transfer:hasil\|Add1~11 8 COMB LCCOMB_X25_Y19_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 9.379 ns; Loc. = LCCOMB_X25_Y19_N18; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~9 signed_transfer:hasil|Add1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.459 ns signed_transfer:hasil\|Add1~13 9 COMB LCCOMB_X25_Y19_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 9.459 ns; Loc. = LCCOMB_X25_Y19_N20; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~11 signed_transfer:hasil|Add1~13 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.539 ns signed_transfer:hasil\|Add1~15 10 COMB LCCOMB_X25_Y19_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.539 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~13 signed_transfer:hasil|Add1~15 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.619 ns signed_transfer:hasil\|Add1~17 11 COMB LCCOMB_X25_Y19_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.619 ns; Loc. = LCCOMB_X25_Y19_N24; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~15 signed_transfer:hasil|Add1~17 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.699 ns signed_transfer:hasil\|Add1~19 12 COMB LCCOMB_X25_Y19_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.699 ns; Loc. = LCCOMB_X25_Y19_N26; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~17 signed_transfer:hasil|Add1~19 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.779 ns signed_transfer:hasil\|Add1~21 13 COMB LCCOMB_X25_Y19_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.779 ns; Loc. = LCCOMB_X25_Y19_N28; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~19 signed_transfer:hasil|Add1~21 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.940 ns signed_transfer:hasil\|Add1~23 14 COMB LCCOMB_X25_Y19_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.161 ns) = 9.940 ns; Loc. = LCCOMB_X25_Y19_N30; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { signed_transfer:hasil|Add1~21 signed_transfer:hasil|Add1~23 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.020 ns signed_transfer:hasil\|Add1~25 15 COMB LCCOMB_X25_Y18_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.020 ns; Loc. = LCCOMB_X25_Y18_N0; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~23 signed_transfer:hasil|Add1~25 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.100 ns signed_transfer:hasil\|Add1~27 16 COMB LCCOMB_X25_Y18_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 10.100 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~25 signed_transfer:hasil|Add1~27 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.180 ns signed_transfer:hasil\|Add1~29 17 COMB LCCOMB_X25_Y18_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.180 ns; Loc. = LCCOMB_X25_Y18_N4; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~27 signed_transfer:hasil|Add1~29 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.260 ns signed_transfer:hasil\|Add1~31 18 COMB LCCOMB_X25_Y18_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.260 ns; Loc. = LCCOMB_X25_Y18_N6; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~29 signed_transfer:hasil|Add1~31 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.340 ns signed_transfer:hasil\|Add1~33 19 COMB LCCOMB_X25_Y18_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 10.340 ns; Loc. = LCCOMB_X25_Y18_N8; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~31 signed_transfer:hasil|Add1~33 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.420 ns signed_transfer:hasil\|Add1~35 20 COMB LCCOMB_X25_Y18_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 10.420 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~33 signed_transfer:hasil|Add1~35 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.500 ns signed_transfer:hasil\|Add1~37 21 COMB LCCOMB_X25_Y18_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.500 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~35 signed_transfer:hasil|Add1~37 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.674 ns signed_transfer:hasil\|Add1~39 22 COMB LCCOMB_X25_Y18_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.174 ns) = 10.674 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { signed_transfer:hasil|Add1~37 signed_transfer:hasil|Add1~39 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.754 ns signed_transfer:hasil\|Add1~41 23 COMB LCCOMB_X25_Y18_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.754 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~39 signed_transfer:hasil|Add1~41 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.834 ns signed_transfer:hasil\|Add1~43 24 COMB LCCOMB_X25_Y18_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.834 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~41 signed_transfer:hasil|Add1~43 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.914 ns signed_transfer:hasil\|Add1~45 25 COMB LCCOMB_X25_Y18_N20 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.914 ns; Loc. = LCCOMB_X25_Y18_N20; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~43 signed_transfer:hasil|Add1~45 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.994 ns signed_transfer:hasil\|Add1~47 26 COMB LCCOMB_X25_Y18_N22 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.994 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~45 signed_transfer:hasil|Add1~47 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.074 ns signed_transfer:hasil\|Add1~49 27 COMB LCCOMB_X25_Y18_N24 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 11.074 ns; Loc. = LCCOMB_X25_Y18_N24; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~47 signed_transfer:hasil|Add1~49 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.154 ns signed_transfer:hasil\|Add1~51 28 COMB LCCOMB_X25_Y18_N26 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 11.154 ns; Loc. = LCCOMB_X25_Y18_N26; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~49 signed_transfer:hasil|Add1~51 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.234 ns signed_transfer:hasil\|Add1~53 29 COMB LCCOMB_X25_Y18_N28 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 11.234 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~51 signed_transfer:hasil|Add1~53 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 11.395 ns signed_transfer:hasil\|Add1~55 30 COMB LCCOMB_X25_Y18_N30 2 " "Info: 30: + IC(0.000 ns) + CELL(0.161 ns) = 11.395 ns; Loc. = LCCOMB_X25_Y18_N30; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { signed_transfer:hasil|Add1~53 signed_transfer:hasil|Add1~55 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.475 ns signed_transfer:hasil\|Add1~57 31 COMB LCCOMB_X25_Y17_N0 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 11.475 ns; Loc. = LCCOMB_X25_Y17_N0; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~55 signed_transfer:hasil|Add1~57 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.555 ns signed_transfer:hasil\|Add1~59 32 COMB LCCOMB_X25_Y17_N2 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 11.555 ns; Loc. = LCCOMB_X25_Y17_N2; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~57 signed_transfer:hasil|Add1~59 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.635 ns signed_transfer:hasil\|Add1~61 33 COMB LCCOMB_X25_Y17_N4 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 11.635 ns; Loc. = LCCOMB_X25_Y17_N4; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~59 signed_transfer:hasil|Add1~61 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.715 ns signed_transfer:hasil\|Add1~63 34 COMB LCCOMB_X25_Y17_N6 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 11.715 ns; Loc. = LCCOMB_X25_Y17_N6; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~61 signed_transfer:hasil|Add1~63 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.795 ns signed_transfer:hasil\|Add1~65 35 COMB LCCOMB_X25_Y17_N8 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 11.795 ns; Loc. = LCCOMB_X25_Y17_N8; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~63 signed_transfer:hasil|Add1~65 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.875 ns signed_transfer:hasil\|Add1~67 36 COMB LCCOMB_X25_Y17_N10 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 11.875 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~65 signed_transfer:hasil|Add1~67 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.955 ns signed_transfer:hasil\|Add1~69 37 COMB LCCOMB_X25_Y17_N12 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 11.955 ns; Loc. = LCCOMB_X25_Y17_N12; Fanout = 2; COMB Node = 'signed_transfer:hasil\|Add1~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { signed_transfer:hasil|Add1~67 signed_transfer:hasil|Add1~69 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 12.413 ns signed_transfer:hasil\|Add1~70 38 COMB LCCOMB_X25_Y17_N14 1 " "Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 12.413 ns; Loc. = LCCOMB_X25_Y17_N14; Fanout = 1; COMB Node = 'signed_transfer:hasil\|Add1~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { signed_transfer:hasil|Add1~69 signed_transfer:hasil|Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.468 ns) + CELL(3.006 ns) 17.887 ns out_operasi_fix\[36\] 39 PIN PIN_AB10 0 " "Info: 39: + IC(2.468 ns) + CELL(3.006 ns) = 17.887 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'out_operasi_fix\[36\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.474 ns" { signed_transfer:hasil|Add1~70 out_operasi_fix[36] } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.214 ns ( 45.92 % ) " "Info: Total cell delay = 8.214 ns ( 45.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.673 ns ( 54.08 % ) " "Info: Total interconnect delay = 9.673 ns ( 54.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.887 ns" { Q_in[40] signed_transfer:hasil|Add0~2 signed_transfer:hasil|Add1~1 signed_transfer:hasil|Add1~3 signed_transfer:hasil|Add1~5 signed_transfer:hasil|Add1~7 signed_transfer:hasil|Add1~9 signed_transfer:hasil|Add1~11 signed_transfer:hasil|Add1~13 signed_transfer:hasil|Add1~15 signed_transfer:hasil|Add1~17 signed_transfer:hasil|Add1~19 signed_transfer:hasil|Add1~21 signed_transfer:hasil|Add1~23 signed_transfer:hasil|Add1~25 signed_transfer:hasil|Add1~27 signed_transfer:hasil|Add1~29 signed_transfer:hasil|Add1~31 signed_transfer:hasil|Add1~33 signed_transfer:hasil|Add1~35 signed_transfer:hasil|Add1~37 signed_transfer:hasil|Add1~39 signed_transfer:hasil|Add1~41 signed_transfer:hasil|Add1~43 signed_transfer:hasil|Add1~45 signed_transfer:hasil|Add1~47 signed_transfer:hasil|Add1~49 signed_transfer:hasil|Add1~51 signed_transfer:hasil|Add1~53 signed_transfer:hasil|Add1~55 signed_transfer:hasil|Add1~57 signed_transfer:hasil|Add1~59 signed_transfer:hasil|Add1~61 signed_transfer:hasil|Add1~63 signed_transfer:hasil|Add1~65 signed_transfer:hasil|Add1~67 signed_transfer:hasil|Add1~69 signed_transfer:hasil|Add1~70 out_operasi_fix[36] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.887 ns" { Q_in[40] {} Q_in[40]~combout {} signed_transfer:hasil|Add0~2 {} signed_transfer:hasil|Add1~1 {} signed_transfer:hasil|Add1~3 {} signed_transfer:hasil|Add1~5 {} signed_transfer:hasil|Add1~7 {} signed_transfer:hasil|Add1~9 {} signed_transfer:hasil|Add1~11 {} signed_transfer:hasil|Add1~13 {} signed_transfer:hasil|Add1~15 {} signed_transfer:hasil|Add1~17 {} signed_transfer:hasil|Add1~19 {} signed_transfer:hasil|Add1~21 {} signed_transfer:hasil|Add1~23 {} signed_transfer:hasil|Add1~25 {} signed_transfer:hasil|Add1~27 {} signed_transfer:hasil|Add1~29 {} signed_transfer:hasil|Add1~31 {} signed_transfer:hasil|Add1~33 {} signed_transfer:hasil|Add1~35 {} signed_transfer:hasil|Add1~37 {} signed_transfer:hasil|Add1~39 {} signed_transfer:hasil|Add1~41 {} signed_transfer:hasil|Add1~43 {} signed_transfer:hasil|Add1~45 {} signed_transfer:hasil|Add1~47 {} signed_transfer:hasil|Add1~49 {} signed_transfer:hasil|Add1~51 {} signed_transfer:hasil|Add1~53 {} signed_transfer:hasil|Add1~55 {} signed_transfer:hasil|Add1~57 {} signed_transfer:hasil|Add1~59 {} signed_transfer:hasil|Add1~61 {} signed_transfer:hasil|Add1~63 {} signed_transfer:hasil|Add1~65 {} signed_transfer:hasil|Add1~67 {} signed_transfer:hasil|Add1~69 {} signed_transfer:hasil|Add1~70 {} out_operasi_fix[36] {} } { 0.000ns 0.000ns 6.400ns 0.805ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.468ns } { 0.000ns 0.863ns 0.322ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 3.006ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ParalelRegister:RegisterQ\|REG\[27\] Q_in\[27\] clk 0.169 ns register " "Info: th for register \"ParalelRegister:RegisterQ\|REG\[27\]\" (data pin = \"Q_in\[27\]\", clock pin = \"clk\") is 0.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.635 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.879 ns) 3.164 ns dividerfsm:FSMDivider\|CT_IN 2 REG LCFF_X21_Y10_N5 1 " "Info: 2: + IC(1.259 ns) + CELL(0.879 ns) = 3.164 ns; Loc. = LCFF_X21_Y10_N5; Fanout = 1; REG Node = 'dividerfsm:FSMDivider\|CT_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { clk dividerfsm:FSMDivider|CT_IN } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 5.043 ns dividerfsm:FSMDivider\|CT_IN~clkctrl 3 COMB CLKCTRL_G1 80 " "Info: 3: + IC(1.879 ns) + CELL(0.000 ns) = 5.043 ns; Loc. = CLKCTRL_G1; Fanout = 80; COMB Node = 'dividerfsm:FSMDivider\|CT_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { dividerfsm:FSMDivider|CT_IN dividerfsm:FSMDivider|CT_IN~clkctrl } "NODE_NAME" } } { "dividerfsm.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/dividerfsm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.414 ns) + CELL(0.178 ns) 6.635 ns ParalelRegister:RegisterQ\|REG\[27\] 4 REG LCCOMB_X19_Y15_N26 2 " "Info: 4: + IC(1.414 ns) + CELL(0.178 ns) = 6.635 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; REG Node = 'ParalelRegister:RegisterQ\|REG\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { dividerfsm:FSMDivider|CT_IN~clkctrl ParalelRegister:RegisterQ|REG[27] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.083 ns ( 31.39 % ) " "Info: Total cell delay = 2.083 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.552 ns ( 68.61 % ) " "Info: Total interconnect delay = 4.552 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { clk dividerfsm:FSMDivider|CT_IN dividerfsm:FSMDivider|CT_IN~clkctrl ParalelRegister:RegisterQ|REG[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|CT_IN {} dividerfsm:FSMDivider|CT_IN~clkctrl {} ParalelRegister:RegisterQ|REG[27] {} } { 0.000ns 0.000ns 1.259ns 1.879ns 1.414ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.466 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Q_in\[27\] 1 PIN PIN_L1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 3; PIN Node = 'Q_in\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q_in[27] } "NODE_NAME" } } { "divider.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/divider.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.910 ns) + CELL(0.322 ns) 3.258 ns signed_transfer:unsigned_Q\|Add0~92 2 COMB LCCOMB_X11_Y19_N0 2 " "Info: 2: + IC(1.910 ns) + CELL(0.322 ns) = 3.258 ns; Loc. = LCCOMB_X11_Y19_N0; Fanout = 2; COMB Node = 'signed_transfer:unsigned_Q\|Add0~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { Q_in[27] signed_transfer:unsigned_Q|Add0~92 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.817 ns) + CELL(0.521 ns) 4.596 ns signed_transfer:unsigned_Q\|Add1~52 3 COMB LCCOMB_X15_Y20_N30 1 " "Info: 3: + IC(0.817 ns) + CELL(0.521 ns) = 4.596 ns; Loc. = LCCOMB_X15_Y20_N30; Fanout = 1; COMB Node = 'signed_transfer:unsigned_Q\|Add1~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.338 ns" { signed_transfer:unsigned_Q|Add0~92 signed_transfer:unsigned_Q|Add1~52 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.319 ns) 6.466 ns ParalelRegister:RegisterQ\|REG\[27\] 4 REG LCCOMB_X19_Y15_N26 2 " "Info: 4: + IC(1.551 ns) + CELL(0.319 ns) = 6.466 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; REG Node = 'ParalelRegister:RegisterQ\|REG\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { signed_transfer:unsigned_Q|Add1~52 ParalelRegister:RegisterQ|REG[27] } "NODE_NAME" } } { "paralelregister.vhd" "" { Text "C:/ITB/semester 3/NEW DIVIDER/paralelregister.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.188 ns ( 33.84 % ) " "Info: Total cell delay = 2.188 ns ( 33.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.278 ns ( 66.16 % ) " "Info: Total interconnect delay = 4.278 ns ( 66.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.466 ns" { Q_in[27] signed_transfer:unsigned_Q|Add0~92 signed_transfer:unsigned_Q|Add1~52 ParalelRegister:RegisterQ|REG[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.466 ns" { Q_in[27] {} Q_in[27]~combout {} signed_transfer:unsigned_Q|Add0~92 {} signed_transfer:unsigned_Q|Add1~52 {} ParalelRegister:RegisterQ|REG[27] {} } { 0.000ns 0.000ns 1.910ns 0.817ns 1.551ns } { 0.000ns 1.026ns 0.322ns 0.521ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { clk dividerfsm:FSMDivider|CT_IN dividerfsm:FSMDivider|CT_IN~clkctrl ParalelRegister:RegisterQ|REG[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.635 ns" { clk {} clk~combout {} dividerfsm:FSMDivider|CT_IN {} dividerfsm:FSMDivider|CT_IN~clkctrl {} ParalelRegister:RegisterQ|REG[27] {} } { 0.000ns 0.000ns 1.259ns 1.879ns 1.414ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.466 ns" { Q_in[27] signed_transfer:unsigned_Q|Add0~92 signed_transfer:unsigned_Q|Add1~52 ParalelRegister:RegisterQ|REG[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.466 ns" { Q_in[27] {} Q_in[27]~combout {} signed_transfer:unsigned_Q|Add0~92 {} signed_transfer:unsigned_Q|Add1~52 {} ParalelRegister:RegisterQ|REG[27] {} } { 0.000ns 0.000ns 1.910ns 0.817ns 1.551ns } { 0.000ns 1.026ns 0.322ns 0.521ns 0.319ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 324 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 324 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 07:48:28 2023 " "Info: Processing ended: Thu Nov 30 07:48:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
