{"vcs1":{"timestamp_begin":1750061761.127265136, "rt":1.75, "ut":0.39, "st":0.08}}
{"vcselab":{"timestamp_begin":1750061762.968394132, "rt":1.15, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1750061764.187886773, "rt":0.19, "ut":0.12, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750061760.759491985}
{"VCS_COMP_START_TIME": 1750061760.759491985}
{"VCS_COMP_END_TIME": 1750061765.838555675}
{"VCS_USER_OPTIONS": "-R -sverilog tb_top.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 1024462}}
{"stitch_vcselab": {"peak_mem": 1024545}}
