{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718312126783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718312126787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 17:55:26 2024 " "Processing started: Thu Jun 13 17:55:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718312126787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312126787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv03 -c atv03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv03 -c atv03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312126787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718312127008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718312127008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312133785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312133785 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer.v(8) " "Verilog HDL warning at Multiplexer.v(8): extended using \"x\" or \"z\"" {  } { { "Multiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Multiplexer.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718312133787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312133787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312133787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312133787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312133787 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Multiplexer4x.v(8) " "Verilog HDL warning at Multiplexer4x.v(8): extended using \"x\" or \"z\"" {  } { { "Multiplexer4x.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Multiplexer4x.v" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718312133788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer4x.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer4x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer4x " "Found entity 1: Multiplexer4x" {  } { { "Multiplexer4x.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Multiplexer4x.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312133788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312133788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.v 1 1 " "Found 1 design units, including 1 entities, in source file entrada.v" { { "Info" "ISGN_ENTITY_NAME" "1 Entrada " "Found entity 1: Entrada" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312133789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312133789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderssd_4bits_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderssd_4bits_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderSsd_4bits_Dec " "Found entity 1: DecoderSsd_4bits_Dec" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312133790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312133790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.v 1 1 " "Found 1 design units, including 1 entities, in source file saida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Saida " "Found entity 1: Saida" {  } { { "Saida.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Saida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312133791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312133791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.v 1 1 " "Found 1 design units, including 1 entities, in source file arquitetura.v" { { "Info" "ISGN_ENTITY_NAME" "1 Arquitetura " "Found entity 1: Arquitetura" {  } { { "Arquitetura.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Arquitetura.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312133792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312133792 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arquitetura " "Elaborating entity \"Arquitetura\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718312133817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entrada Entrada:ent1 " "Elaborating entity \"Entrada\" for hierarchy \"Entrada:ent1\"" {  } { { "Arquitetura.v" "ent1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Arquitetura.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312133829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:div1 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:div1\"" {  } { { "Arquitetura.v" "div1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Arquitetura.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312133830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor Divisor:div1\|Subtractor:s1 " "Elaborating entity \"Subtractor\" for hierarchy \"Divisor:div1\|Subtractor:s1\"" {  } { { "Divisor.v" "s1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Divisor.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312133830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Divisor:div1\|Multiplexer:m1 " "Elaborating entity \"Multiplexer\" for hierarchy \"Divisor:div1\|Multiplexer:m1\"" {  } { { "Divisor.v" "m1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Divisor.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312133831 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inp0 Multiplexer.v(6) " "Verilog HDL Always Construct warning at Multiplexer.v(6): variable \"Inp0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Multiplexer.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718312133831 "|Divisor|Multiplexer:m1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inp1 Multiplexer.v(7) " "Verilog HDL Always Construct warning at Multiplexer.v(7): variable \"Inp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Multiplexer.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718312133831 "|Divisor|Multiplexer:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer4x Divisor:div1\|Multiplexer4x:m4 " "Elaborating entity \"Multiplexer4x\" for hierarchy \"Divisor:div1\|Multiplexer4x:m4\"" {  } { { "Divisor.v" "m4" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Divisor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312133832 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inp0 Multiplexer4x.v(6) " "Verilog HDL Always Construct warning at Multiplexer4x.v(6): variable \"Inp0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer4x.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Multiplexer4x.v" 6 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718312133832 "|Divisor|Multiplexer4x:m4"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Inp1 Multiplexer4x.v(7) " "Verilog HDL Always Construct warning at Multiplexer4x.v(7): variable \"Inp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplexer4x.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Multiplexer4x.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1718312133832 "|Divisor|Multiplexer4x:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Saida Saida:sai1 " "Elaborating entity \"Saida\" for hierarchy \"Saida:sai1\"" {  } { { "Arquitetura.v" "sai1" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Arquitetura.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312133833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderSsd_4bits_Dec Saida:sai1\|DecoderSsd_4bits_Dec:ssdA " "Elaborating entity \"DecoderSsd_4bits_Dec\" for hierarchy \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdA\"" {  } { { "Saida.v" "ssdA" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Saida.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312133833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecoderSsd_4bits_Dec.v(24) " "Verilog HDL assignment warning at DecoderSsd_4bits_Dec.v(24): truncated value with size 32 to match size of target (4)" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718312133834 "|Arquitetura|Saida:sai1|DecoderSsd_4bits_Dec:ssdA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DecoderSsd_4bits_Dec.v(25) " "Verilog HDL assignment warning at DecoderSsd_4bits_Dec.v(25): truncated value with size 32 to match size of target (4)" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718312133834 "|Arquitetura|Saida:sai1|DecoderSsd_4bits_Dec:ssdA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.data_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.data_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718312133834 "|Arquitetura|Saida:sai1|DecoderSsd_4bits_Dec:ssdA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.waddr_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.waddr_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718312133834 "|Arquitetura|Saida:sai1|DecoderSsd_4bits_Dec:ssdA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seven_seg.we_a 0 DecoderSsd_4bits_Dec.v(3) " "Net \"seven_seg.we_a\" at DecoderSsd_4bits_Dec.v(3) has no driver or initial value, using a default initial value '0'" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718312133834 "|Arquitetura|Saida:sai1|DecoderSsd_4bits_Dec:ssdA"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|seven_seg " "RAM logic \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1718312133985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdR\|seven_seg " "RAM logic \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdR\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1718312133985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdA\|seven_seg " "RAM logic \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdA\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1718312133985 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdB\|seven_seg " "RAM logic \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdB\|seven_seg\" is uninferred due to inappropriate RAM size" {  } { { "DecoderSsd_4bits_Dec.v" "seven_seg" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 3 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1718312133985 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718312133985 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/atv03.ram0_DecoderSsd_4bits_Dec_c69e66dc.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/atv03.ram0_DecoderSsd_4bits_Dec_c69e66dc.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1718312134003 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134027 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134027 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdR\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdR\|Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134027 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdR\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdR\|Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134027 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdA\|Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134027 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdA\|Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134027 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdB\|Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134027 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdB\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdB\|Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134027 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1718312134027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Div0\"" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312134055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Div0 " "Instantiated megafunction \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718312134055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718312134055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718312134055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718312134055 ""}  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718312134055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312134085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312134085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312134092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312134092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312134099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312134099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312134128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312134128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312134155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312134155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Mod0\"" {  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312134161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Mod0 " "Instantiated megafunction \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718312134161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718312134161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718312134161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1718312134161 ""}  } { { "DecoderSsd_4bits_Dec.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/DecoderSsd_4bits_Dec.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1718312134161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718312134187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312134187 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Entrada:ent1\|Ao\[0\] Divisor:div1\|Multiplexer4x:m4\|out\[0\] " "Converted the fan-out from the tri-state buffer \"Entrada:ent1\|Ao\[0\]\" to the node \"Divisor:div1\|Multiplexer4x:m4\|out\[0\]\" into an OR gate" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718312134340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Entrada:ent1\|Ao\[1\] Divisor:div1\|Multiplexer:m3\|out\[0\] " "Converted the fan-out from the tri-state buffer \"Entrada:ent1\|Ao\[1\]\" to the node \"Divisor:div1\|Multiplexer:m3\|out\[0\]\" into an OR gate" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718312134340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Entrada:ent1\|Ao\[2\] Divisor:div1\|Multiplexer:m2\|out\[0\] " "Converted the fan-out from the tri-state buffer \"Entrada:ent1\|Ao\[2\]\" to the node \"Divisor:div1\|Multiplexer:m2\|out\[0\]\" into an OR gate" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718312134340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Entrada:ent1\|Ao\[3\] Divisor:div1\|Multiplexer:m1\|out\[0\] " "Converted the fan-out from the tri-state buffer \"Entrada:ent1\|Ao\[3\]\" to the node \"Divisor:div1\|Multiplexer:m1\|out\[0\]\" into an OR gate" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718312134340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Entrada:ent1\|Bo\[0\] Divisor:div1\|Subtractor:s4\|Add0 " "Converted the fan-out from the tri-state buffer \"Entrada:ent1\|Bo\[0\]\" to the node \"Divisor:div1\|Subtractor:s4\|Add0\" into an OR gate" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718312134340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Entrada:ent1\|Bo\[1\] Divisor:div1\|Subtractor:s4\|Add0 " "Converted the fan-out from the tri-state buffer \"Entrada:ent1\|Bo\[1\]\" to the node \"Divisor:div1\|Subtractor:s4\|Add0\" into an OR gate" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718312134340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Entrada:ent1\|Bo\[2\] Divisor:div1\|Subtractor:s4\|Add0 " "Converted the fan-out from the tri-state buffer \"Entrada:ent1\|Bo\[2\]\" to the node \"Divisor:div1\|Subtractor:s4\|Add0\" into an OR gate" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718312134340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Entrada:ent1\|Bo\[3\] Divisor:div1\|Subtractor:s4\|Add0 " "Converted the fan-out from the tri-state buffer \"Entrada:ent1\|Bo\[3\]\" to the node \"Divisor:div1\|Subtractor:s4\|Add0\" into an OR gate" {  } { { "Entrada.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/Entrada.v" 1 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1718312134340 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1718312134340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718312134416 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Mod0\|lpm_divide_i9m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_24f:divider\|add_sub_3_result_int\[0\]~0 " "Logic cell \"Saida:sai1\|DecoderSsd_4bits_Dec:ssdQ\|lpm_divide:Mod0\|lpm_divide_i9m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_24f:divider\|add_sub_3_result_int\[0\]~0\"" {  } { { "db/alt_u_div_24f.tdf" "add_sub_3_result_int\[0\]~0" { Text "C:/Users/welly/Documents/GitHub/LT39A/pratica03/db/alt_u_div_24f.tdf" 42 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1718312134663 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1718312134663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/pratica03/output_files/atv03.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/pratica03/output_files/atv03.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312134684 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718312134783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718312134782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718312134810 ""} { "Info" "ICUT_CUT_TM_OPINS" "72 " "Implemented 72 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718312134810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718312134810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718312134810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718312134824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 17:55:34 2024 " "Processing ended: Thu Jun 13 17:55:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718312134824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718312134824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718312134824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718312134824 ""}
