`timescale 1ps / 1 ps
module module_0 (
    output logic id_1,
    output [id_1 : id_1] id_2[id_1 : id_1],
    output id_3,
    input logic id_4,
    output [id_3 : id_1] id_5
);
  id_6 id_7 (
      .id_2(id_3),
      .id_5(id_4)
  );
endmodule
