(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : teee.brd                                      )
(    Software Version : 16.6S034                                      )
(    Date/Time        : Tue Jul 16 17:16:48 2019                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:/Users/user/Desktop/work/my_libs/allegro'
Design Directory:            '.'
Old design name:             'teee.brd'
New design name:             'teee.brd'

CmdLine: netrev -$ -i C:/Users/user/Desktop/work/my_libs/allegro -y 1 -q netrev_constraint_report.xml C:/Users/user/Desktop/work/pcb_lib/psm/#Taaaadx04508.tmp

------ Preparing to read pst files ------

Starting to read C:/Users/user/Desktop/work/my_libs/allegro/pstchip.dat 
   Finished reading C:/Users/user/Desktop/work/my_libs/allegro/pstchip.dat (00:00:00.03)
Starting to read C:/Users/user/Desktop/work/my_libs/allegro/pstxprt.dat 
   Finished reading C:/Users/user/Desktop/work/my_libs/allegro/pstxprt.dat (00:00:00.00)
Starting to read C:/Users/user/Desktop/work/my_libs/allegro/pstxnet.dat 
   Finished reading C:/Users/user/Desktop/work/my_libs/allegro/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           c:/Users/user/Desktop/work/arduino_uno/pcb/modules 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/Users/user/Desktop/work/arduino_uno/pcb/symbols 
           C:/Users/user/Downloads/vscode_orcad/cdns/cdns/share/pcb/pcb_lib/symbols 
           C:/Users/user/Downloads/vscode_orcad/cdns/cdns/share/pcb/allegrolib/symbols 
           C:/USERS/USER/DESKTOP/WORK/PCB_LIB/PSM/ 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           c:/Users/user/Desktop/work/arduino_uno/pcb/padstacks 
           C:/Users/user/Downloads/vscode_orcad/cdns/cdns/share/pcb/pcb_lib/symbols 
           C:/Users/user/Downloads/vscode_orcad/cdns/cdns/share/pcb/allegrolib/symbols 
           C:/Users/user/Desktop/work/pcb_lib/pad/ 


------ Summary Statistics ------


netrev run on Jul 16 17:16:48 2019
   DESIGN NAME : 'ATMEGA128'
   PACKAGING ON Apr 28 2014 16:45:46

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:32
elapsed time  0:00:00

