[
	"addPortGroup",
	"aximanager",
	"breakHdlSim",
	"checkStatus",
	"clone",
	"collectData",
	"copyImageToHostSDCardPath",
	"cosimulationConfiguration",
	"dec2mvl",
	"displayCaptureCondition",
	"displayDataTypes",
	"displayTriggerCondition",
	"dpigen",
	"filProgramFPGA",
	"generateFPGADataCaptureIP",
	"generateFPGADataCaptureIP",
	"hdldaemon",
	"hdlsimmatlab",
	"hdlsimmatlabsysobj",
	"hdlsimulink",
	"hdlverifier.FILSimulation",
	"hdlverifier.FPGADataReader",
	"hdlverifier.HDLCosimulation",
	"hdlverifier.VivadoHDLCosimulation",
	"isLocked",
	"launchApp",
	"launchDataCaptureApp",
	"loadBitstream",
	"loadImageToTargetSDCardPath",
	"matlabcp",
	"matlabtb",
	"matlabtbeval",
	"mvl2dec",
	"nclaunch",
	"nomatlabtb",
	"notifyMatlabServer",
	"pingHdlSim",
	"portInterface",
	"programFPGA",
	"readmemory",
	"release",
	"release",
	"removePortGroup",
	"runWorkflow",
	"setCaptureCondition",
	"setCaptureConditionCombinationOperator",
	"setCaptureConditionComparisonOperator",
	"setDataType",
	"setNumberofTriggerStages",
	"setRunImmediateFlag",
	"setTriggerCombinationOperator",
	"setTriggerComparisonOperator",
	"setTriggerCondition",
	"setTriggerTimeOut",
	"setupAXIManagerForQuartus",
	"setupAXIManagerForVivado",
	"specifyClock",
	"specifyInput",
	"specifyOutput",
	"specifyReset",
	"specifyUnused",
	"step",
	"stop",
	"svdpiConfiguration",
	"tclHdlSim",
	"uvmbuild",
	"uvmcodegen.uvmconfig",
	"vsim",
	"vsimmatlab",
	"vsimmatlabsysobj",
	"vsimulink",
	"waitForHdlClient",
	"writememory"
]
