DBG,FUNC_0
DRM_ERROR,FUNC_1
HDMI_NUM_TX_CHANNEL,VAR_0
REG_HDMI_8996_PHY_MODE,VAR_1
REG_HDMI_8996_PHY_PD_CTL,VAR_2
REG_HDMI_8996_PHY_TX0_TX1_LANE_CTL,VAR_3
REG_HDMI_8996_PHY_TX2_TX3_LANE_CTL,VAR_4
REG_HDMI_PHY_QSERDES_COM_BG_CTRL,VAR_5
REG_HDMI_PHY_QSERDES_COM_BG_TRIM,VAR_6
REG_HDMI_PHY_QSERDES_COM_BIAS_EN_CLKBUFLR_EN,VAR_7
REG_HDMI_PHY_QSERDES_COM_CLK_ENABLE1,VAR_8
REG_HDMI_PHY_QSERDES_COM_CLK_SELECT,VAR_9
REG_HDMI_PHY_QSERDES_COM_CMN_CONFIG,VAR_10
REG_HDMI_PHY_QSERDES_COM_CORECLK_DIV,VAR_11
REG_HDMI_PHY_QSERDES_COM_CORE_CLK_EN,VAR_12
REG_HDMI_PHY_QSERDES_COM_CP_CTRL_MODE0,VAR_13
REG_HDMI_PHY_QSERDES_COM_DEC_START_MODE0,VAR_14
REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START1_MODE0,VAR_15
REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START2_MODE0,VAR_16
REG_HDMI_PHY_QSERDES_COM_DIV_FRAC_START3_MODE0,VAR_17
REG_HDMI_PHY_QSERDES_COM_HSCLK_SEL,VAR_18
REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN0_MODE0,VAR_19
REG_HDMI_PHY_QSERDES_COM_INTEGLOOP_GAIN1_MODE0,VAR_20
REG_HDMI_PHY_QSERDES_COM_LOCK_CMP1_MODE0,VAR_21
REG_HDMI_PHY_QSERDES_COM_LOCK_CMP2_MODE0,VAR_22
REG_HDMI_PHY_QSERDES_COM_LOCK_CMP3_MODE0,VAR_23
REG_HDMI_PHY_QSERDES_COM_LOCK_CMP_EN,VAR_24
REG_HDMI_PHY_QSERDES_COM_PLL_CCTRL_MODE0,VAR_25
REG_HDMI_PHY_QSERDES_COM_PLL_IVCO,VAR_26
REG_HDMI_PHY_QSERDES_COM_PLL_RCTRL_MODE0,VAR_27
REG_HDMI_PHY_QSERDES_COM_RESCODE_DIV_NUM,VAR_28
REG_HDMI_PHY_QSERDES_COM_RESETSM_CNTRL,VAR_29
REG_HDMI_PHY_QSERDES_COM_SVS_MODE_CLK_SEL,VAR_30
REG_HDMI_PHY_QSERDES_COM_SYSCLK_BUF_ENABLE,VAR_31
REG_HDMI_PHY_QSERDES_COM_SYSCLK_EN_SEL,VAR_32
REG_HDMI_PHY_QSERDES_COM_SYS_CLK_CTRL,VAR_33
REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_CTRL,VAR_34
REG_HDMI_PHY_QSERDES_COM_VCO_TUNE_MAP,VAR_35
REG_HDMI_PHY_QSERDES_TX_LX_CLKBUF_ENABLE,VAR_36
REG_HDMI_PHY_QSERDES_TX_LX_HP_PD_ENABLES,VAR_37
REG_HDMI_PHY_QSERDES_TX_LX_LANE_MODE,VAR_38
REG_HDMI_PHY_QSERDES_TX_LX_PARRATE_REC_DETECT_IDLE_EN,VAR_39
REG_HDMI_PHY_QSERDES_TX_LX_RESET_TSYNC_EN,VAR_40
REG_HDMI_PHY_QSERDES_TX_LX_RES_CODE_LANE_OFFSET,VAR_41
REG_HDMI_PHY_QSERDES_TX_LX_TRAN_DRVR_EMP_EN,VAR_42
REG_HDMI_PHY_QSERDES_TX_LX_TX_BAND,VAR_43
REG_HDMI_PHY_QSERDES_TX_LX_TX_DRV_LVL,VAR_44
REG_HDMI_PHY_QSERDES_TX_LX_TX_DRV_LVL_OFFSET,VAR_45
REG_HDMI_PHY_QSERDES_TX_LX_TX_EMP_POST1_LVL,VAR_46
REG_HDMI_PHY_QSERDES_TX_LX_VMODE_CTRL1,VAR_47
REG_HDMI_PHY_QSERDES_TX_LX_VMODE_CTRL2,VAR_48
hdmi_phy_write,FUNC_2
hdmi_pll_write,FUNC_3
hdmi_tx_chan_write,FUNC_4
hw_clk_to_pll,FUNC_5
memset,FUNC_6
pll_calculate,FUNC_7
pll_get_phy,FUNC_8
udelay,FUNC_9
wmb,FUNC_10
hdmi_8996_pll_set_clk_rate,FUNC_11
hw,VAR_49
rate,VAR_50
parent_rate,VAR_51
pll,VAR_52
phy,VAR_53
cfg,VAR_54
i,VAR_55
ret,VAR_56
