Return-Path: <linux-serial-owner@vger.kernel.org>
X-Original-To: lists+linux-serial@lfdr.de
Delivered-To: lists+linux-serial@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id 831E76FADA0
	for <lists+linux-serial@lfdr.de>; Mon,  8 May 2023 13:36:21 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S236065AbjEHLgT (ORCPT <rfc822;lists+linux-serial@lfdr.de>);
        Mon, 8 May 2023 07:36:19 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57534 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S236066AbjEHLgC (ORCPT
        <rfc822;linux-serial@vger.kernel.org>);
        Mon, 8 May 2023 07:36:02 -0400
Received: from m12.mail.163.com (m12.mail.163.com [220.181.12.217])
        by lindbergh.monkeyblade.net (Postfix) with ESMTP id ECB8F3DCAB
        for <linux-serial@vger.kernel.org>; Mon,  8 May 2023 04:35:41 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=163.com;
        s=s110527; h=Message-ID:Date:MIME-Version:Subject:From:
        Content-Type; bh=aaNrtsmkC8kzQ1X1kM/3zh6pHk6pAOhXE7wbTs3IdsE=;
        b=mG5/FpNfQHS7B9vFR0xMyzQbN3E2kzHaF6NXaKdOS/68kirfJS01ZvIXBb6HPz
        eupE8X66F8ObznVHwu+2qouhfXSamQ4ULfTCE+k8PHzPFtf5geQPy5OVCqrjXoJq
        u9XdMtwhG/li3bO0f7/EbGNsSXbUnhoHLK/kfWYjMGJYA=
Received: from [172.21.25.67] (unknown [218.201.129.19])
        by zwqz-smtp-mta-g4-3 (Coremail) with SMTP id _____wBXvlIg3lhkTQQ5BQ--.965S2;
        Mon, 08 May 2023 19:33:54 +0800 (CST)
Message-ID: <c66120b5-370a-778c-048d-a10ba04fe057@163.com>
Date:   Mon, 8 May 2023 19:33:53 +0800
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101
 Thunderbird/102.10.0
Subject: Re: serial8250: can not change baudrate while the controller is busy
To:     =?UTF-8?Q?Ilpo_J=c3=a4rvinen?= <ilpo.jarvinen@linux.intel.com>
Cc:     linux-serial <linux-serial@vger.kernel.org>,
        Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
        Jiri Slaby <jirislaby@kernel.org>,
        Andy Shevchenko <andriy.shevchenko@linux.intel.com>
References: <289bb78a-7509-1c5c-2923-a04ed3b6487d@163.com>
 <ab524eb-da1d-bf74-6d73-2defb7f7118@linux.intel.com>
 <d8693191-be31-b471-7ddc-b491daa48650@163.com>
 <20e0285b-47c8-2695-1be9-e5da981eef7c@linux.intel.com>
Content-Language: en-US
From:   qianfan <qianfanguijin@163.com>
In-Reply-To: <20e0285b-47c8-2695-1be9-e5da981eef7c@linux.intel.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-CM-TRANSID: _____wBXvlIg3lhkTQQ5BQ--.965S2
X-Coremail-Antispam: 1Uf129KBjvJXoWxuFWfAr48Cr17uFyUWF4rXwb_yoW3ur47pF
        W5Ka9xKF4qqr47K3ZFvFs5tFWFqws3Xr9F9rnxJFyUtFn0yr9agF4fKrWYka4kCr93Kr1j
        vF4Yyr9ruF4qvFJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU5nxnvy2
        9KBjDUYxBIdaVFxhVjvjDU0xZFpf9x07UC385UUUUU=
X-Originating-IP: [218.201.129.19]
X-CM-SenderInfo: htld0w5dqj3xxmlqqiywtou0bp/xtbBzgZp7WI0ZHMytgAAsJ
X-Spam-Status: No, score=-3.9 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,NICE_REPLY_A,
        RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE
        autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-serial.vger.kernel.org>
X-Mailing-List: linux-serial@vger.kernel.org



在 2023/5/8 18:17, Ilpo Järvinen 写道:
> On Fri, 5 May 2023, qianfan wrote:
>> 在 2023/4/14 20:10, Ilpo Järvinen 写道:
>>> On Fri, 14 Apr 2023, qianfan wrote:
>>>> My custom board is based on allwinner R40, the uart is compatibled with
>>>> serial8250. Based on it's datasheet:
>>>>
>>>>> When TX transmit data, or RX receives data, or TX FIFO is not empty,
>>>>> then
>>>> the
>>>>> BUSY flag bit can be set to 1 by hardware, which indicates the UART
>>>>> controller is busy.
>>>> We cannot write LCR and DLL to update UART params such as baudrate and
>>>> partity
>>>> while the UART is busy, however `serial8250_do_set_termios` is a void
>>>> function,
>>>> the upper level always assume the uart params is updated.
>>>>
>>>> The upper level `uart_set_termios` do noting if ktermios params is not
>>>> changed,
>>>> it will not update when the user space program running tcsetattr set a
>>>> same
>>>> baudrate again.
>>>>
>>>> So we can not fix the baudrate when
>>>> `serial8250_do_set_termios`
>>>> failed.
>>>>
>>>> Allwinner R40's datasheet provided a way for this case.
>>>>
>>>>> CHCFG_AT_BUSY(configure at busy): Enable the bit, software can also set
>>>>> UART
>>>>> controller when UART is busy, such as the LCR, DLH, DLL register.
>>>>> CHANGE_UPDATE(change update): If CHCFG_AT_BUSY is enabled, and
>>>>> CHANGE_UPDATE
>>>>> is written to 1, the configuration of UART controller can be updated.
>>>>> After completed update, the bit is cleared to 0 automatically.
>>>> I can't know this feature is expanded by allwinner, or it is a common
>>>> functiton
>>>> of serial8250. Perhaps the serial8250 driver need this.
>>> tcsetattr() can be given a flag which enforces TX empty condition before
>>> core calls into the lower layer HW set_termios function. Would that be
>>> enough to solve the case you're interested in?
>>>
>>> Obviously, nothing can prevent Rx from occuring as it's not under local
>>> UART's control (e.g. a busy flag check would still be racy). But does
>>> writing those registers actually break something or just corrupts the
>>> character under Tx/Rx (which can be handled by flushing)?
>> Hi:
>>
>> I speed long times to create a common solution for this problem.
>>
>> (I had create two commit, the first one add some sysfs debug interface
>> and the second one try solve this problem. So the next following patch
>> has only patch-2. Let's we discuess this solution and I will send all
>> patches if it is good.)
> Thanks a lot, it's much easier to discuss now with something concrete at
> hand.
>
>> Allwinner introduce some bits in HALT_TX register which can change
>> baudrate while the serial is busy. But that is not a common feature
>> of dw-uart. Rockchip's uart is also based on dw-uart and they doesn't
>> has such feature.
>>
>> The loopback is a common feature of 16450/16550 serial, so we can set
>> loopback mode to cut down the external serial line to force the serial
>> to idle.
>>
>> Next is the second patch:
>>
>>  From 171e981c3695e3efcc76a2c4f0d0937d366d6e2a Mon Sep 17 00:00:00 2001
>> From: qianfan Zhao <qianfanguijin@163.com>
>> Date: Fri, 5 May 2023 08:46:50 +0800
>> Subject: [PATCH] drivers: serial: 8250_dw: Make uart idle before set baudrate
>>
>> Some registers which control the baudrate such as DLL, DLM can not
>> write while the uart is busy. So set the controller to loopback mode
>> and clear fifos to force idle before change baudrate.
>>
>> Signed-off-by: qianfan Zhao <qianfanguijin@163.com>
>> ---
>>   drivers/tty/serial/8250/8250_dw.c | 57 ++++++++++++++++++++++++++++++-
>>   1 file changed, 56 insertions(+), 1 deletion(-)
>>
>> diff --git a/drivers/tty/serial/8250/8250_dw.c
>> b/drivers/tty/serial/8250/8250_dw.c
>> index 3dca344ca19c..4eaa4d05a43e 100644
>> --- a/drivers/tty/serial/8250/8250_dw.c
>> +++ b/drivers/tty/serial/8250/8250_dw.c
>> @@ -35,6 +35,7 @@
>>   #define DW_UART_USR    0x1f /* UART Status Register */
>>
>>   /* DesignWare specific register fields */
>> +#define DW_UART_USR_BUSY        BIT(0)
>>   #define DW_UART_MCR_SIRE        BIT(6)
>>
>>   struct dw8250_data {
>> @@ -43,6 +44,8 @@ struct dw8250_data {
>>       u8            usr_reg;
>>       int            msr_mask_on;
>>       int            msr_mask_off;
>> +    u8            dll;
>> +    u8            dlm;
> In general, there's something wrong with the formatting of your patch,
> something corrupted tabs. You should fix that before doing any official
> submission.
OK, I will check it on the next patches.
>
>>       struct clk        *clk;
>>       struct clk        *pclk;
>>       struct notifier_block    clk_notifier;
>> @@ -52,7 +55,9 @@ struct dw8250_data {
>>       unsigned int        skip_autocfg:1;
>>       unsigned int        uart_16550_compatible:1;
>>
>> +    unsigned int        last_loopback_waiting_time;
>>       unsigned long        iir_busy_count;
>> +    unsigned long        lcr_busy_count;
>>   };
>>
>>   static inline struct dw8250_data *to_dw8250_data(struct dw8250_port_data
>> *data)
>> @@ -93,6 +98,7 @@ static void dw8250_force_idle(struct uart_port *p)
>>
>>   static void dw8250_check_lcr(struct uart_port *p, int value)
>>   {
>> +    struct dw8250_data *d = to_dw8250_data(p->private_data);
>>       void __iomem *offset = p->membase + (UART_LCR << p->regshift);
>>       int tries = 1000;
>>
>> @@ -121,6 +127,7 @@ static void dw8250_check_lcr(struct uart_port *p, int
>> value)
>>        * FIXME: this deadlocks if port->lock is already held
>>        * dev_err(p->dev, "Couldn't set LCR to %d\n", value);
>>        */
>> +    d->lcr_busy_count++;
>>   }
>>
>>   /* Returns once the transmitter is empty or we run out of retries */
>> @@ -360,6 +367,46 @@ static void dw8250_set_termios(struct uart_port *p,
>> struct ktermios *termios,
>>       serial8250_do_set_termios(p, termios, old);
>>   }
>>
>> +static void dw8250_set_divisor(struct uart_port *p, unsigned int baud,
>> +                   unsigned int quot, unsigned int quot_frac)
>> +{
>> +    struct uart_8250_port *up = up_to_u8250p(p);
>> +    struct dw8250_data *d = to_dw8250_data(p->private_data);
>> +    unsigned int usr;
>> +    int retries;
>> +
>> +    /*
>> +     * LCR, DLL, DLM registers can not write while the uart is busy,
> According to DW databook, this is not entirely true. The databook
> explicitly states that if BUSY is not configured
> (UART_16550_COMPATIBLE=YES), those are always writable. And I know for
> sure that there are devices on the field do not come with BUSY.
> Thus, it looks something that should be decided based on BUSY
> availability.
>
> I had one time a patch which generalized uart_16550_compatible to
> struct dw8250_port_data but in the end I didn't need it.
Or we should registerdw8250_set_divisor callback only when 
!d->uart_16550_compatible
in probe function, that is a easy way to handle this.
>> +     * set uart to loopback mode, clear fifos to force idle.
>> +     * The loopback mode doesn't take effect immediately, it will waiting
>> +     * current byte received done, the lower baudrate the longer waiting
>> +     * time.
>> +     */
>> +    p->serial_out(p, UART_MCR, up->mcr | UART_MCR_LOOP);
>> +    for (retries = 0; retries < 10000; retries++) {
>> +        dw8250_force_idle(p);
>> +
>> +        usr = p->serial_in(p, d->usr_reg);
>> +        if (!(usr & DW_UART_USR_BUSY))
>> +            break;
>> +        udelay(1);
>> +    }
> This loop is overkill, ndelay(p->frame_time) is all you need to wait for
> the maximum time a single frame needs.
Sorry but I can not find the p->frame_time variable.
And the total waiting time is not a const value so we need polling.
>
>> +    d->last_loopback_waiting_time = retries;
>> +
>> +    p->serial_out(p, UART_LCR, up->lcr | UART_LCR_DLAB);
>> +    if (p->serial_in(p, UART_LCR) & UART_LCR_DLAB) {
> Can this still fail? Why?
If the waiting time is enough this should not fail.

But under my test before this patch, set UART_LCR register maybe failed 
due to busy,
if we write DLM without check DLAB bit, that will write data to UART_IER 
register,
different baudrate will write different value, that will cause some 
interrupt disabled
and cause strange problem.
>
>> +        d->dll = quot & 0xff;
>> +        d->dlm = (quot >> 8) & 0xff;
>> +
>> +        p->serial_out(p, UART_DLL, d->dll);
>> +        p->serial_out(p, UART_DLM, d->dlm);
> serial_dl_write()
OK
>
>> +        p->serial_out(p, UART_LCR, up->lcr);
>> +    }
>> +
>> +    p->serial_out(p, UART_MCR, up->mcr);
>> +}
>> +

