Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/ROM_Tx_TB_isim_beh.exe -prj C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/ROM_Tx_TB_beh.prj work.ROM_Tx_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/../../../Aula 5/TX_RX/counter_pulse.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/../../../Aula 5/TX_RX/counter_limit.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/../../../Aula 5/TX_RX/tx_counters.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/../../../Aula 5/TX_RX/ShiftRegister.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/../../../Aula 5/TX_RX/tx_rs232.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/../../../Aula 5/TX_RX/biestavel.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/../../../Aula 5/memoria/src/generic_ROM_clk.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/ROM_Tx.vhd" into library work
Parsing VHDL file "C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/ROM_Tx_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity generic_ROM_clk [\generic_ROM_clk(8,3)\]
Compiling architecture behavioral of entity counter_limit [counter_limit_default]
Compiling architecture behavioral of entity counter_pulse [\counter_pulse(4)\]
Compiling architecture behavioral of entity tx_counters [tx_counters_default]
Compiling architecture behavioral of entity ShiftRegister [\ShiftRegister(11)\]
Compiling architecture behavioral of entity tx_rs232 [\tx_rs232(8)\]
Compiling architecture behavioral of entity biestavel [biestavel_default]
Compiling architecture behavioral of entity ROM_Tx [\ROM_Tx(8,3)\]
Compiling architecture behavior of entity rom_tx_tb
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable C:/Users/Opto2/Dropbox/Curso de Extensao VHDL/Aulas/Aula 6/tarefa/ROM_Tx/ROM_Tx_TB_isim_beh.exe
Fuse Memory Usage: 34064 KB
Fuse CPU Usage: 734 ms
