{
  "module_name": "mt8188-mmsys.h",
  "hash_id": "f5a0fa6d9f44f39bde8522aad1e1e7d1c692312f6988f1394cbc4b89f74bd967",
  "original_prompt": "Ingested from linux-6.6.14/drivers/soc/mediatek/mt8188-mmsys.h",
  "human_readable_source": " \n\n#ifndef __SOC_MEDIATEK_MT8188_MMSYS_H\n#define __SOC_MEDIATEK_MT8188_MMSYS_H\n\n#define MT8188_VDO0_OVL_MOUT_EN\t\t\t\t0xf14\n#define MT8188_MOUT_DISP_OVL0_TO_DISP_RDMA0\t\tBIT(0)\n#define MT8188_MOUT_DISP_OVL0_TO_DISP_WDMA0\t\tBIT(1)\n#define MT8188_MOUT_DISP_OVL0_TO_DISP_OVL1\t\tBIT(2)\n#define MT8188_MOUT_DISP_OVL1_TO_DISP_RDMA1\t\tBIT(4)\n#define MT8188_MOUT_DISP_OVL1_TO_DISP_WDMA1\t\tBIT(5)\n#define MT8188_MOUT_DISP_OVL1_TO_DISP_OVL0\t\tBIT(6)\n\n#define MT8188_VDO0_SEL_IN\t\t\t\t0xf34\n#define MT8188_VDO0_SEL_OUT\t\t\t\t0xf38\n\n#define MT8188_VDO0_DISP_RDMA_SEL\t\t\t0xf40\n#define MT8188_SOUT_DISP_RDMA0_TO_MASK\t\t\tGENMASK(2, 0)\n#define MT8188_SOUT_DISP_RDMA0_TO_DISP_COLOR0\t\t(0 << 0)\n#define MT8188_SOUT_DISP_RDMA0_TO_DISP_DSI0\t\t(1 << 0)\n#define MT8188_SOUT_DISP_RDMA0_TO_DISP_DP_INTF0\t\t(5 << 0)\n#define MT8188_SEL_IN_DISP_RDMA0_FROM_MASK\t\tGENMASK(8, 8)\n#define MT8188_SEL_IN_DISP_RDMA0_FROM_DISP_OVL0\t\t(0 << 8)\n#define MT8188_SEL_IN_DISP_RDMA0_FROM_DISP_RSZ0\t\t(1 << 8)\n\n\n#define MT8188_VDO0_DSI0_SEL_IN\t\t\t\t0xf44\n#define MT8188_SEL_IN_DSI0_FROM_MASK\t\t\tBIT(0)\n#define MT8188_SEL_IN_DSI0_FROM_DSC_WRAP0_OUT\t\t(0 << 0)\n#define MT8188_SEL_IN_DSI0_FROM_DISP_DITHER0\t\t(1 << 0)\n\n#define MT8188_VDO0_DP_INTF0_SEL_IN\t\t\t0xf4C\n#define MT8188_SEL_IN_DP_INTF0_FROM_MASK\t\tGENMASK(2, 0)\n#define MT8188_SEL_IN_DP_INTF0_FROM_DSC_WRAP0C1_OUT\t(0 << 0)\n#define MT8188_SEL_IN_DP_INTF0_FROM_VPP_MERGE\t\t(1 << 0)\n#define MT8188_SEL_IN_DP_INTF0_FROM_DISP_DITHER0\t(3 << 0)\n\n#define MT8188_VDO0_DISP_DITHER0_SEL_OUT\t\t0xf58\n#define MT8188_SOUT_DISP_DITHER0_TO_MASK\t\tGENMASK(2, 0)\n#define MT8188_SOUT_DISP_DITHER0_TO_DSC_WRAP0_IN\t(0 << 0)\n#define MT8188_SOUT_DISP_DITHER0_TO_DSI0\t\t(1 << 0)\n#define MT8188_SOUT_DISP_DITHER0_TO_VPP_MERGE0\t\t(6 << 0)\n#define MT8188_SOUT_DISP_DITHER0_TO_DP_INTF0\t\t(7 << 0)\n\n#define MT8188_VDO0_VPP_MERGE_SEL\t\t\t0xf60\n#define MT8188_SEL_IN_VPP_MERGE_FROM_MASK\t\tGENMASK(1, 0)\n#define MT8188_SEL_IN_VPP_MERGE_FROM_DSC_WRAP0_OUT\t(0 << 0)\n#define MT8188_SEL_IN_VPP_MERGE_FROM_DITHER0_OUT\t(3 << 0)\n\n#define MT8188_SOUT_VPP_MERGE_TO_MASK\t\t\tGENMASK(6, 4)\n#define MT8188_SOUT_VPP_MERGE_TO_DSI1\t\t\t(0 << 4)\n#define MT8188_SOUT_VPP_MERGE_TO_DP_INTF0\t\t(1 << 4)\n#define MT8188_SOUT_VPP_MERGE_TO_SINA_VIRTUAL0\t\t(2 << 4)\n#define MT8188_SOUT_VPP_MERGE_TO_DISP_WDMA1\t\t(3 << 4)\n#define MT8188_SOUT_VPP_MERGE_TO_DSC_WRAP0_IN\t\t(4 << 4)\n#define MT8188_SOUT_VPP_MERGE_TO_DISP_WDMA0\t\t(5 << 4)\n#define MT8188_SOUT_VPP_MERGE_TO_DSC_WRAP1_IN_MASK\tGENMASK(11, 11)\n#define MT8188_SOUT_VPP_MERGE_TO_DSC_WRAP1_IN\t\t(0 << 11)\n\n#define MT8188_VDO0_DSC_WARP_SEL\t\t\t0xf64\n#define MT8188_SEL_IN_DSC_WRAP0C0_IN_FROM_MASK\t\tGENMASK(0, 0)\n#define MT8188_SEL_IN_DSC_WRAP0C0_IN_FROM_DISP_DITHER0\t(0 << 0)\n#define MT8188_SEL_IN_DSC_WRAP0C0_IN_FROM_VPP_MERGE\t(1 << 0)\n#define MT8188_SOUT_DSC_WRAP0_OUT_TO_MASK\t\tGENMASK(19, 16)\n#define MT8188_SOUT_DSC_WRAP0_OUT_TO_DSI0\t\tBIT(16)\n#define MT8188_SOUT_DSC_WRAP0_OUT_TO_SINB_VIRTUAL0\tBIT(17)\n#define MT8188_SOUT_DSC_WRAP0_OUT_TO_VPP_MERGE\t\tBIT(18)\n#define MT8188_SOUT_DSC_WRAP0_OUT_TO_DISP_WDMA0\t\tBIT(19)\n\nstatic const struct mtk_mmsys_routes mmsys_mt8188_routing_table[] = {\n\t{\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,\n\t\tMT8188_VDO0_OVL_MOUT_EN, MT8188_MOUT_DISP_OVL0_TO_DISP_RDMA0,\n\t\tMT8188_MOUT_DISP_OVL0_TO_DISP_RDMA0\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_WDMA0,\n\t\tMT8188_VDO0_OVL_MOUT_EN, MT8188_MOUT_DISP_OVL0_TO_DISP_WDMA0,\n\t\tMT8188_MOUT_DISP_OVL0_TO_DISP_WDMA0\n\t}, {\n\t\tDDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,\n\t\tMT8188_VDO0_DISP_RDMA_SEL, MT8188_SEL_IN_DISP_RDMA0_FROM_MASK,\n\t\tMT8188_SEL_IN_DISP_RDMA0_FROM_DISP_OVL0\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,\n\t\tMT8188_VDO0_DSI0_SEL_IN, MT8188_SEL_IN_DSI0_FROM_MASK,\n\t\tMT8188_SEL_IN_DSI0_FROM_DISP_DITHER0\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_MERGE0,\n\t\tMT8188_VDO0_VPP_MERGE_SEL, MT8188_SEL_IN_VPP_MERGE_FROM_MASK,\n\t\tMT8188_SEL_IN_VPP_MERGE_FROM_DITHER0_OUT\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSC0,\n\t\tMT8188_VDO0_DSC_WARP_SEL,\n\t\tMT8188_SEL_IN_DSC_WRAP0C0_IN_FROM_MASK,\n\t\tMT8188_SEL_IN_DSC_WRAP0C0_IN_FROM_DISP_DITHER0\n\t}, {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DP_INTF0,\n\t\tMT8188_VDO0_DP_INTF0_SEL_IN, MT8188_SEL_IN_DP_INTF0_FROM_MASK,\n\t\tMT8188_SEL_IN_DP_INTF0_FROM_DISP_DITHER0\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_MERGE0,\n\t\tMT8188_VDO0_VPP_MERGE_SEL, MT8188_SEL_IN_VPP_MERGE_FROM_MASK,\n\t\tMT8188_SEL_IN_VPP_MERGE_FROM_DSC_WRAP0_OUT\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,\n\t\tMT8188_VDO0_DSI0_SEL_IN, MT8188_SEL_IN_DSI0_FROM_MASK,\n\t\tMT8188_SEL_IN_DSI0_FROM_DSC_WRAP0_OUT\n\t}, {\n\t\tDDP_COMPONENT_RDMA0, DDP_COMPONENT_COLOR0,\n\t\tMT8188_VDO0_DISP_RDMA_SEL, MT8188_SOUT_DISP_RDMA0_TO_MASK,\n\t\tMT8188_SOUT_DISP_RDMA0_TO_DISP_COLOR0\n\t},  {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DSI0,\n\t\tMT8188_VDO0_DISP_DITHER0_SEL_OUT,\n\t\tMT8188_SOUT_DISP_DITHER0_TO_MASK,\n\t\tMT8188_SOUT_DISP_DITHER0_TO_DSI0\n\t},  {\n\t\tDDP_COMPONENT_DITHER0, DDP_COMPONENT_DP_INTF0,\n\t\tMT8188_VDO0_DISP_DITHER0_SEL_OUT,\n\t\tMT8188_SOUT_DISP_DITHER0_TO_MASK,\n\t\tMT8188_SOUT_DISP_DITHER0_TO_DP_INTF0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DP_INTF0,\n\t\tMT8188_VDO0_VPP_MERGE_SEL, MT8188_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8188_SOUT_VPP_MERGE_TO_DP_INTF0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DPI0,\n\t\tMT8188_VDO0_VPP_MERGE_SEL, MT8188_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8188_SOUT_VPP_MERGE_TO_SINA_VIRTUAL0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_WDMA0,\n\t\tMT8188_VDO0_VPP_MERGE_SEL, MT8188_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8188_SOUT_VPP_MERGE_TO_DISP_WDMA0\n\t}, {\n\t\tDDP_COMPONENT_MERGE0, DDP_COMPONENT_DSC0,\n\t\tMT8188_VDO0_VPP_MERGE_SEL, MT8188_SOUT_VPP_MERGE_TO_MASK,\n\t\tMT8188_SOUT_VPP_MERGE_TO_DSC_WRAP0_IN\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,\n\t\tMT8188_VDO0_DSC_WARP_SEL, MT8188_SOUT_DSC_WRAP0_OUT_TO_MASK,\n\t\tMT8188_SOUT_DSC_WRAP0_OUT_TO_DSI0\n\t}, {\n\t\tDDP_COMPONENT_DSC0, DDP_COMPONENT_MERGE0,\n\t\tMT8188_VDO0_DSC_WARP_SEL, MT8188_SOUT_DSC_WRAP0_OUT_TO_MASK,\n\t\tMT8188_SOUT_DSC_WRAP0_OUT_TO_VPP_MERGE\n\t},\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}