<stg><name>equalizer_Pipeline_Shift_Accumulate_Loop</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %accumulate = alloca i32 1

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 98, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %accumulate

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc47:1 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc47:4 %icmp_ln70 = icmp_eq  i7 %i_2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc47:6 %br_ln70 = br i1 %icmp_ln70, void %for.inc47.split, void %for.end49.exitStub

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc47.split:3 %add_ln70 = add i7 %i_2, i7 127

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
for.inc47.split:4 %zext_ln72 = zext i7 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47.split:5 %signal_shift_reg_addr = getelementptr i16 %signal_shift_reg, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="signal_shift_reg_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="7">
<![CDATA[
for.inc47.split:6 %signal_shift_reg_load = load i7 %signal_shift_reg_addr

]]></Node>
<StgValue><ssdm name="signal_shift_reg_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc47.split:10 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %i_2, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="8">
<![CDATA[
for.inc47.split:11 %zext_ln73 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc47.split:12 %add_ln73 = add i64 %zext_ln73, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc47.split:13 %trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln73, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="63">
<![CDATA[
for.inc47.split:14 %sext_ln73_2 = sext i63 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc47.split:15 %gmem_addr = getelementptr i16 %gmem, i64 %sext_ln73_2

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc47.split:21 %store_ln70 = store i7 %add_ln70, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="7">
<![CDATA[
for.inc47.split:0 %zext_ln70 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="7">
<![CDATA[
for.inc47.split:6 %signal_shift_reg_load = load i7 %signal_shift_reg_addr

]]></Node>
<StgValue><ssdm name="signal_shift_reg_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc47.split:7 %signal_shift_reg_addr_1 = getelementptr i16 %signal_shift_reg, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="signal_shift_reg_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc47.split:8 %store_ln72 = store i16 %signal_shift_reg_load, i7 %signal_shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc47.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="42" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc47.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="43" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc47.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc47.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="45" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc47.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="46" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc47.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="47" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc47.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="48" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc47.split:17 %gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="49" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="16">
<![CDATA[
for.inc47.split:9 %sext_ln73 = sext i16 %signal_shift_reg_load

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="50" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="16">
<![CDATA[
for.inc47.split:18 %sext_ln73_1 = sext i16 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="51" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc47.split:19 %mul_ln73 = mul i32 %sext_ln73_1, i32 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="52" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc47.split:19 %mul_ln73 = mul i32 %sext_ln73_1, i32 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc47:0 %accumulate_1 = load i32 %accumulate

]]></Node>
<StgValue><ssdm name="accumulate_1"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="32">
<![CDATA[
for.inc47:2 %empty = trunc i32 %accumulate_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc47:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc47:5 %empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 98, i64 98, i64 98

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc47.split:19 %mul_ln73 = mul i32 %sext_ln73_1, i32 %sext_ln73

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="58" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc47.split:20 %accumulate_2 = add i32 %mul_ln73, i32 %accumulate_1

]]></Node>
<StgValue><ssdm name="accumulate_2"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.end49.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %accumulate_out, i16 %empty

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.end49.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="59" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc47.split:1 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="60" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc47.split:2 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="61" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc47.split:20 %accumulate_2 = add i32 %mul_ln73, i32 %accumulate_1

]]></Node>
<StgValue><ssdm name="accumulate_2"/></StgValue>
</operation>

<operation id="62" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc47.split:22 %store_ln70 = store i32 %accumulate_2, i32 %accumulate

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="63" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc47.split:23 %br_ln70 = br void %for.inc47

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="108" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="109" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="110" name="accumulate_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="accumulate_out"/></StgValue>
</port>
<port id="111" name="signal_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="113" from="StgValue_112" to="accumulate" fromId="112" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_112" to="i" fromId="112" toId="17">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="115" toId="18">
</dataflow>
<dataflow id="117" from="gmem" to="specinterface_ln0" fromId="108" toId="18">
</dataflow>
<dataflow id="119" from="empty" to="specinterface_ln0" fromId="118" toId="18">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="123" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="127" from="StgValue_126" to="specinterface_ln0" fromId="126" toId="18">
</dataflow>
<dataflow id="129" from="empty_1" to="specinterface_ln0" fromId="128" toId="18">
</dataflow>
<dataflow id="131" from="empty_2" to="specinterface_ln0" fromId="130" toId="18">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="123" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="18">
</dataflow>
<dataflow id="136" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="18">
</dataflow>
<dataflow id="137" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="18">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="123" toId="18">
</dataflow>
<dataflow id="139" from="empty_0" to="specinterface_ln0" fromId="123" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specinterface_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="18">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="143" toId="19">
</dataflow>
<dataflow id="145" from="coefs" to="coefs_read" fromId="109" toId="19">
</dataflow>
<dataflow id="147" from="StgValue_146" to="store_ln0" fromId="146" toId="20">
</dataflow>
<dataflow id="148" from="i" to="store_ln0" fromId="17" toId="20">
</dataflow>
<dataflow id="149" from="StgValue_120" to="store_ln0" fromId="120" toId="21">
</dataflow>
<dataflow id="150" from="accumulate" to="store_ln0" fromId="16" toId="21">
</dataflow>
<dataflow id="151" from="i" to="i_2" fromId="17" toId="23">
</dataflow>
<dataflow id="152" from="i_2" to="icmp_ln70" fromId="23" toId="24">
</dataflow>
<dataflow id="154" from="StgValue_153" to="icmp_ln70" fromId="153" toId="24">
</dataflow>
<dataflow id="155" from="icmp_ln70" to="br_ln70" fromId="24" toId="25">
</dataflow>
<dataflow id="156" from="i_2" to="add_ln70" fromId="23" toId="26">
</dataflow>
<dataflow id="158" from="StgValue_157" to="add_ln70" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="add_ln70" to="zext_ln72" fromId="26" toId="27">
</dataflow>
<dataflow id="160" from="signal_shift_reg" to="signal_shift_reg_addr" fromId="111" toId="28">
</dataflow>
<dataflow id="162" from="StgValue_161" to="signal_shift_reg_addr" fromId="161" toId="28">
</dataflow>
<dataflow id="163" from="zext_ln72" to="signal_shift_reg_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="164" from="signal_shift_reg_addr" to="signal_shift_reg_load" fromId="28" toId="29">
</dataflow>
<dataflow id="166" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="shl_ln" fromId="165" toId="30">
</dataflow>
<dataflow id="167" from="i_2" to="shl_ln" fromId="23" toId="30">
</dataflow>
<dataflow id="169" from="StgValue_168" to="shl_ln" fromId="168" toId="30">
</dataflow>
<dataflow id="170" from="shl_ln" to="zext_ln73" fromId="30" toId="31">
</dataflow>
<dataflow id="171" from="zext_ln73" to="add_ln73" fromId="31" toId="32">
</dataflow>
<dataflow id="172" from="coefs_read" to="add_ln73" fromId="19" toId="32">
</dataflow>
<dataflow id="174" from="_ssdm_op_PartSelect.i63.i64.i32.i32" to="trunc_ln2" fromId="173" toId="33">
</dataflow>
<dataflow id="175" from="add_ln73" to="trunc_ln2" fromId="32" toId="33">
</dataflow>
<dataflow id="176" from="StgValue_112" to="trunc_ln2" fromId="112" toId="33">
</dataflow>
<dataflow id="178" from="StgValue_177" to="trunc_ln2" fromId="177" toId="33">
</dataflow>
<dataflow id="179" from="trunc_ln2" to="sext_ln73_2" fromId="33" toId="34">
</dataflow>
<dataflow id="180" from="gmem" to="gmem_addr" fromId="108" toId="35">
</dataflow>
<dataflow id="181" from="sext_ln73_2" to="gmem_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="182" from="add_ln70" to="store_ln70" fromId="26" toId="36">
</dataflow>
<dataflow id="183" from="i" to="store_ln70" fromId="17" toId="36">
</dataflow>
<dataflow id="184" from="i_2" to="zext_ln70" fromId="23" toId="37">
</dataflow>
<dataflow id="185" from="signal_shift_reg_addr" to="signal_shift_reg_load" fromId="28" toId="38">
</dataflow>
<dataflow id="186" from="signal_shift_reg" to="signal_shift_reg_addr_1" fromId="111" toId="39">
</dataflow>
<dataflow id="187" from="StgValue_161" to="signal_shift_reg_addr_1" fromId="161" toId="39">
</dataflow>
<dataflow id="188" from="zext_ln70" to="signal_shift_reg_addr_1" fromId="37" toId="39">
</dataflow>
<dataflow id="189" from="signal_shift_reg_load" to="store_ln72" fromId="38" toId="40">
</dataflow>
<dataflow id="190" from="signal_shift_reg_addr_1" to="store_ln72" fromId="39" toId="40">
</dataflow>
<dataflow id="192" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="191" toId="41">
</dataflow>
<dataflow id="193" from="gmem_addr" to="gmem_load_req" fromId="35" toId="41">
</dataflow>
<dataflow id="194" from="StgValue_112" to="gmem_load_req" fromId="112" toId="41">
</dataflow>
<dataflow id="195" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="191" toId="42">
</dataflow>
<dataflow id="196" from="gmem_addr" to="gmem_load_req" fromId="35" toId="42">
</dataflow>
<dataflow id="197" from="StgValue_112" to="gmem_load_req" fromId="112" toId="42">
</dataflow>
<dataflow id="198" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="191" toId="43">
</dataflow>
<dataflow id="199" from="gmem_addr" to="gmem_load_req" fromId="35" toId="43">
</dataflow>
<dataflow id="200" from="StgValue_112" to="gmem_load_req" fromId="112" toId="43">
</dataflow>
<dataflow id="201" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="191" toId="44">
</dataflow>
<dataflow id="202" from="gmem_addr" to="gmem_load_req" fromId="35" toId="44">
</dataflow>
<dataflow id="203" from="StgValue_112" to="gmem_load_req" fromId="112" toId="44">
</dataflow>
<dataflow id="204" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="191" toId="45">
</dataflow>
<dataflow id="205" from="gmem_addr" to="gmem_load_req" fromId="35" toId="45">
</dataflow>
<dataflow id="206" from="StgValue_112" to="gmem_load_req" fromId="112" toId="45">
</dataflow>
<dataflow id="207" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="191" toId="46">
</dataflow>
<dataflow id="208" from="gmem_addr" to="gmem_load_req" fromId="35" toId="46">
</dataflow>
<dataflow id="209" from="StgValue_112" to="gmem_load_req" fromId="112" toId="46">
</dataflow>
<dataflow id="210" from="_ssdm_op_ReadReq.m_axi.i16P1A" to="gmem_load_req" fromId="191" toId="47">
</dataflow>
<dataflow id="211" from="gmem_addr" to="gmem_load_req" fromId="35" toId="47">
</dataflow>
<dataflow id="212" from="StgValue_112" to="gmem_load_req" fromId="112" toId="47">
</dataflow>
<dataflow id="214" from="_ssdm_op_Read.m_axi.i16P1A" to="gmem_addr_read" fromId="213" toId="48">
</dataflow>
<dataflow id="215" from="gmem_addr" to="gmem_addr_read" fromId="35" toId="48">
</dataflow>
<dataflow id="216" from="signal_shift_reg_load" to="sext_ln73" fromId="38" toId="49">
</dataflow>
<dataflow id="217" from="gmem_addr_read" to="sext_ln73_1" fromId="48" toId="50">
</dataflow>
<dataflow id="218" from="sext_ln73_1" to="mul_ln73" fromId="50" toId="51">
</dataflow>
<dataflow id="219" from="sext_ln73" to="mul_ln73" fromId="49" toId="51">
</dataflow>
<dataflow id="220" from="sext_ln73_1" to="mul_ln73" fromId="50" toId="52">
</dataflow>
<dataflow id="221" from="sext_ln73" to="mul_ln73" fromId="49" toId="52">
</dataflow>
<dataflow id="222" from="accumulate" to="accumulate_1" fromId="16" toId="53">
</dataflow>
<dataflow id="223" from="accumulate_1" to="empty" fromId="53" toId="54">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="224" toId="55">
</dataflow>
<dataflow id="226" from="gmem" to="specbitsmap_ln0" fromId="108" toId="55">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecLoopTripCount" to="empty_23" fromId="227" toId="56">
</dataflow>
<dataflow id="230" from="StgValue_229" to="empty_23" fromId="229" toId="56">
</dataflow>
<dataflow id="231" from="StgValue_229" to="empty_23" fromId="229" toId="56">
</dataflow>
<dataflow id="232" from="StgValue_229" to="empty_23" fromId="229" toId="56">
</dataflow>
<dataflow id="233" from="sext_ln73_1" to="mul_ln73" fromId="50" toId="57">
</dataflow>
<dataflow id="234" from="sext_ln73" to="mul_ln73" fromId="49" toId="57">
</dataflow>
<dataflow id="235" from="mul_ln73" to="accumulate_2" fromId="57" toId="58">
</dataflow>
<dataflow id="236" from="accumulate_1" to="accumulate_2" fromId="53" toId="58">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecPipeline" to="specpipeline_ln71" fromId="237" toId="59">
</dataflow>
<dataflow id="239" from="StgValue_140" to="specpipeline_ln71" fromId="140" toId="59">
</dataflow>
<dataflow id="240" from="StgValue_120" to="specpipeline_ln71" fromId="120" toId="59">
</dataflow>
<dataflow id="241" from="StgValue_120" to="specpipeline_ln71" fromId="120" toId="59">
</dataflow>
<dataflow id="242" from="StgValue_120" to="specpipeline_ln71" fromId="120" toId="59">
</dataflow>
<dataflow id="243" from="empty_0" to="specpipeline_ln71" fromId="123" toId="59">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="244" toId="60">
</dataflow>
<dataflow id="247" from="empty_12" to="specloopname_ln12" fromId="246" toId="60">
</dataflow>
<dataflow id="248" from="mul_ln73" to="accumulate_2" fromId="57" toId="61">
</dataflow>
<dataflow id="249" from="accumulate_1" to="accumulate_2" fromId="53" toId="61">
</dataflow>
<dataflow id="250" from="accumulate_2" to="store_ln70" fromId="61" toId="62">
</dataflow>
<dataflow id="251" from="accumulate" to="store_ln70" fromId="16" toId="62">
</dataflow>
<dataflow id="253" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln0" fromId="252" toId="64">
</dataflow>
<dataflow id="254" from="accumulate_out" to="write_ln0" fromId="110" toId="64">
</dataflow>
<dataflow id="255" from="empty" to="write_ln0" fromId="54" toId="64">
</dataflow>
<dataflow id="256" from="icmp_ln70" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="257" from="icmp_ln70" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="258" from="icmp_ln70" to="StgValue_4" fromId="24" toId="4">
</dataflow>
<dataflow id="259" from="icmp_ln70" to="StgValue_5" fromId="24" toId="5">
</dataflow>
<dataflow id="260" from="icmp_ln70" to="StgValue_6" fromId="24" toId="6">
</dataflow>
<dataflow id="261" from="icmp_ln70" to="StgValue_7" fromId="24" toId="7">
</dataflow>
<dataflow id="262" from="icmp_ln70" to="StgValue_8" fromId="24" toId="8">
</dataflow>
<dataflow id="263" from="icmp_ln70" to="StgValue_9" fromId="24" toId="9">
</dataflow>
<dataflow id="264" from="icmp_ln70" to="StgValue_10" fromId="24" toId="10">
</dataflow>
<dataflow id="265" from="icmp_ln70" to="StgValue_11" fromId="24" toId="11">
</dataflow>
<dataflow id="266" from="icmp_ln70" to="StgValue_12" fromId="24" toId="12">
</dataflow>
<dataflow id="267" from="icmp_ln70" to="StgValue_13" fromId="24" toId="13">
</dataflow>
</dataflows>


</stg>
