Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 11:41:00 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.238        0.000                      0                 1484        0.081        0.000                      0                 1484       54.305        0.000                       0                   546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.238        0.000                      0                 1480        0.081        0.000                      0                 1480       54.305        0.000                       0                   546  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.894        0.000                      0                    4        0.884        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.238ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.049ns  (logic 60.845ns (59.045%)  route 42.204ns (40.955%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=27 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.661   105.416    sm/M_alum_out[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.540 r  sm/ram_reg_i_24/O
                         net (fo=1, routed)           0.445   105.986    display/M_sm_bra[0]
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124   106.110 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.336   107.445    display/override_address
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.150   107.595 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.602   108.197    brams/bram1/ADDRARDADDR[0]
    RAMB18_X0Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.797   115.436    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.436    
                         arrival time                        -108.198    
  -------------------------------------------------------------------
                         slack                                  7.238    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.126ns  (logic 60.819ns (58.975%)  route 42.307ns (41.025%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 116.011 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.661   105.416    sm/M_alum_out[0]
    SLICE_X32Y8          LUT6 (Prop_lut6_I5_O)        0.124   105.540 r  sm/ram_reg_i_24/O
                         net (fo=1, routed)           0.445   105.986    display/M_sm_bra[0]
    SLICE_X32Y10         LUT6 (Prop_lut6_I5_O)        0.124   106.110 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.304   107.413    sm/override_address
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.124   107.537 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.737   108.274    brams/bram2/ram_reg_1[0]
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.496   116.011    brams/bram2/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.199    
                         clock uncertainty           -0.035   116.164    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.598    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.598    
                         arrival time                        -108.274    
  -------------------------------------------------------------------
                         slack                                  7.323    

Slack (MET) :             7.901ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.055ns  (logic 61.251ns (59.435%)  route 41.804ns (40.565%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=27 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.844   105.599    sm/M_alum_out[0]
    SLICE_X33Y6          LUT4 (Prop_lut4_I1_O)        0.118   105.717 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.875   106.593    sm/D_states_q[4]_i_21_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.354   106.947 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.356   107.302    sm/D_states_q[4]_i_5_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I3_O)        0.332   107.634 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.569   108.203    sm/D_states_d__0[4]
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y6          FDSE (Setup_fdse_C_D)       -0.081   116.104    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.104    
                         arrival time                        -108.203    
  -------------------------------------------------------------------
                         slack                                  7.901    

Slack (MET) :             8.201ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.599ns  (logic 60.953ns (59.409%)  route 41.646ns (40.591%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.314   106.070    sm/M_alum_out[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I0_O)        0.152   106.222 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.666   106.888    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y5          LUT4 (Prop_lut4_I0_O)        0.354   107.242 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.506   107.747    sm/D_states_d__0[6]
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)       -0.275   115.949    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.949    
                         arrival time                        -107.748    
  -------------------------------------------------------------------
                         slack                                  8.201    

Slack (MET) :             8.421ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.549ns  (logic 61.015ns (59.498%)  route 41.534ns (40.502%))
  Logic Levels:           324  (CARRY4=287 LUT2=2 LUT3=26 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.778   105.533    sm/M_alum_out[0]
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.118   105.651 f  sm/D_states_q[4]_i_24/O
                         net (fo=2, routed)           0.429   106.080    sm/D_states_q[4]_i_24_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.326   106.406 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.667   107.073    sm/D_states_q[1]_i_6_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.197 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.500   107.697    sm/D_states_d__0[1]
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y5          FDRE (Setup_fdre_C_D)       -0.067   116.118    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -107.697    
  -------------------------------------------------------------------
                         slack                                  8.421    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.544ns  (logic 60.819ns (59.310%)  route 41.726ns (40.690%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.782   105.537    sm/M_alum_out[0]
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124   105.661 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.640   106.301    sm/D_states_q[2]_i_12_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I1_O)        0.124   106.425 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.820   107.245    sm/D_states_q[2]_i_3_n_0
    SLICE_X31Y6          LUT6 (Prop_lut6_I1_O)        0.124   107.369 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.324   107.693    sm/D_states_d__0[2]
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y6          FDRE (Setup_fdre_C_D)       -0.067   116.118    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -107.693    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.550ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.473ns  (logic 61.015ns (59.542%)  route 41.458ns (40.458%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.844   105.599    sm/M_alum_out[0]
    SLICE_X33Y6          LUT4 (Prop_lut4_I1_O)        0.118   105.717 f  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.502   106.220    sm/D_states_q[4]_i_21_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.326   106.546 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.403   106.949    sm/D_states_q[3]_i_7_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I5_O)        0.124   107.073 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.548   107.621    sm/D_states_d__0[3]
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X34Y5          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.277   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X34Y5          FDSE (Setup_fdse_C_D)       -0.031   116.171    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.171    
                         arrival time                        -107.621    
  -------------------------------------------------------------------
                         slack                                  8.550    

Slack (MET) :             8.837ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.158ns  (logic 60.925ns (59.638%)  route 41.233ns (40.362%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=26 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.314   106.070    sm/M_alum_out[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I0_O)        0.152   106.222 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.379   106.601    sm/D_states_q[7]_i_11_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I4_O)        0.326   106.927 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.379   107.306    sm/D_states_d__0[7]
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X35Y5          FDSE (Setup_fdse_C_D)       -0.081   116.143    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.143    
                         arrival time                        -107.307    
  -------------------------------------------------------------------
                         slack                                  8.837    

Slack (MET) :             9.345ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.735ns  (logic 60.819ns (59.782%)  route 40.916ns (40.218%))
  Logic Levels:           324  (CARRY4=287 LUT2=1 LUT3=26 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.623   105.379    sm/M_alum_out[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124   105.503 f  sm/D_states_q[0]_i_16/O
                         net (fo=1, routed)           0.555   106.058    sm/D_states_q[0]_i_16_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.124   106.182 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.577   106.759    sm/D_states_q[0]_i_7_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I5_O)        0.124   106.883 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   106.883    sm/D_states_d__0[0]
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X35Y4          FDSE (Setup_fdse_C_D)        0.029   116.228    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.228    
                         arrival time                        -106.884    
  -------------------------------------------------------------------
                         slack                                  9.345    

Slack (MET) :             9.467ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            L_reg/D_registers_q_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.504ns  (logic 60.571ns (59.673%)  route 40.933ns (40.327%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=26 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 116.034 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDSE (Prop_fdse_C_Q)         0.456     5.604 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         1.661     7.266    sm/D_states_q[7]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.146     7.412 r  sm/ram_reg_i_101/O
                         net (fo=1, routed)           0.944     8.355    sm/ram_reg_i_101_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I1_O)        0.328     8.683 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.449     9.132    sm/ram_reg_i_92_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.062    10.319    L_reg/M_sm_ra1[0]
    SLICE_X33Y15         LUT6 (Prop_lut6_I4_O)        0.124    10.443 r  L_reg/D_registers_q[7][31]_i_110/O
                         net (fo=2, routed)           1.000    11.443    L_reg/D_registers_q[7][31]_i_110_n_0
    SLICE_X34Y11         LUT3 (Prop_lut3_I0_O)        0.146    11.589 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.551    12.140    sm/M_alum_a[31]
    SLICE_X37Y11         LUT2 (Prop_lut2_I1_O)        0.328    12.468 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    12.468    alum/S[0]
    SLICE_X37Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.000 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.000    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.114 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    13.114    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.228 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.228    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.342 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    13.342    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.456 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    13.456    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    13.570    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.684    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.798 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.798    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.069 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          0.610    14.679    alum/temp_out0[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    15.508 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    15.508    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.622 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.622    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.736 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    15.736    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.850 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    15.850    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.964 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    15.973    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.087 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.087    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.201 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.201    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.315 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.315    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.472 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.968    17.440    alum/temp_out0[30]
    SLICE_X34Y20         LUT3 (Prop_lut3_I0_O)        0.329    17.769 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    17.769    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.302 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.302    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.419 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    18.419    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.536 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    18.536    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.653 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    18.653    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.770 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    18.779    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.896 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    18.896    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.013 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.013    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.130 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.130    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.287 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.035    20.322    alum/temp_out0[29]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.110 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.110    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.224 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.224    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.338 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.338    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.452 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.452    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.566 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    21.575    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.689 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    21.689    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.803 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.803    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.917 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.917    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.074 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.925    22.999    alum/temp_out0[28]
    SLICE_X40Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.328 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    23.328    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.878 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.878    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.992 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    23.992    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.106 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    24.106    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.220 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    24.229    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.343 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.343    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.457 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    24.457    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.571 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    24.571    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.685 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    24.685    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.842 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.003    25.845    alum/temp_out0[27]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    26.174 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    26.174    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.707 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    26.707    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.824 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.824    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.941 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    26.941    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.058 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.058    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.175 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.009    27.184    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.301 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.301    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.418 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    27.418    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.106    28.798    alum/temp_out0[26]
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.332    29.130 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    29.130    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.663 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    29.663    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.780 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.780    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.897 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    29.897    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.014 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.014    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.131 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.131    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.248 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    30.257    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.374 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.374    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.491 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.491    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.648 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.934    31.582    alum/temp_out0[25]
    SLICE_X31Y19         LUT3 (Prop_lut3_I0_O)        0.332    31.914 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    31.914    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.464 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.464    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.578 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    32.578    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.692 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.692    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.806 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    32.806    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.920 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.920    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.034 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    33.043    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.157 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    33.157    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.271 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.271    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.428 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.953    34.381    alum/temp_out0[24]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.329    34.710 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    34.710    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.260 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    35.260    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.374 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.374    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.488 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    35.488    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.602 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    35.602    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.716 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    35.716    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.830 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.009    35.839    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.953 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    35.953    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.067 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.067    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.224 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.009    37.232    alum/temp_out0[23]
    SLICE_X35Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.017 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.017    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.131 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    38.131    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.245 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    38.245    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.359 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    38.359    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.473 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    38.473    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.587 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    38.596    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.710 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    38.710    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.824 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.824    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.981 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.931    39.913    alum/temp_out0[22]
    SLICE_X36Y21         LUT3 (Prop_lut3_I0_O)        0.329    40.242 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    40.242    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.792 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    40.792    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.906 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    40.906    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.020 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.020    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.134 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    41.143    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.257 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.257    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.371 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    41.371    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.485 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    41.485    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.599 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.599    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.756 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.100    42.856    alum/temp_out0[21]
    SLICE_X42Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    43.656 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    43.656    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.773 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    43.773    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.890 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.890    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.007 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.009    44.016    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.133 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    44.133    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.250 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.250    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.367 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.367    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    44.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.117    45.758    alum/temp_out0[20]
    SLICE_X46Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    46.561 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    46.561    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.678 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    46.678    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.795 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    46.795    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.912 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    46.912    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.029 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.009    47.038    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.155 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    47.155    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.272 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.272    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.389 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.389    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.546 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.899    48.444    alum/temp_out0[19]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.332    48.776 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    48.776    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.326 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    49.326    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.440 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    49.440    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.554 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    49.554    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.668 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    49.668    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.782 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.009    49.791    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.905 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    49.905    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.019 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    50.019    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.133 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.133    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.290 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.256    51.546    alum/temp_out0[18]
    SLICE_X49Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.331 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    52.331    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.445 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    52.445    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.559 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.559    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.673 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.673    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.787 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.787    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.901 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.009    52.910    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.024 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.024    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.138 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.138    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.295 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.121    54.417    alum/temp_out0[17]
    SLICE_X44Y19         LUT3 (Prop_lut3_I0_O)        0.329    54.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    54.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.296 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    55.296    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.410 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    55.410    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.524 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.524    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.638 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.638    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.752 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    55.752    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.866 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    55.875    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.989 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.989    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.103 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.103    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.260 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.039    57.299    alum/temp_out0[16]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    57.628 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    57.628    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.178 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.178    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.292 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    58.292    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.406 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    58.406    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.520 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    58.520    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.634 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.634    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.748 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    58.748    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.862 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    58.871    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.985 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.985    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.142 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.216    60.358    alum/temp_out0[15]
    SLICE_X45Y17         LUT3 (Prop_lut3_I0_O)        0.329    60.687 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    60.687    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.237 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.237    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.351 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.351    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.465 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.465    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.579 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.579    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.693 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    61.693    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.807 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    61.807    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.921 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    61.921    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.035 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.009    62.044    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.201 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.265    63.466    alum/temp_out0[14]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.329    63.795 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    63.795    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.345 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.345    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.459 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.459    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.573 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.573    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.687 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    64.687    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.801 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    64.801    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.915 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    64.915    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.029 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.029    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.143 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.143    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.300 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.965    66.265    alum/temp_out0[13]
    SLICE_X50Y15         LUT3 (Prop_lut3_I0_O)        0.329    66.594 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.594    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.127 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.243 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.243    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.360 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.360    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.477 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.477    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.594 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    67.594    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.711 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    67.711    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.828 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    67.828    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.945 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    67.945    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.102 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.370    69.472    alum/temp_out0[12]
    SLICE_X41Y16         LUT3 (Prop_lut3_I0_O)        0.332    69.804 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.804    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.354 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.354    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.468 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.468    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.582 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.582    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.696 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.696    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.810 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.810    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.924 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.924    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.038 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.152 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.152    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.309 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.931    72.240    alum/temp_out0[11]
    SLICE_X43Y13         LUT3 (Prop_lut3_I0_O)        0.329    72.569 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.569    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.119 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.575 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.575    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.689 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.689    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.803 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.803    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.917 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.917    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.074 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.930    75.004    alum/temp_out0[10]
    SLICE_X40Y11         LUT3 (Prop_lut3_I0_O)        0.329    75.333 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.333    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.883 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.883    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.997 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.997    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.111 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.111    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.225 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.225    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.339 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.339    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.453 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.453    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.567 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.567    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.681 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.681    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.838 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    77.757    alum/temp_out0[9]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.329    78.086 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.086    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.636 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.636    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.750 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.750    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.864 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.864    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.978 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.978    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.092 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.092    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.206 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.206    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.320 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.320    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.434 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.434    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.591 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.987    80.578    alum/temp_out0[8]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.907 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.907    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.457 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.457    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.571 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.571    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.685 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.685    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.799 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.799    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.913 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.913    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.027 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.027    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.141 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.141    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.255 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.255    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.412 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.058    83.470    alum/temp_out0[7]
    SLICE_X35Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.799 r  alum/D_registers_q[7][3]_i_161/O
                         net (fo=1, routed)           0.000    83.799    alum/D_registers_q[7][3]_i_161_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.349 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.349    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.463 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.463    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.577 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.577    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.691 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.691    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.805 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.805    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.919 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    84.919    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.033 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.033    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.190 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.000    86.190    alum/temp_out0[6]
    SLICE_X38Y10         LUT3 (Prop_lut3_I0_O)        0.329    86.519 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.519    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.052 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.052    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.169 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.169    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.286 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.286    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.403 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.403    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.520 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.520    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.637 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.637    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.754 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.754    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.871 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.871    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.028 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.130    89.159    alum/temp_out0[5]
    SLICE_X45Y7          LUT3 (Prop_lut3_I0_O)        0.332    89.491 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.491    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.041 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.041    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.155 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.155    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.269 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.269    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.383 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.383    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.497 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.497    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.611 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.611    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.725 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.725    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.839 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.839    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.996 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.966    91.962    alum/temp_out0[4]
    SLICE_X44Y9          LUT3 (Prop_lut3_I0_O)        0.329    92.291 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.291    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.841 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.841    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.955 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.955    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.069 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.069    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.183 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.183    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.297 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.297    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.411 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.411    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.525 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.525    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.639 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.639    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.796 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.972    94.768    alum/temp_out0[3]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    95.097 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.097    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    95.630 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.630    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.747 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    95.747    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.864 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    95.864    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    95.981 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    95.981    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.098 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.098    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.215 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.215    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.332 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.332    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    96.449 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.449    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.606 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.914    97.521    alum/temp_out0[2]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.332    97.853 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.853    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.385 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.385    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.502 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.502    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.619 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.619    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.736 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.736    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.853 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.853    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.970 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.970    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.087 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.087    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.204 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.204    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.361 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.180   100.541    alum/temp_out0[1]
    SLICE_X52Y10         LUT3 (Prop_lut3_I0_O)        0.332   100.873 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   100.873    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.406 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.406    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.523 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.640 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.640    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.757 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.757    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.874 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   101.874    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.991 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   101.991    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.108 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.108    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.225 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.225    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.382 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           1.073   103.455    sm/temp_out0[0]
    SLICE_X43Y8          LUT5 (Prop_lut5_I4_O)        0.332   103.787 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.787    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X43Y8          MUXF7 (Prop_muxf7_I0_O)      0.212   103.999 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.458   104.457    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I0_O)        0.299   104.756 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.540   105.296    sm/M_alum_out[0]
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124   105.420 r  sm/D_registers_q[7][0]_i_1/O
                         net (fo=8, routed)           1.232   106.652    L_reg/D[0]
    SLICE_X58Y6          FDRE                                         r  L_reg/D_registers_q_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.518   116.034    L_reg/clk_IBUF_BUFG
    SLICE_X58Y6          FDRE                                         r  L_reg/D_registers_q_reg[1][0]/C
                         clock pessimism              0.187   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X58Y6          FDRE (Setup_fdre_C_D)       -0.067   116.119    L_reg/D_registers_q_reg[1][0]
  -------------------------------------------------------------------
                         required time                        116.119    
                         arrival time                        -106.653    
  -------------------------------------------------------------------
                         slack                                  9.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.933    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.933    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.933    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.163%)  route 0.284ns (66.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.933    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.812%)  route 0.289ns (67.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.937    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.812%)  route 0.289ns (67.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.937    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.812%)  route 0.289ns (67.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.937    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.812%)  route 0.289ns (67.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr1/clk_IBUF_BUFG
    SLICE_X31Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.289     1.937    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.407%)  route 0.323ns (69.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.323     1.971    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.407%)  route 0.323ns (69.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X33Y0          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.323     1.971    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X2Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y17   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y14   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y0    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.884ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.894ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.597%)  route 3.082ns (81.403%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]/Q
                         net (fo=285, routed)         1.768     7.373    sm/D_states_q_reg[2]_0[2]
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.497 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.754     8.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.375 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.560     8.935    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X29Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                106.894    

Slack (MET) :             106.894ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.597%)  route 3.082ns (81.403%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]/Q
                         net (fo=285, routed)         1.768     7.373    sm/D_states_q_reg[2]_0[2]
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.497 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.754     8.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.375 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.560     8.935    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X29Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                106.894    

Slack (MET) :             106.894ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.597%)  route 3.082ns (81.403%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]/Q
                         net (fo=285, routed)         1.768     7.373    sm/D_states_q_reg[2]_0[2]
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.497 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.754     8.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.375 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.560     8.935    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X29Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                106.894    

Slack (MET) :             106.894ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.704ns (18.597%)  route 3.082ns (81.403%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 115.964 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  sm/D_states_q_reg[2]/Q
                         net (fo=285, routed)         1.768     7.373    sm/D_states_q_reg[2]_0[2]
    SLICE_X35Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.497 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           0.754     8.251    sm/D_stage_q[3]_i_3_n_0
    SLICE_X34Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.375 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.560     8.935    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.448   115.964    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.223    
                         clock uncertainty           -0.035   116.188    
    SLICE_X29Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.829    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.829    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                106.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.479%)  route 0.641ns (77.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.432     2.079    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.045     2.124 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.209     2.333    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X29Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.479%)  route 0.641ns (77.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.432     2.079    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.045     2.124 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.209     2.333    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X29Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.479%)  route 0.641ns (77.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.432     2.079    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.045     2.124 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.209     2.333    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X29Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.479%)  route 0.641ns (77.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X35Y5          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.432     2.079    sm/D_states_q[6]
    SLICE_X34Y2          LUT6 (Prop_lut6_I0_O)        0.045     2.124 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.209     2.333    fifo_reset_cond/AS[0]
    SLICE_X29Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.834     2.024    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X29Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X29Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.884    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.326ns  (logic 11.638ns (31.179%)  route 25.688ns (68.821%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.358     7.033    L_reg/M_sm_timer[9]
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.157 r  L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.257     8.414    L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.538 f  L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.253     9.791    L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.941 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.609    L_reg/L_4ab9a5d7_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.969 r  L_reg/L_4ab9a5d7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    12.073    L_reg/L_4ab9a5d7_remainder0_carry_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.399 r  L_reg/L_4ab9a5d7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.399    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.397 f  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.224    14.622    L_reg/L_4ab9a5d7_remainder0_3[9]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.303    14.925 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.873    15.798    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.922 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.139    17.061    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.185 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.078    18.263    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.152    18.415 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.844    19.259    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.613 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.054    20.667    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.993 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    21.316    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.823 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.823    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.937    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.159 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.807    22.966    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.265 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.577    23.842    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.966 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.804    24.770    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.745    L_reg/i__carry_i_13__3_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.152    25.897 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.109    27.005    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.331 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.149    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.154    28.303 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.807    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.327    29.134 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.684 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.684    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.906 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.858    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X63Y4          LUT6 (Prop_lut6_I2_O)        0.299    31.157 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    31.570    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.694 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.151    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.124    32.275 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.951    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I4_O)        0.124    33.075 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.829    33.904    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I1_O)        0.152    34.056 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.715    38.771    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.544 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.544    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.316ns  (logic 11.626ns (31.154%)  route 25.691ns (68.846%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.358     7.033    L_reg/M_sm_timer[9]
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.157 r  L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.257     8.414    L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.538 f  L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.253     9.791    L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.941 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.609    L_reg/L_4ab9a5d7_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.969 r  L_reg/L_4ab9a5d7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    12.073    L_reg/L_4ab9a5d7_remainder0_carry_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.399 r  L_reg/L_4ab9a5d7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.399    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.397 f  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.224    14.622    L_reg/L_4ab9a5d7_remainder0_3[9]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.303    14.925 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.873    15.798    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.922 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.139    17.061    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.185 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.078    18.263    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.152    18.415 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.844    19.259    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.613 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.054    20.667    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.993 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    21.316    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.823 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.823    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.937    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.159 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.807    22.966    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.265 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.577    23.842    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.966 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.804    24.770    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.745    L_reg/i__carry_i_13__3_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.152    25.897 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.109    27.005    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.331 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.149    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.154    28.303 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.807    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.327    29.134 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.684 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.684    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.906 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.858    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X63Y4          LUT6 (Prop_lut6_I2_O)        0.299    31.157 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    31.570    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.694 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.151    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.124    32.275 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.951    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I4_O)        0.124    33.075 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.839    33.914    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I0_O)        0.150    34.064 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.708    38.772    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.535 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.535    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.238ns  (logic 11.393ns (30.593%)  route 25.846ns (69.407%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.358     7.033    L_reg/M_sm_timer[9]
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.157 r  L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.257     8.414    L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.538 f  L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.253     9.791    L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.941 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.609    L_reg/L_4ab9a5d7_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.969 r  L_reg/L_4ab9a5d7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    12.073    L_reg/L_4ab9a5d7_remainder0_carry_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.399 r  L_reg/L_4ab9a5d7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.399    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.397 f  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.224    14.622    L_reg/L_4ab9a5d7_remainder0_3[9]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.303    14.925 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.873    15.798    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.922 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.139    17.061    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.185 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.078    18.263    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.152    18.415 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.844    19.259    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.613 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.054    20.667    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.993 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    21.316    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.823 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.823    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.937    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.159 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.807    22.966    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.265 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.577    23.842    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.966 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.804    24.770    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.745    L_reg/i__carry_i_13__3_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.152    25.897 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.109    27.005    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.331 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.149    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.154    28.303 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.807    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.327    29.134 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.684 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.684    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.906 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.858    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X63Y4          LUT6 (Prop_lut6_I2_O)        0.299    31.157 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    31.570    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.694 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.423    32.117    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.241 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.675    32.916    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.040 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.154    34.194    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.124    34.318 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.583    38.901    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.457 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.457    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.965ns  (logic 11.272ns (30.493%)  route 25.693ns (69.507%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=3 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.731     7.399    L_reg/M_sm_pac[7]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.523 f  L_reg/L_4ab9a5d7_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.970     8.493    L_reg/L_4ab9a5d7_remainder0_carry_i_24_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.617 f  L_reg/L_4ab9a5d7_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.820     9.437    L_reg/L_4ab9a5d7_remainder0_carry_i_12_n_0
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.152     9.589 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.828    10.417    L_reg/L_4ab9a5d7_remainder0_carry_i_20_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.354    10.771 r  L_reg/L_4ab9a5d7_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.086    11.857    L_reg/L_4ab9a5d7_remainder0_carry__0_i_10_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.326    12.183 r  L_reg/L_4ab9a5d7_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.559 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.559    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.882 f  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.055    13.937    L_reg/L_4ab9a5d7_remainder0[9]
    SLICE_X58Y16         LUT5 (Prop_lut5_I1_O)        0.306    14.243 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.214    15.457    L_reg/i__carry__1_i_10_n_0
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    15.581 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.170    16.751    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    16.875 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.515    17.390    L_reg/i__carry_i_16__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.116    17.506 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.983    18.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.328    18.817 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.959    19.776    L_reg/i__carry__0_i_11_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.900 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.964    20.864    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.988 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.988    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.386 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.386    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.625 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.990    22.615    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2[2]
    SLICE_X55Y18         LUT5 (Prop_lut5_I1_O)        0.302    22.917 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.796    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X55Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.920 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.824    24.743    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.124    24.867 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.814    25.681    L_reg/i__carry_i_13_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.150    25.831 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.433    26.265    L_reg/i__carry_i_23_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.591 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.688    27.279    L_reg/i__carry_i_13_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I1_O)        0.154    27.433 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.107    28.540    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.867 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.417 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.417    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.531 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.531    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.844 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.707    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.306    31.013 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.733    31.746    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    32.845    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I1_O)        0.124    32.969 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.161    33.130    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124    33.254 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.180    34.434    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.152    34.586 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.752    38.338    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.115 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.115    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.697ns  (logic 11.390ns (31.039%)  route 25.307ns (68.961%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.358     7.033    L_reg/M_sm_timer[9]
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.157 r  L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.257     8.414    L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.538 f  L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.253     9.791    L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.941 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.609    L_reg/L_4ab9a5d7_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.969 r  L_reg/L_4ab9a5d7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    12.073    L_reg/L_4ab9a5d7_remainder0_carry_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.399 r  L_reg/L_4ab9a5d7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.399    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.397 f  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.224    14.622    L_reg/L_4ab9a5d7_remainder0_3[9]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.303    14.925 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.873    15.798    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.922 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.139    17.061    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.185 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.078    18.263    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.152    18.415 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.844    19.259    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.613 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.054    20.667    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.993 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    21.316    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.823 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.823    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.937    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.159 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.807    22.966    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.265 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.577    23.842    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.966 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.804    24.770    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.745    L_reg/i__carry_i_13__3_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.152    25.897 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.109    27.005    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.331 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.149    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.154    28.303 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.807    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.327    29.134 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.684 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.684    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.906 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.858    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X63Y4          LUT6 (Prop_lut6_I2_O)        0.299    31.157 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    31.570    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.694 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.151    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.124    32.275 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.951    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I4_O)        0.124    33.075 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.685    33.760    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.124    33.884 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.478    38.362    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.915 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.915    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.689ns  (logic 11.381ns (31.020%)  route 25.308ns (68.980%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.358     7.033    L_reg/M_sm_timer[9]
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.157 r  L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.257     8.414    L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.538 f  L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.253     9.791    L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.941 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.609    L_reg/L_4ab9a5d7_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.969 r  L_reg/L_4ab9a5d7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    12.073    L_reg/L_4ab9a5d7_remainder0_carry_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.399 r  L_reg/L_4ab9a5d7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.399    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.397 f  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.224    14.622    L_reg/L_4ab9a5d7_remainder0_3[9]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.303    14.925 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.873    15.798    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.922 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.139    17.061    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.185 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.078    18.263    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.152    18.415 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.844    19.259    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.613 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.054    20.667    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.993 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    21.316    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.823 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.823    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.937    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.159 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.807    22.966    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.265 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.577    23.842    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.966 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.804    24.770    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.745    L_reg/i__carry_i_13__3_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.152    25.897 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.109    27.005    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.331 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.149    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.154    28.303 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.807    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.327    29.134 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.684 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.684    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.906 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.858    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X63Y4          LUT6 (Prop_lut6_I2_O)        0.299    31.157 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    31.570    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.694 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.151    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.124    32.275 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.951    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I4_O)        0.124    33.075 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.829    33.904    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I2_O)        0.124    34.028 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.335    38.363    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.908 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.908    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.646ns  (logic 11.034ns (30.111%)  route 25.611ns (69.889%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=3 LUT4=6 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.731     7.399    L_reg/M_sm_pac[7]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.523 f  L_reg/L_4ab9a5d7_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.970     8.493    L_reg/L_4ab9a5d7_remainder0_carry_i_24_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.617 f  L_reg/L_4ab9a5d7_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.820     9.437    L_reg/L_4ab9a5d7_remainder0_carry_i_12_n_0
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.152     9.589 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.828    10.417    L_reg/L_4ab9a5d7_remainder0_carry_i_20_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.354    10.771 r  L_reg/L_4ab9a5d7_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.086    11.857    L_reg/L_4ab9a5d7_remainder0_carry__0_i_10_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.326    12.183 r  L_reg/L_4ab9a5d7_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.559 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.559    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.882 f  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.055    13.937    L_reg/L_4ab9a5d7_remainder0[9]
    SLICE_X58Y16         LUT5 (Prop_lut5_I1_O)        0.306    14.243 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.214    15.457    L_reg/i__carry__1_i_10_n_0
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    15.581 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.170    16.751    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    16.875 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.515    17.390    L_reg/i__carry_i_16__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.116    17.506 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.983    18.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.328    18.817 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.959    19.776    L_reg/i__carry__0_i_11_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.900 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.964    20.864    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.988 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.988    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.386 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.386    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.625 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.990    22.615    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2[2]
    SLICE_X55Y18         LUT5 (Prop_lut5_I1_O)        0.302    22.917 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.796    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X55Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.920 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.824    24.743    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.124    24.867 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.814    25.681    L_reg/i__carry_i_13_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.150    25.831 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.433    26.265    L_reg/i__carry_i_23_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.591 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.688    27.279    L_reg/i__carry_i_13_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I1_O)        0.154    27.433 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.107    28.540    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.867 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.417 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.417    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.531 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.531    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.844 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.707    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.306    31.013 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.733    31.746    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.870 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    32.845    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I1_O)        0.124    32.969 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.161    33.130    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124    33.254 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.180    34.434    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.124    34.558 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.670    38.228    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.796 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.796    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.198ns  (logic 11.039ns (30.497%)  route 25.159ns (69.503%))
  Logic Levels:           32  (CARRY4=7 LUT2=1 LUT3=4 LUT4=5 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.731     7.399    L_reg/M_sm_pac[7]
    SLICE_X60Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.523 f  L_reg/L_4ab9a5d7_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.970     8.493    L_reg/L_4ab9a5d7_remainder0_carry_i_24_n_0
    SLICE_X58Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.617 f  L_reg/L_4ab9a5d7_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.820     9.437    L_reg/L_4ab9a5d7_remainder0_carry_i_12_n_0
    SLICE_X58Y15         LUT3 (Prop_lut3_I0_O)        0.152     9.589 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.828    10.417    L_reg/L_4ab9a5d7_remainder0_carry_i_20_n_0
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.354    10.771 r  L_reg/L_4ab9a5d7_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           1.086    11.857    L_reg/L_4ab9a5d7_remainder0_carry__0_i_10_n_0
    SLICE_X56Y15         LUT4 (Prop_lut4_I2_O)        0.326    12.183 r  L_reg/L_4ab9a5d7_remainder0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.183    aseg_driver/decimal_renderer/i__carry__0_i_7__2_0[3]
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.559 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.559    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.882 f  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.055    13.937    L_reg/L_4ab9a5d7_remainder0[9]
    SLICE_X58Y16         LUT5 (Prop_lut5_I1_O)        0.306    14.243 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.214    15.457    L_reg/i__carry__1_i_10_n_0
    SLICE_X55Y14         LUT4 (Prop_lut4_I0_O)        0.124    15.581 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.170    16.751    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I0_O)        0.124    16.875 r  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.515    17.390    L_reg/i__carry_i_16__0_n_0
    SLICE_X54Y17         LUT3 (Prop_lut3_I0_O)        0.116    17.506 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.983    18.489    L_reg/i__carry_i_20__0_n_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I3_O)        0.328    18.817 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.959    19.776    L_reg/i__carry__0_i_11_n_0
    SLICE_X54Y18         LUT4 (Prop_lut4_I3_O)        0.124    19.900 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.964    20.864    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124    20.988 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    20.988    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.386 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.386    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.625 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.990    22.615    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2[2]
    SLICE_X55Y18         LUT5 (Prop_lut5_I1_O)        0.302    22.917 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.879    23.796    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X55Y18         LUT5 (Prop_lut5_I0_O)        0.124    23.920 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.824    24.743    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.124    24.867 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.814    25.681    L_reg/i__carry_i_13_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I0_O)        0.150    25.831 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.433    26.265    L_reg/i__carry_i_23_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.326    26.591 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.688    27.279    L_reg/i__carry_i_13_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I1_O)        0.154    27.433 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           1.107    28.540    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X57Y16         LUT5 (Prop_lut5_I0_O)        0.327    28.867 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.417 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.417    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.531 r  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.531    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.844 f  aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.707    aseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.306    31.013 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.733    31.746    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.124    31.870 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.975    32.845    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I1_O)        0.124    32.969 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.161    33.130    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124    33.254 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.806    34.060    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y17         LUT3 (Prop_lut3_I2_O)        0.124    34.184 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.591    37.775    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.349 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.349    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.026ns  (logic 11.620ns (32.255%)  route 24.406ns (67.745%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=4 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.358     7.033    L_reg/M_sm_timer[9]
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.157 r  L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.257     8.414    L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.538 f  L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.253     9.791    L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.941 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.609    L_reg/L_4ab9a5d7_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.969 r  L_reg/L_4ab9a5d7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    12.073    L_reg/L_4ab9a5d7_remainder0_carry_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.399 r  L_reg/L_4ab9a5d7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.399    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.397 f  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.224    14.622    L_reg/L_4ab9a5d7_remainder0_3[9]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.303    14.925 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.873    15.798    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.922 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.139    17.061    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.185 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.078    18.263    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.152    18.415 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.844    19.259    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.613 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.054    20.667    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.993 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    21.316    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.823 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.823    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.937    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.159 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.807    22.966    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.265 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.577    23.842    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.966 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.804    24.770    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.745    L_reg/i__carry_i_13__3_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.152    25.897 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.109    27.005    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.331 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.149    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.154    28.303 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.807    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.327    29.134 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.684 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.684    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.906 f  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.858    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X63Y4          LUT6 (Prop_lut6_I2_O)        0.299    31.157 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    31.570    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.694 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.423    32.117    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.124    32.241 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.675    32.916    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I5_O)        0.124    33.040 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.154    34.194    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I3_O)        0.153    34.347 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.143    37.490    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.245 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.245    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.937ns  (logic 11.388ns (31.688%)  route 24.549ns (68.312%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X59Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.358     7.033    L_reg/M_sm_timer[9]
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.124     7.157 r  L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           1.257     8.414    L_reg/L_4ab9a5d7_remainder0_carry__1_i_8__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.538 f  L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.253     9.791    L_reg/L_4ab9a5d7_remainder0_carry__1_i_7__1_n_0
    SLICE_X59Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.941 f  L_reg/L_4ab9a5d7_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.609    L_reg/L_4ab9a5d7_remainder0_carry_i_20__1_n_0
    SLICE_X59Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.969 r  L_reg/L_4ab9a5d7_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.104    12.073    L_reg/L_4ab9a5d7_remainder0_carry_i_10__1_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.399 r  L_reg/L_4ab9a5d7_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.399    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.949 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.949    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.063 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.063    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__0_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.397 f  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.224    14.622    L_reg/L_4ab9a5d7_remainder0_3[9]
    SLICE_X56Y3          LUT5 (Prop_lut5_I1_O)        0.303    14.925 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.873    15.798    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X56Y4          LUT4 (Prop_lut4_I0_O)        0.124    15.922 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.139    17.061    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X58Y3          LUT6 (Prop_lut6_I0_O)        0.124    17.185 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.078    18.263    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I2_O)        0.152    18.415 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.844    19.259    L_reg/i__carry_i_20__4_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I1_O)        0.354    19.613 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.054    20.667    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y2          LUT2 (Prop_lut2_I1_O)        0.326    20.993 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.323    21.316    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X59Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.823 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.823    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.937 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.937    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.159 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.807    22.966    L_reg/L_4ab9a5d7_remainder0_inferred__1/i__carry__2_1[0]
    SLICE_X60Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.265 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.577    23.842    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.124    23.966 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.804    24.770    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__0/i__carry__0_0
    SLICE_X64Y2          LUT2 (Prop_lut2_I0_O)        0.124    24.894 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.851    25.745    L_reg/i__carry_i_13__3_0
    SLICE_X65Y4          LUT5 (Prop_lut5_I0_O)        0.152    25.897 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           1.109    27.005    L_reg/i__carry_i_23__3_n_0
    SLICE_X65Y3          LUT6 (Prop_lut6_I0_O)        0.326    27.331 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.818    28.149    L_reg/i__carry_i_13__3_n_0
    SLICE_X63Y2          LUT3 (Prop_lut3_I1_O)        0.154    28.303 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.504    28.807    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X62Y2          LUT5 (Prop_lut5_I0_O)        0.327    29.134 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    29.134    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.684 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.684    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.906 r  timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.953    30.858    timerseg_driver/decimal_renderer/L_4ab9a5d7_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X63Y4          LUT6 (Prop_lut6_I2_O)        0.299    31.157 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.413    31.570    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.694 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.457    32.151    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X63Y5          LUT3 (Prop_lut3_I1_O)        0.124    32.275 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.676    32.951    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I4_O)        0.124    33.075 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.839    33.914    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y4          LUT4 (Prop_lut4_I1_O)        0.124    34.038 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.566    37.605    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.155 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.155    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.454ns (71.013%)  route 0.593ns (28.987%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.582     1.526    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.266     1.956    bseg_driver/ctr/S[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.328    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.573 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.573    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.456ns (68.338%)  route 0.675ns (31.662%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.582     1.526    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.319     2.009    bseg_driver/ctr/S[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.054 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.355     2.409    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.657 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.657    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.494ns (69.711%)  route 0.649ns (30.289%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.582     1.526    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.319     2.009    bseg_driver/ctr/S[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.054 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.330     2.384    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.669 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.669    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.430ns (65.799%)  route 0.744ns (34.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X32Y11         FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.744     2.389    mattop_OBUF[1]
    N6                   OBUF (Prop_obuf_I_O)         1.289     3.679 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.679    mattop[1]
    N6                                                                r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.481ns (68.542%)  route 0.680ns (31.458%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.582     1.526    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.266     1.956    bseg_driver/ctr/S[0]
    SLICE_X65Y30         LUT2 (Prop_lut2_I1_O)        0.048     2.004 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.413     2.417    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.269     3.686 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.686    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.430ns (65.474%)  route 0.754ns (34.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X30Y12         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.754     2.422    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.688 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.688    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.433ns (65.116%)  route 0.768ns (34.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.768     2.437    matoe_OBUF
    T8                   OBUF (Prop_obuf_I_O)         1.269     3.706 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    matoe
    T8                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.409ns (62.721%)  route 0.838ns (37.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.838     2.484    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.753 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.753    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.418ns (61.156%)  route 0.900ns (38.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.900     2.545    mataddr_OBUF[2]
    R8                   OBUF (Prop_obuf_I_O)         1.277     3.822 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.822    mataddr[2]
    R8                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.443ns (61.316%)  route 0.911ns (38.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y10         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=18, routed)          0.911     2.579    matlat_OBUF
    R6                   OBUF (Prop_obuf_I_O)         1.279     3.858 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.858    matlat
    R6                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 1.641ns (38.703%)  route 2.600ns (61.297%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.600     4.117    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y4          LUT1 (Prop_lut1_I0_O)        0.124     4.241 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.241    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.447     4.852    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.643ns (40.085%)  route 2.456ns (59.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.446    reset_cond/butt_reset_IBUF
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.570 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.529     4.098    reset_cond/M_reset_cond_in
    SLICE_X14Y13         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y13         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.643ns (40.085%)  route 2.456ns (59.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.446    reset_cond/butt_reset_IBUF
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.570 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.529     4.098    reset_cond/M_reset_cond_in
    SLICE_X14Y13         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y13         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.643ns (40.085%)  route 2.456ns (59.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.446    reset_cond/butt_reset_IBUF
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.570 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.529     4.098    reset_cond/M_reset_cond_in
    SLICE_X14Y13         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y13         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.098ns  (logic 1.643ns (40.085%)  route 2.456ns (59.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.927     3.446    reset_cond/butt_reset_IBUF
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.570 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.529     4.098    reset_cond/M_reset_cond_in
    SLICE_X14Y13         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.445     4.850    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y13         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 1.639ns (41.088%)  route 2.349ns (58.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.349     3.864    forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.988 r  forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.988    forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.434     4.839    forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.895ns  (logic 1.653ns (42.440%)  route 2.242ns (57.560%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.242     3.771    forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.895 r  forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.895    forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.436     4.841    forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.720ns  (logic 1.640ns (44.083%)  route 2.080ns (55.917%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.080     3.596    forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.720 r  forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.720    forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y17         FDRE                                         r  forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.439     4.844    forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.612ns  (logic 1.658ns (45.918%)  route 1.953ns (54.082%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.953     3.488    forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.612 r  forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.612    forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.432     4.837    forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.559ns  (logic 1.630ns (45.814%)  route 1.928ns (54.186%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.928     3.435    forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.124     3.559 r  forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.559    forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X29Y13         FDRE                                         r  forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         1.442     4.847    forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1623219104[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.313ns (26.879%)  route 0.851ns (73.121%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.851     1.119    forLoop_idx_0_1623219104[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.164 r  forLoop_idx_0_1623219104[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.164    forLoop_idx_0_1623219104[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y17         FDRE                                         r  forLoop_idx_0_1623219104[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.825     2.015    forLoop_idx_0_1623219104[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  forLoop_idx_0_1623219104[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.319ns (27.252%)  route 0.851ns (72.748%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.125    forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.170 r  forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.170    forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X29Y13         FDRE                                         r  forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.828     2.018    forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y13         FDRE                                         r  forLoop_idx_0_1623219104[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.231ns  (logic 0.329ns (26.694%)  route 0.902ns (73.306%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.902     1.186    forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.231 r  forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.231    forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y17         FDRE                                         r  forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.825     2.015    forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  forLoop_idx_0_1748422957[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.238ns  (logic 0.347ns (28.006%)  route 0.891ns (71.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.891     1.193    forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.238 r  forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.238    forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.818     2.008    forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  forLoop_idx_0_1623219104[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.331ns (25.826%)  route 0.952ns (74.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.064    reset_cond/butt_reset_IBUF
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.109 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.174     1.283    reset_cond/M_reset_cond_in
    SLICE_X14Y13         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y13         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.331ns (25.826%)  route 0.952ns (74.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.064    reset_cond/butt_reset_IBUF
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.109 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.174     1.283    reset_cond/M_reset_cond_in
    SLICE_X14Y13         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y13         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.331ns (25.826%)  route 0.952ns (74.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.064    reset_cond/butt_reset_IBUF
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.109 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.174     1.283    reset_cond/M_reset_cond_in
    SLICE_X14Y13         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y13         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.331ns (25.826%)  route 0.952ns (74.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.778     1.064    reset_cond/butt_reset_IBUF
    SLICE_X14Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.109 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.174     1.283    reset_cond/M_reset_cond_in
    SLICE_X14Y13         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X14Y13         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.321ns  (logic 0.341ns (25.837%)  route 0.980ns (74.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.980     1.276    forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.321 r  forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.321    forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.822     2.012    forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X29Y20         FDRE                                         r  forLoop_idx_0_1623219104[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.813%)  route 1.046ns (76.187%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.046     1.328    forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.373 r  forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.373    forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=545, routed)         0.821     2.011    forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  forLoop_idx_0_1748422957[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





