## This directory contains a list of Verilog files that can be used to test the program
- `full_adder.v` contains a four bit full adder
- `d_ff.v` contains a D Flip-Flop with an asynchronous active_low reset
- `sr_latch.v` contains a set-reset latch