<stg><name>compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5></name>


<trans_list>

<trans id="304" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:8  %in_elem_data_3_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_3_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_3_V_read_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:9  %in_elem_data_2_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_2_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_2_V_read_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:10  %in_elem_data_1_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_1_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_1_V_read_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
codeRepl:11  %in_elem_data_0_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_elem_data_0_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_0_V_read_2"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:12  %kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:13  %kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:14  %kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:15  %kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:16  %kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:17  %kernel_data_V_1_9_load = load i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:18  %kernel_data_V_1_10_load = load i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:19  %kernel_data_V_1_11_load = load i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:20  %kernel_data_V_1_16_load = load i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:21  %kernel_data_V_1_17_load = load i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:22  %kernel_data_V_1_18_load = load i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:23  %kernel_data_V_1_19_load = load i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:24  %kernel_data_V_1_20_load = load i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:25  %kernel_data_V_1_21_load = load i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:26  %kernel_data_V_1_22_load = load i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:27  %kernel_data_V_1_23_load = load i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:28  %kernel_data_V_1_28_load = load i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:29  %kernel_data_V_1_29_load = load i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:30  %kernel_data_V_1_30_load = load i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:31  %kernel_data_V_1_31_load = load i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:32  %kernel_data_V_1_32_load = load i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:33  %kernel_data_V_1_33_load = load i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:34  %kernel_data_V_1_34_load = load i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:35  %kernel_data_V_1_35_load = load i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="576" op_0_bw="576" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
codeRepl:36  %call_ret1 = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>"(i16 %in_elem_data_0_V_read_2, i16 %in_elem_data_1_V_read_2, i16 %in_elem_data_2_V_read_2, i16 %in_elem_data_3_V_read_2, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_6_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load, i16 %kernel_data_V_1_9_load, i16 %kernel_data_V_1_10_load, i16 %kernel_data_V_1_11_load, i16 %kernel_data_V_1_16_load, i16 %kernel_data_V_1_17_load, i16 %kernel_data_V_1_18_load, i16 %kernel_data_V_1_19_load, i16 %kernel_data_V_1_20_load, i16 %kernel_data_V_1_21_load, i16 %kernel_data_V_1_22_load, i16 %kernel_data_V_1_23_load, i16 %kernel_data_V_1_28_load, i16 %kernel_data_V_1_29_load, i16 %kernel_data_V_1_30_load, i16 %kernel_data_V_1_31_load, i16 %kernel_data_V_1_32_load, i16 %kernel_data_V_1_33_load, i16 %kernel_data_V_1_34_load, i16 %kernel_data_V_1_35_load)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:37  %kernel_data_V_1_27_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 11

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_27_ret"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:38  %kernel_data_V_1_26_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 10

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_26_ret"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:39  %kernel_data_V_1_25_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 9

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_25_ret"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:40  %kernel_data_V_1_24_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_24_ret"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:41  %kernel_data_V_1_15_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_15_ret"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:42  %kernel_data_V_1_14_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_14_ret"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:43  %kernel_data_V_1_13_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_13_ret"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:44  %kernel_data_V_1_12_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_12_ret"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:45  %kernel_data_V_1_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_ret"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:46  %kernel_data_V_1_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_ret"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:47  %kernel_data_V_1_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_ret"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:48  %kernel_data_V_1_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_ret"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:49  %kernel_data_V_1_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 12

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_ret"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:50  store i16 %kernel_data_V_1_4_ret, i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:51  %kernel_data_V_1_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 13

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_ret"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:52  store i16 %kernel_data_V_1_5_ret, i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:53  %kernel_data_V_1_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 14

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_ret"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:54  store i16 %kernel_data_V_1_6_ret, i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:55  %kernel_data_V_1_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 15

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_ret"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:56  store i16 %kernel_data_V_1_7_ret, i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:57  %kernel_data_V_1_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_ret"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:58  store i16 %kernel_data_V_1_8_ret, i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:59  %kernel_data_V_1_9_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 17

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_9_ret"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:60  store i16 %kernel_data_V_1_9_ret, i16* @kernel_data_V_1_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:61  %kernel_data_V_1_10_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 18

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_10_ret"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:62  store i16 %kernel_data_V_1_10_ret, i16* @kernel_data_V_1_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:63  %kernel_data_V_1_11_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 19

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_11_ret"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:64  store i16 %kernel_data_V_1_11_ret, i16* @kernel_data_V_1_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:65  %kernel_data_V_1_16_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 20

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_16_ret"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:66  store i16 %kernel_data_V_1_16_ret, i16* @kernel_data_V_1_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:67  %kernel_data_V_1_17_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 21

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_17_ret"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:68  store i16 %kernel_data_V_1_17_ret, i16* @kernel_data_V_1_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:69  %kernel_data_V_1_18_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 22

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_18_ret"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:70  store i16 %kernel_data_V_1_18_ret, i16* @kernel_data_V_1_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:71  %kernel_data_V_1_19_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 23

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_19_ret"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:72  store i16 %kernel_data_V_1_19_ret, i16* @kernel_data_V_1_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:73  %kernel_data_V_1_20_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 24

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_20_ret"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:74  store i16 %kernel_data_V_1_20_ret, i16* @kernel_data_V_1_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:75  %kernel_data_V_1_21_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 25

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_21_ret"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:76  store i16 %kernel_data_V_1_21_ret, i16* @kernel_data_V_1_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:77  %kernel_data_V_1_22_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 26

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_22_ret"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:78  store i16 %kernel_data_V_1_22_ret, i16* @kernel_data_V_1_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:79  %kernel_data_V_1_23_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 27

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_23_ret"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:80  store i16 %kernel_data_V_1_23_ret, i16* @kernel_data_V_1_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:81  %kernel_data_V_1_28_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 28

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_28_ret"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:82  store i16 %kernel_data_V_1_28_ret, i16* @kernel_data_V_1_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:83  %kernel_data_V_1_29_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 29

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_29_ret"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:84  store i16 %kernel_data_V_1_29_ret, i16* @kernel_data_V_1_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:85  %kernel_data_V_1_30_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 30

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_30_ret"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:86  store i16 %kernel_data_V_1_30_ret, i16* @kernel_data_V_1_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:87  %kernel_data_V_1_31_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 31

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_31_ret"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:88  store i16 %kernel_data_V_1_31_ret, i16* @kernel_data_V_1_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:89  %kernel_data_V_1_32_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 32

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_32_ret"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:90  store i16 %kernel_data_V_1_32_ret, i16* @kernel_data_V_1_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:91  %kernel_data_V_1_33_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 33

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_33_ret"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:92  store i16 %kernel_data_V_1_33_ret, i16* @kernel_data_V_1_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:93  %kernel_data_V_1_34_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 34

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_34_ret"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:94  store i16 %kernel_data_V_1_34_ret, i16* @kernel_data_V_1_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="576">
<![CDATA[
codeRepl:95  %kernel_data_V_1_35_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret1, 35

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_35_ret"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
codeRepl:96  store i16 %kernel_data_V_1_35_ret, i16* @kernel_data_V_1_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:97  %sX_2_load = load i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="sX_2_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:98  %icmp_ln289 = icmp eq i32 %sX_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:99  %sY_2_load = load i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="sY_2_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:100  %icmp_ln289_1 = icmp eq i32 %sY_2_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289_1"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:101  %pY_2_load = load i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="pY_2_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:102  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:103  %icmp_ln289_2 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_2"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:104  %pX_2_load = load i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="pX_2_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:105  %tmp_50 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_2_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:106  %icmp_ln289_3 = icmp sgt i31 %tmp_50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_3"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:107  %and_ln289 = and i1 %icmp_ln289, %icmp_ln289_1

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:108  %and_ln289_1 = and i1 %icmp_ln289_2, %icmp_ln289_3

]]></Node>
<StgValue><ssdm name="and_ln289_1"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:109  %and_ln289_2 = and i1 %and_ln289_1, %and_ln289

]]></Node>
<StgValue><ssdm name="and_ln289_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str452, i32 0, i32 0, [1 x i8]* @p_str453, [1 x i8]* @p_str454, [1 x i8]* @p_str455, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str456, [1 x i8]* @p_str457)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str459, i32 0, i32 0, [1 x i8]* @p_str460, [1 x i8]* @p_str461, [1 x i8]* @p_str462, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str463, [1 x i8]* @p_str464)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str466, i32 0, i32 0, [1 x i8]* @p_str467, [1 x i8]* @p_str468, [1 x i8]* @p_str469, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str470, [1 x i8]* @p_str471)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str473, i32 0, i32 0, [1 x i8]* @p_str474, [1 x i8]* @p_str475, [1 x i8]* @p_str476, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str477, [1 x i8]* @p_str478)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str480, i32 0, i32 0, [1 x i8]* @p_str481, [1 x i8]* @p_str482, [1 x i8]* @p_str483, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str484, [1 x i8]* @p_str485)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str487, i32 0, i32 0, [1 x i8]* @p_str488, [1 x i8]* @p_str489, [1 x i8]* @p_str490, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str491, [1 x i8]* @p_str492)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str494, i32 0, i32 0, [1 x i8]* @p_str495, [1 x i8]* @p_str496, [1 x i8]* @p_str497, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str498, [1 x i8]* @p_str499)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i16* %res_stream_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str501, i32 0, i32 0, [1 x i8]* @p_str502, [1 x i8]* @p_str503, [1 x i8]* @p_str504, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str505, [1 x i8]* @p_str506)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:110  br i1 %and_ln289_2, label %0, label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="51" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="166" st_id="3" stage="50" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="167" st_id="4" stage="49" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="168" st_id="5" stage="48" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="169" st_id="6" stage="47" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="170" st_id="7" stage="46" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="171" st_id="8" stage="45" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="172" st_id="9" stage="44" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="43" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="174" st_id="11" stage="42" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="175" st_id="12" stage="41" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="176" st_id="13" stage="40" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="177" st_id="14" stage="39" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="178" st_id="15" stage="38" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="179" st_id="16" stage="37" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="180" st_id="17" stage="36" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="181" st_id="18" stage="35" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="182" st_id="19" stage="34" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="183" st_id="20" stage="33" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="184" st_id="21" stage="32" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="185" st_id="22" stage="31" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="186" st_id="23" stage="30" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="187" st_id="24" stage="29" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="188" st_id="25" stage="28" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="189" st_id="26" stage="27" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="190" st_id="27" stage="26" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="191" st_id="28" stage="25" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="192" st_id="29" stage="24" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="193" st_id="30" stage="23" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="194" st_id="31" stage="22" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="195" st_id="32" stage="21" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="196" st_id="33" stage="20" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="197" st_id="34" stage="19" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="198" st_id="35" stage="18" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="199" st_id="36" stage="17" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="200" st_id="37" stage="16" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="201" st_id="38" stage="15" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="202" st_id="39" stage="14" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="203" st_id="40" stage="13" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="204" st_id="41" stage="12" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="205" st_id="42" stage="11" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="206" st_id="43" stage="10" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="207" st_id="44" stage="9" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="208" st_id="45" stage="8" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="209" st_id="46" stage="7" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="210" st_id="47" stage="6" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="211" st_id="48" stage="5" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="212" st_id="49" stage="4" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="213" st_id="50" stage="3" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="214" st_id="51" stage="2" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="215" st_id="52" stage="1" lat="51">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16">
<![CDATA[
:0  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16 } @"dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0"(i16 %kernel_data_V_1_0_ret, i16 %kernel_data_V_1_1_ret, i16 %kernel_data_V_1_2_ret, i16 %kernel_data_V_1_3_ret, i16 %kernel_data_V_1_4_ret, i16 %kernel_data_V_1_5_ret, i16 %kernel_data_V_1_6_ret, i16 %kernel_data_V_1_7_ret, i16 %kernel_data_V_1_8_ret, i16 %kernel_data_V_1_9_ret, i16 %kernel_data_V_1_10_ret, i16 %kernel_data_V_1_11_ret, i16 %kernel_data_V_1_12_ret, i16 %kernel_data_V_1_13_ret, i16 %kernel_data_V_1_14_ret, i16 %kernel_data_V_1_15_ret, i16 %kernel_data_V_1_16_ret, i16 %kernel_data_V_1_17_ret, i16 %kernel_data_V_1_18_ret, i16 %kernel_data_V_1_19_ret, i16 %kernel_data_V_1_20_ret, i16 %kernel_data_V_1_21_ret, i16 %kernel_data_V_1_22_ret, i16 %kernel_data_V_1_23_ret, i16 %kernel_data_V_1_24_ret, i16 %kernel_data_V_1_25_ret, i16 %kernel_data_V_1_26_ret, i16 %kernel_data_V_1_27_ret, i16 %kernel_data_V_1_28_ret, i16 %kernel_data_V_1_29_ret, i16 %kernel_data_V_1_30_ret, i16 %kernel_data_V_1_31_ret, i16 %kernel_data_V_1_32_ret, i16 %kernel_data_V_1_33_ret, i16 %kernel_data_V_1_34_ret, i16 %kernel_data_V_1_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="216" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="128">
<![CDATA[
:1  %tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>

<operation id="217" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="128">
<![CDATA[
:2  %tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="tmp_data_1_V"/></StgValue>
</operation>

<operation id="218" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="128">
<![CDATA[
:3  %tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="tmp_data_2_V"/></StgValue>
</operation>

<operation id="219" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="128">
<![CDATA[
:4  %tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="tmp_data_3_V"/></StgValue>
</operation>

<operation id="220" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="128">
<![CDATA[
:5  %tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="tmp_data_4_V"/></StgValue>
</operation>

<operation id="221" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="128">
<![CDATA[
:6  %tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="tmp_data_5_V"/></StgValue>
</operation>

<operation id="222" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="128">
<![CDATA[
:7  %tmp_data_6_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="tmp_data_6_V"/></StgValue>
</operation>

<operation id="223" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="128">
<![CDATA[
:8  %tmp_data_7_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="tmp_data_7_V"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="224" st_id="53" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_stream_V_data_0_V, i16* %res_stream_V_data_1_V, i16* %res_stream_V_data_2_V, i16* %res_stream_V_data_3_V, i16* %res_stream_V_data_4_V, i16* %res_stream_V_data_5_V, i16* %res_stream_V_data_6_V, i16* %res_stream_V_data_7_V, i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16 %tmp_data_6_V, i16 %tmp_data_7_V)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="225" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="226" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22:0  %icmp_ln313 = icmp eq i32 %pX_2_load, 5

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="227" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22:1  br i1 %icmp_ln313, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="228" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln326 = add nsw i32 %pX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="229" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln326, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="230" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
<literal name="icmp_ln289" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln328 = add i32 %sX_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="231" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="232" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln328, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="233" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="234" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="235" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="236" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln317 = icmp eq i32 %pY_2_load, 5

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="237" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln317, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="238" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln321 = add nsw i32 %pY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="239" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln321, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="240" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
<literal name="icmp_ln289_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln323 = add i32 %sY_2_load, 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="241" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln323 = select i1 %icmp_ln289_1, i32 2, i32 %add_ln323

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="242" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="243" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="244" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="245" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="246" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge, i32* @sY_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="247" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="248" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln330"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
