// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: comm_content_errinj_altsyncram.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 18.1.0 Build 625 09/12/2018 SJ Standard Edition
// ************************************************************


//Copyright (C) 2018  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Stratix IV" NUMWORDS_A=128 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="CLEAR0" OUTDATA_REG_A="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" RAM_BLOCK_TYPE="MLAB" read_during_write_mode_port_a="DONT_CARE" WIDTH_A=108 WIDTH_BYTEENA_A=1 WIDTHAD_A=7 aclr0 address_a clock0 data_a q_a wren_a
//VERSION_BEGIN 18.1 cbx_altera_syncram_nd_impl 2018:09:12:13:04:24:SJ cbx_altsyncram 2018:09:12:13:04:24:SJ cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_stratixiii 2018:09:12:13:04:24:SJ cbx_stratixv 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Stratix IV" LPM_DECODES=2 LPM_WIDTH=1 data enable eq
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_compare 2018:09:12:13:04:24:SJ cbx_lpm_decode 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  comm_content_errinj_altsyncram_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [0:0]  data;
	input   enable;
	output   [1:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [0:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  eq_node;

	assign
		eq = eq_node,
		eq_node = {(data & enable), ((~ data) & enable)};
endmodule //comm_content_errinj_altsyncram_decode


//lpm_mux DEVICE_FAMILY="Stratix IV" LPM_SIZE=2 LPM_WIDTH=108 LPM_WIDTHS=1 data result sel
//VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ  VERSION_END

//synthesis_resources = lut 36 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  comm_content_errinj_altsyncram_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [215:0]  data;
	output   [107:0]  result;
	input   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [215:0]  data;
	tri0   [0:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	wire_l1_w0_n0_mux_dataout;
	wire	wire_l1_w100_n0_mux_dataout;
	wire	wire_l1_w101_n0_mux_dataout;
	wire	wire_l1_w102_n0_mux_dataout;
	wire	wire_l1_w103_n0_mux_dataout;
	wire	wire_l1_w104_n0_mux_dataout;
	wire	wire_l1_w105_n0_mux_dataout;
	wire	wire_l1_w106_n0_mux_dataout;
	wire	wire_l1_w107_n0_mux_dataout;
	wire	wire_l1_w10_n0_mux_dataout;
	wire	wire_l1_w11_n0_mux_dataout;
	wire	wire_l1_w12_n0_mux_dataout;
	wire	wire_l1_w13_n0_mux_dataout;
	wire	wire_l1_w14_n0_mux_dataout;
	wire	wire_l1_w15_n0_mux_dataout;
	wire	wire_l1_w16_n0_mux_dataout;
	wire	wire_l1_w17_n0_mux_dataout;
	wire	wire_l1_w18_n0_mux_dataout;
	wire	wire_l1_w19_n0_mux_dataout;
	wire	wire_l1_w1_n0_mux_dataout;
	wire	wire_l1_w20_n0_mux_dataout;
	wire	wire_l1_w21_n0_mux_dataout;
	wire	wire_l1_w22_n0_mux_dataout;
	wire	wire_l1_w23_n0_mux_dataout;
	wire	wire_l1_w24_n0_mux_dataout;
	wire	wire_l1_w25_n0_mux_dataout;
	wire	wire_l1_w26_n0_mux_dataout;
	wire	wire_l1_w27_n0_mux_dataout;
	wire	wire_l1_w28_n0_mux_dataout;
	wire	wire_l1_w29_n0_mux_dataout;
	wire	wire_l1_w2_n0_mux_dataout;
	wire	wire_l1_w30_n0_mux_dataout;
	wire	wire_l1_w31_n0_mux_dataout;
	wire	wire_l1_w32_n0_mux_dataout;
	wire	wire_l1_w33_n0_mux_dataout;
	wire	wire_l1_w34_n0_mux_dataout;
	wire	wire_l1_w35_n0_mux_dataout;
	wire	wire_l1_w36_n0_mux_dataout;
	wire	wire_l1_w37_n0_mux_dataout;
	wire	wire_l1_w38_n0_mux_dataout;
	wire	wire_l1_w39_n0_mux_dataout;
	wire	wire_l1_w3_n0_mux_dataout;
	wire	wire_l1_w40_n0_mux_dataout;
	wire	wire_l1_w41_n0_mux_dataout;
	wire	wire_l1_w42_n0_mux_dataout;
	wire	wire_l1_w43_n0_mux_dataout;
	wire	wire_l1_w44_n0_mux_dataout;
	wire	wire_l1_w45_n0_mux_dataout;
	wire	wire_l1_w46_n0_mux_dataout;
	wire	wire_l1_w47_n0_mux_dataout;
	wire	wire_l1_w48_n0_mux_dataout;
	wire	wire_l1_w49_n0_mux_dataout;
	wire	wire_l1_w4_n0_mux_dataout;
	wire	wire_l1_w50_n0_mux_dataout;
	wire	wire_l1_w51_n0_mux_dataout;
	wire	wire_l1_w52_n0_mux_dataout;
	wire	wire_l1_w53_n0_mux_dataout;
	wire	wire_l1_w54_n0_mux_dataout;
	wire	wire_l1_w55_n0_mux_dataout;
	wire	wire_l1_w56_n0_mux_dataout;
	wire	wire_l1_w57_n0_mux_dataout;
	wire	wire_l1_w58_n0_mux_dataout;
	wire	wire_l1_w59_n0_mux_dataout;
	wire	wire_l1_w5_n0_mux_dataout;
	wire	wire_l1_w60_n0_mux_dataout;
	wire	wire_l1_w61_n0_mux_dataout;
	wire	wire_l1_w62_n0_mux_dataout;
	wire	wire_l1_w63_n0_mux_dataout;
	wire	wire_l1_w64_n0_mux_dataout;
	wire	wire_l1_w65_n0_mux_dataout;
	wire	wire_l1_w66_n0_mux_dataout;
	wire	wire_l1_w67_n0_mux_dataout;
	wire	wire_l1_w68_n0_mux_dataout;
	wire	wire_l1_w69_n0_mux_dataout;
	wire	wire_l1_w6_n0_mux_dataout;
	wire	wire_l1_w70_n0_mux_dataout;
	wire	wire_l1_w71_n0_mux_dataout;
	wire	wire_l1_w72_n0_mux_dataout;
	wire	wire_l1_w73_n0_mux_dataout;
	wire	wire_l1_w74_n0_mux_dataout;
	wire	wire_l1_w75_n0_mux_dataout;
	wire	wire_l1_w76_n0_mux_dataout;
	wire	wire_l1_w77_n0_mux_dataout;
	wire	wire_l1_w78_n0_mux_dataout;
	wire	wire_l1_w79_n0_mux_dataout;
	wire	wire_l1_w7_n0_mux_dataout;
	wire	wire_l1_w80_n0_mux_dataout;
	wire	wire_l1_w81_n0_mux_dataout;
	wire	wire_l1_w82_n0_mux_dataout;
	wire	wire_l1_w83_n0_mux_dataout;
	wire	wire_l1_w84_n0_mux_dataout;
	wire	wire_l1_w85_n0_mux_dataout;
	wire	wire_l1_w86_n0_mux_dataout;
	wire	wire_l1_w87_n0_mux_dataout;
	wire	wire_l1_w88_n0_mux_dataout;
	wire	wire_l1_w89_n0_mux_dataout;
	wire	wire_l1_w8_n0_mux_dataout;
	wire	wire_l1_w90_n0_mux_dataout;
	wire	wire_l1_w91_n0_mux_dataout;
	wire	wire_l1_w92_n0_mux_dataout;
	wire	wire_l1_w93_n0_mux_dataout;
	wire	wire_l1_w94_n0_mux_dataout;
	wire	wire_l1_w95_n0_mux_dataout;
	wire	wire_l1_w96_n0_mux_dataout;
	wire	wire_l1_w97_n0_mux_dataout;
	wire	wire_l1_w98_n0_mux_dataout;
	wire	wire_l1_w99_n0_mux_dataout;
	wire	wire_l1_w9_n0_mux_dataout;
	wire  [215:0]  data_wire;
	wire  [107:0]  result_wire_ext;
	wire  [0:0]  sel_wire;

	assign		wire_l1_w0_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[108] : data_wire[0];
	assign		wire_l1_w100_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[208] : data_wire[100];
	assign		wire_l1_w101_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[209] : data_wire[101];
	assign		wire_l1_w102_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[210] : data_wire[102];
	assign		wire_l1_w103_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[211] : data_wire[103];
	assign		wire_l1_w104_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[212] : data_wire[104];
	assign		wire_l1_w105_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[213] : data_wire[105];
	assign		wire_l1_w106_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[214] : data_wire[106];
	assign		wire_l1_w107_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[215] : data_wire[107];
	assign		wire_l1_w10_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[118] : data_wire[10];
	assign		wire_l1_w11_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[119] : data_wire[11];
	assign		wire_l1_w12_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[120] : data_wire[12];
	assign		wire_l1_w13_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[121] : data_wire[13];
	assign		wire_l1_w14_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[122] : data_wire[14];
	assign		wire_l1_w15_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[123] : data_wire[15];
	assign		wire_l1_w16_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[124] : data_wire[16];
	assign		wire_l1_w17_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[125] : data_wire[17];
	assign		wire_l1_w18_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[126] : data_wire[18];
	assign		wire_l1_w19_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[127] : data_wire[19];
	assign		wire_l1_w1_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[109] : data_wire[1];
	assign		wire_l1_w20_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[128] : data_wire[20];
	assign		wire_l1_w21_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[129] : data_wire[21];
	assign		wire_l1_w22_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[130] : data_wire[22];
	assign		wire_l1_w23_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[131] : data_wire[23];
	assign		wire_l1_w24_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[132] : data_wire[24];
	assign		wire_l1_w25_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[133] : data_wire[25];
	assign		wire_l1_w26_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[134] : data_wire[26];
	assign		wire_l1_w27_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[135] : data_wire[27];
	assign		wire_l1_w28_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[136] : data_wire[28];
	assign		wire_l1_w29_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[137] : data_wire[29];
	assign		wire_l1_w2_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[110] : data_wire[2];
	assign		wire_l1_w30_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[138] : data_wire[30];
	assign		wire_l1_w31_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[139] : data_wire[31];
	assign		wire_l1_w32_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[140] : data_wire[32];
	assign		wire_l1_w33_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[141] : data_wire[33];
	assign		wire_l1_w34_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[142] : data_wire[34];
	assign		wire_l1_w35_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[143] : data_wire[35];
	assign		wire_l1_w36_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[144] : data_wire[36];
	assign		wire_l1_w37_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[145] : data_wire[37];
	assign		wire_l1_w38_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[146] : data_wire[38];
	assign		wire_l1_w39_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[147] : data_wire[39];
	assign		wire_l1_w3_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[111] : data_wire[3];
	assign		wire_l1_w40_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[148] : data_wire[40];
	assign		wire_l1_w41_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[149] : data_wire[41];
	assign		wire_l1_w42_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[150] : data_wire[42];
	assign		wire_l1_w43_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[151] : data_wire[43];
	assign		wire_l1_w44_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[152] : data_wire[44];
	assign		wire_l1_w45_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[153] : data_wire[45];
	assign		wire_l1_w46_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[154] : data_wire[46];
	assign		wire_l1_w47_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[155] : data_wire[47];
	assign		wire_l1_w48_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[156] : data_wire[48];
	assign		wire_l1_w49_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[157] : data_wire[49];
	assign		wire_l1_w4_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[112] : data_wire[4];
	assign		wire_l1_w50_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[158] : data_wire[50];
	assign		wire_l1_w51_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[159] : data_wire[51];
	assign		wire_l1_w52_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[160] : data_wire[52];
	assign		wire_l1_w53_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[161] : data_wire[53];
	assign		wire_l1_w54_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[162] : data_wire[54];
	assign		wire_l1_w55_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[163] : data_wire[55];
	assign		wire_l1_w56_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[164] : data_wire[56];
	assign		wire_l1_w57_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[165] : data_wire[57];
	assign		wire_l1_w58_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[166] : data_wire[58];
	assign		wire_l1_w59_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[167] : data_wire[59];
	assign		wire_l1_w5_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[113] : data_wire[5];
	assign		wire_l1_w60_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[168] : data_wire[60];
	assign		wire_l1_w61_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[169] : data_wire[61];
	assign		wire_l1_w62_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[170] : data_wire[62];
	assign		wire_l1_w63_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[171] : data_wire[63];
	assign		wire_l1_w64_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[172] : data_wire[64];
	assign		wire_l1_w65_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[173] : data_wire[65];
	assign		wire_l1_w66_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[174] : data_wire[66];
	assign		wire_l1_w67_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[175] : data_wire[67];
	assign		wire_l1_w68_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[176] : data_wire[68];
	assign		wire_l1_w69_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[177] : data_wire[69];
	assign		wire_l1_w6_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[114] : data_wire[6];
	assign		wire_l1_w70_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[178] : data_wire[70];
	assign		wire_l1_w71_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[179] : data_wire[71];
	assign		wire_l1_w72_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[180] : data_wire[72];
	assign		wire_l1_w73_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[181] : data_wire[73];
	assign		wire_l1_w74_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[182] : data_wire[74];
	assign		wire_l1_w75_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[183] : data_wire[75];
	assign		wire_l1_w76_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[184] : data_wire[76];
	assign		wire_l1_w77_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[185] : data_wire[77];
	assign		wire_l1_w78_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[186] : data_wire[78];
	assign		wire_l1_w79_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[187] : data_wire[79];
	assign		wire_l1_w7_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[115] : data_wire[7];
	assign		wire_l1_w80_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[188] : data_wire[80];
	assign		wire_l1_w81_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[189] : data_wire[81];
	assign		wire_l1_w82_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[190] : data_wire[82];
	assign		wire_l1_w83_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[191] : data_wire[83];
	assign		wire_l1_w84_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[192] : data_wire[84];
	assign		wire_l1_w85_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[193] : data_wire[85];
	assign		wire_l1_w86_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[194] : data_wire[86];
	assign		wire_l1_w87_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[195] : data_wire[87];
	assign		wire_l1_w88_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[196] : data_wire[88];
	assign		wire_l1_w89_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[197] : data_wire[89];
	assign		wire_l1_w8_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[116] : data_wire[8];
	assign		wire_l1_w90_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[198] : data_wire[90];
	assign		wire_l1_w91_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[199] : data_wire[91];
	assign		wire_l1_w92_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[200] : data_wire[92];
	assign		wire_l1_w93_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[201] : data_wire[93];
	assign		wire_l1_w94_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[202] : data_wire[94];
	assign		wire_l1_w95_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[203] : data_wire[95];
	assign		wire_l1_w96_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[204] : data_wire[96];
	assign		wire_l1_w97_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[205] : data_wire[97];
	assign		wire_l1_w98_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[206] : data_wire[98];
	assign		wire_l1_w99_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[207] : data_wire[99];
	assign		wire_l1_w9_n0_mux_dataout = (sel_wire[0] === 1'b1) ? data_wire[117] : data_wire[9];
	assign
		data_wire = {data},
		result = result_wire_ext,
		result_wire_ext = {wire_l1_w107_n0_mux_dataout, wire_l1_w106_n0_mux_dataout, wire_l1_w105_n0_mux_dataout, wire_l1_w104_n0_mux_dataout, wire_l1_w103_n0_mux_dataout, wire_l1_w102_n0_mux_dataout, wire_l1_w101_n0_mux_dataout, wire_l1_w100_n0_mux_dataout, wire_l1_w99_n0_mux_dataout, wire_l1_w98_n0_mux_dataout, wire_l1_w97_n0_mux_dataout, wire_l1_w96_n0_mux_dataout, wire_l1_w95_n0_mux_dataout, wire_l1_w94_n0_mux_dataout, wire_l1_w93_n0_mux_dataout, wire_l1_w92_n0_mux_dataout, wire_l1_w91_n0_mux_dataout, wire_l1_w90_n0_mux_dataout, wire_l1_w89_n0_mux_dataout, wire_l1_w88_n0_mux_dataout, wire_l1_w87_n0_mux_dataout, wire_l1_w86_n0_mux_dataout, wire_l1_w85_n0_mux_dataout, wire_l1_w84_n0_mux_dataout, wire_l1_w83_n0_mux_dataout, wire_l1_w82_n0_mux_dataout, wire_l1_w81_n0_mux_dataout, wire_l1_w80_n0_mux_dataout, wire_l1_w79_n0_mux_dataout, wire_l1_w78_n0_mux_dataout, wire_l1_w77_n0_mux_dataout, wire_l1_w76_n0_mux_dataout, wire_l1_w75_n0_mux_dataout, wire_l1_w74_n0_mux_dataout, wire_l1_w73_n0_mux_dataout, wire_l1_w72_n0_mux_dataout, wire_l1_w71_n0_mux_dataout, wire_l1_w70_n0_mux_dataout, wire_l1_w69_n0_mux_dataout, wire_l1_w68_n0_mux_dataout, wire_l1_w67_n0_mux_dataout, wire_l1_w66_n0_mux_dataout, wire_l1_w65_n0_mux_dataout, wire_l1_w64_n0_mux_dataout, wire_l1_w63_n0_mux_dataout, wire_l1_w62_n0_mux_dataout, wire_l1_w61_n0_mux_dataout, wire_l1_w60_n0_mux_dataout, wire_l1_w59_n0_mux_dataout, wire_l1_w58_n0_mux_dataout, wire_l1_w57_n0_mux_dataout, wire_l1_w56_n0_mux_dataout, wire_l1_w55_n0_mux_dataout, wire_l1_w54_n0_mux_dataout, wire_l1_w53_n0_mux_dataout, wire_l1_w52_n0_mux_dataout, wire_l1_w51_n0_mux_dataout, wire_l1_w50_n0_mux_dataout, wire_l1_w49_n0_mux_dataout, wire_l1_w48_n0_mux_dataout, wire_l1_w47_n0_mux_dataout, wire_l1_w46_n0_mux_dataout, wire_l1_w45_n0_mux_dataout, wire_l1_w44_n0_mux_dataout, wire_l1_w43_n0_mux_dataout, wire_l1_w42_n0_mux_dataout, wire_l1_w41_n0_mux_dataout, wire_l1_w40_n0_mux_dataout, wire_l1_w39_n0_mux_dataout, wire_l1_w38_n0_mux_dataout, wire_l1_w37_n0_mux_dataout, wire_l1_w36_n0_mux_dataout, wire_l1_w35_n0_mux_dataout
, wire_l1_w34_n0_mux_dataout, wire_l1_w33_n0_mux_dataout, wire_l1_w32_n0_mux_dataout, wire_l1_w31_n0_mux_dataout, wire_l1_w30_n0_mux_dataout, wire_l1_w29_n0_mux_dataout, wire_l1_w28_n0_mux_dataout, wire_l1_w27_n0_mux_dataout, wire_l1_w26_n0_mux_dataout, wire_l1_w25_n0_mux_dataout, wire_l1_w24_n0_mux_dataout, wire_l1_w23_n0_mux_dataout, wire_l1_w22_n0_mux_dataout, wire_l1_w21_n0_mux_dataout, wire_l1_w20_n0_mux_dataout, wire_l1_w19_n0_mux_dataout, wire_l1_w18_n0_mux_dataout, wire_l1_w17_n0_mux_dataout, wire_l1_w16_n0_mux_dataout, wire_l1_w15_n0_mux_dataout, wire_l1_w14_n0_mux_dataout, wire_l1_w13_n0_mux_dataout, wire_l1_w12_n0_mux_dataout, wire_l1_w11_n0_mux_dataout, wire_l1_w10_n0_mux_dataout, wire_l1_w9_n0_mux_dataout, wire_l1_w8_n0_mux_dataout, wire_l1_w7_n0_mux_dataout, wire_l1_w6_n0_mux_dataout, wire_l1_w5_n0_mux_dataout, wire_l1_w4_n0_mux_dataout, wire_l1_w3_n0_mux_dataout, wire_l1_w2_n0_mux_dataout, wire_l1_w1_n0_mux_dataout, wire_l1_w0_n0_mux_dataout},
		sel_wire = {sel[0]};
endmodule //comm_content_errinj_altsyncram_mux

//synthesis_resources = lut 37 MLAB 22 reg 230 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"ADV_NETLIST_OPT_ALLOWED=\"NEVER_ALLOW\";OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  comm_content_errinj_altsyncram_altsyncram
	( 
	aclr0,
	address_a,
	clock0,
	data_a,
	q_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   aclr0;
	input   [6:0]  address_a;
	input   clock0;
	input   [107:0]  data_a;
	output   [107:0]  q_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr0;
	tri1   clock0;
	tri1   [107:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;ALLOW_SYNCH_CTRL_USAGE=OFF;DONT_MERGE_REGISTER=ON"} *)
	reg	[107:0]	datain_reg;
	reg	[107:0]	dataout_reg;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON"} *)
	reg	[6:0]	rdaddr_reg;
	(* ALTERA_ATTRIBUTE = {"PRESERVE_REGISTER=ON;DONT_MERGE_REGISTER=ON"} *)
	reg	[6:0]	wraddr_reg;
	wire  [1:0]   wire_wr_decode_eq;
	wire  [107:0]   wire_rd_mux_result;
	wire  [0:0]   wire_lutrama_0portbdataout;
	wire  [0:0]   wire_lutrama_1portbdataout;
	wire  [0:0]   wire_lutrama_2portbdataout;
	wire  [0:0]   wire_lutrama_3portbdataout;
	wire  [0:0]   wire_lutrama_4portbdataout;
	wire  [0:0]   wire_lutrama_5portbdataout;
	wire  [0:0]   wire_lutrama_6portbdataout;
	wire  [0:0]   wire_lutrama_7portbdataout;
	wire  [0:0]   wire_lutrama_8portbdataout;
	wire  [0:0]   wire_lutrama_9portbdataout;
	wire  [0:0]   wire_lutrama_10portbdataout;
	wire  [0:0]   wire_lutrama_11portbdataout;
	wire  [0:0]   wire_lutrama_12portbdataout;
	wire  [0:0]   wire_lutrama_13portbdataout;
	wire  [0:0]   wire_lutrama_14portbdataout;
	wire  [0:0]   wire_lutrama_15portbdataout;
	wire  [0:0]   wire_lutrama_16portbdataout;
	wire  [0:0]   wire_lutrama_17portbdataout;
	wire  [0:0]   wire_lutrama_18portbdataout;
	wire  [0:0]   wire_lutrama_19portbdataout;
	wire  [0:0]   wire_lutrama_20portbdataout;
	wire  [0:0]   wire_lutrama_21portbdataout;
	wire  [0:0]   wire_lutrama_22portbdataout;
	wire  [0:0]   wire_lutrama_23portbdataout;
	wire  [0:0]   wire_lutrama_24portbdataout;
	wire  [0:0]   wire_lutrama_25portbdataout;
	wire  [0:0]   wire_lutrama_26portbdataout;
	wire  [0:0]   wire_lutrama_27portbdataout;
	wire  [0:0]   wire_lutrama_28portbdataout;
	wire  [0:0]   wire_lutrama_29portbdataout;
	wire  [0:0]   wire_lutrama_30portbdataout;
	wire  [0:0]   wire_lutrama_31portbdataout;
	wire  [0:0]   wire_lutrama_32portbdataout;
	wire  [0:0]   wire_lutrama_33portbdataout;
	wire  [0:0]   wire_lutrama_34portbdataout;
	wire  [0:0]   wire_lutrama_35portbdataout;
	wire  [0:0]   wire_lutrama_36portbdataout;
	wire  [0:0]   wire_lutrama_37portbdataout;
	wire  [0:0]   wire_lutrama_38portbdataout;
	wire  [0:0]   wire_lutrama_39portbdataout;
	wire  [0:0]   wire_lutrama_40portbdataout;
	wire  [0:0]   wire_lutrama_41portbdataout;
	wire  [0:0]   wire_lutrama_42portbdataout;
	wire  [0:0]   wire_lutrama_43portbdataout;
	wire  [0:0]   wire_lutrama_44portbdataout;
	wire  [0:0]   wire_lutrama_45portbdataout;
	wire  [0:0]   wire_lutrama_46portbdataout;
	wire  [0:0]   wire_lutrama_47portbdataout;
	wire  [0:0]   wire_lutrama_48portbdataout;
	wire  [0:0]   wire_lutrama_49portbdataout;
	wire  [0:0]   wire_lutrama_50portbdataout;
	wire  [0:0]   wire_lutrama_51portbdataout;
	wire  [0:0]   wire_lutrama_52portbdataout;
	wire  [0:0]   wire_lutrama_53portbdataout;
	wire  [0:0]   wire_lutrama_54portbdataout;
	wire  [0:0]   wire_lutrama_55portbdataout;
	wire  [0:0]   wire_lutrama_56portbdataout;
	wire  [0:0]   wire_lutrama_57portbdataout;
	wire  [0:0]   wire_lutrama_58portbdataout;
	wire  [0:0]   wire_lutrama_59portbdataout;
	wire  [0:0]   wire_lutrama_60portbdataout;
	wire  [0:0]   wire_lutrama_61portbdataout;
	wire  [0:0]   wire_lutrama_62portbdataout;
	wire  [0:0]   wire_lutrama_63portbdataout;
	wire  [0:0]   wire_lutrama_64portbdataout;
	wire  [0:0]   wire_lutrama_65portbdataout;
	wire  [0:0]   wire_lutrama_66portbdataout;
	wire  [0:0]   wire_lutrama_67portbdataout;
	wire  [0:0]   wire_lutrama_68portbdataout;
	wire  [0:0]   wire_lutrama_69portbdataout;
	wire  [0:0]   wire_lutrama_70portbdataout;
	wire  [0:0]   wire_lutrama_71portbdataout;
	wire  [0:0]   wire_lutrama_72portbdataout;
	wire  [0:0]   wire_lutrama_73portbdataout;
	wire  [0:0]   wire_lutrama_74portbdataout;
	wire  [0:0]   wire_lutrama_75portbdataout;
	wire  [0:0]   wire_lutrama_76portbdataout;
	wire  [0:0]   wire_lutrama_77portbdataout;
	wire  [0:0]   wire_lutrama_78portbdataout;
	wire  [0:0]   wire_lutrama_79portbdataout;
	wire  [0:0]   wire_lutrama_80portbdataout;
	wire  [0:0]   wire_lutrama_81portbdataout;
	wire  [0:0]   wire_lutrama_82portbdataout;
	wire  [0:0]   wire_lutrama_83portbdataout;
	wire  [0:0]   wire_lutrama_84portbdataout;
	wire  [0:0]   wire_lutrama_85portbdataout;
	wire  [0:0]   wire_lutrama_86portbdataout;
	wire  [0:0]   wire_lutrama_87portbdataout;
	wire  [0:0]   wire_lutrama_88portbdataout;
	wire  [0:0]   wire_lutrama_89portbdataout;
	wire  [0:0]   wire_lutrama_90portbdataout;
	wire  [0:0]   wire_lutrama_91portbdataout;
	wire  [0:0]   wire_lutrama_92portbdataout;
	wire  [0:0]   wire_lutrama_93portbdataout;
	wire  [0:0]   wire_lutrama_94portbdataout;
	wire  [0:0]   wire_lutrama_95portbdataout;
	wire  [0:0]   wire_lutrama_96portbdataout;
	wire  [0:0]   wire_lutrama_97portbdataout;
	wire  [0:0]   wire_lutrama_98portbdataout;
	wire  [0:0]   wire_lutrama_99portbdataout;
	wire  [0:0]   wire_lutrama_100portbdataout;
	wire  [0:0]   wire_lutrama_101portbdataout;
	wire  [0:0]   wire_lutrama_102portbdataout;
	wire  [0:0]   wire_lutrama_103portbdataout;
	wire  [0:0]   wire_lutrama_104portbdataout;
	wire  [0:0]   wire_lutrama_105portbdataout;
	wire  [0:0]   wire_lutrama_106portbdataout;
	wire  [0:0]   wire_lutrama_107portbdataout;
	wire  [0:0]   wire_lutrama_108portbdataout;
	wire  [0:0]   wire_lutrama_109portbdataout;
	wire  [0:0]   wire_lutrama_110portbdataout;
	wire  [0:0]   wire_lutrama_111portbdataout;
	wire  [0:0]   wire_lutrama_112portbdataout;
	wire  [0:0]   wire_lutrama_113portbdataout;
	wire  [0:0]   wire_lutrama_114portbdataout;
	wire  [0:0]   wire_lutrama_115portbdataout;
	wire  [0:0]   wire_lutrama_116portbdataout;
	wire  [0:0]   wire_lutrama_117portbdataout;
	wire  [0:0]   wire_lutrama_118portbdataout;
	wire  [0:0]   wire_lutrama_119portbdataout;
	wire  [0:0]   wire_lutrama_120portbdataout;
	wire  [0:0]   wire_lutrama_121portbdataout;
	wire  [0:0]   wire_lutrama_122portbdataout;
	wire  [0:0]   wire_lutrama_123portbdataout;
	wire  [0:0]   wire_lutrama_124portbdataout;
	wire  [0:0]   wire_lutrama_125portbdataout;
	wire  [0:0]   wire_lutrama_126portbdataout;
	wire  [0:0]   wire_lutrama_127portbdataout;
	wire  [0:0]   wire_lutrama_128portbdataout;
	wire  [0:0]   wire_lutrama_129portbdataout;
	wire  [0:0]   wire_lutrama_130portbdataout;
	wire  [0:0]   wire_lutrama_131portbdataout;
	wire  [0:0]   wire_lutrama_132portbdataout;
	wire  [0:0]   wire_lutrama_133portbdataout;
	wire  [0:0]   wire_lutrama_134portbdataout;
	wire  [0:0]   wire_lutrama_135portbdataout;
	wire  [0:0]   wire_lutrama_136portbdataout;
	wire  [0:0]   wire_lutrama_137portbdataout;
	wire  [0:0]   wire_lutrama_138portbdataout;
	wire  [0:0]   wire_lutrama_139portbdataout;
	wire  [0:0]   wire_lutrama_140portbdataout;
	wire  [0:0]   wire_lutrama_141portbdataout;
	wire  [0:0]   wire_lutrama_142portbdataout;
	wire  [0:0]   wire_lutrama_143portbdataout;
	wire  [0:0]   wire_lutrama_144portbdataout;
	wire  [0:0]   wire_lutrama_145portbdataout;
	wire  [0:0]   wire_lutrama_146portbdataout;
	wire  [0:0]   wire_lutrama_147portbdataout;
	wire  [0:0]   wire_lutrama_148portbdataout;
	wire  [0:0]   wire_lutrama_149portbdataout;
	wire  [0:0]   wire_lutrama_150portbdataout;
	wire  [0:0]   wire_lutrama_151portbdataout;
	wire  [0:0]   wire_lutrama_152portbdataout;
	wire  [0:0]   wire_lutrama_153portbdataout;
	wire  [0:0]   wire_lutrama_154portbdataout;
	wire  [0:0]   wire_lutrama_155portbdataout;
	wire  [0:0]   wire_lutrama_156portbdataout;
	wire  [0:0]   wire_lutrama_157portbdataout;
	wire  [0:0]   wire_lutrama_158portbdataout;
	wire  [0:0]   wire_lutrama_159portbdataout;
	wire  [0:0]   wire_lutrama_160portbdataout;
	wire  [0:0]   wire_lutrama_161portbdataout;
	wire  [0:0]   wire_lutrama_162portbdataout;
	wire  [0:0]   wire_lutrama_163portbdataout;
	wire  [0:0]   wire_lutrama_164portbdataout;
	wire  [0:0]   wire_lutrama_165portbdataout;
	wire  [0:0]   wire_lutrama_166portbdataout;
	wire  [0:0]   wire_lutrama_167portbdataout;
	wire  [0:0]   wire_lutrama_168portbdataout;
	wire  [0:0]   wire_lutrama_169portbdataout;
	wire  [0:0]   wire_lutrama_170portbdataout;
	wire  [0:0]   wire_lutrama_171portbdataout;
	wire  [0:0]   wire_lutrama_172portbdataout;
	wire  [0:0]   wire_lutrama_173portbdataout;
	wire  [0:0]   wire_lutrama_174portbdataout;
	wire  [0:0]   wire_lutrama_175portbdataout;
	wire  [0:0]   wire_lutrama_176portbdataout;
	wire  [0:0]   wire_lutrama_177portbdataout;
	wire  [0:0]   wire_lutrama_178portbdataout;
	wire  [0:0]   wire_lutrama_179portbdataout;
	wire  [0:0]   wire_lutrama_180portbdataout;
	wire  [0:0]   wire_lutrama_181portbdataout;
	wire  [0:0]   wire_lutrama_182portbdataout;
	wire  [0:0]   wire_lutrama_183portbdataout;
	wire  [0:0]   wire_lutrama_184portbdataout;
	wire  [0:0]   wire_lutrama_185portbdataout;
	wire  [0:0]   wire_lutrama_186portbdataout;
	wire  [0:0]   wire_lutrama_187portbdataout;
	wire  [0:0]   wire_lutrama_188portbdataout;
	wire  [0:0]   wire_lutrama_189portbdataout;
	wire  [0:0]   wire_lutrama_190portbdataout;
	wire  [0:0]   wire_lutrama_191portbdataout;
	wire  [0:0]   wire_lutrama_192portbdataout;
	wire  [0:0]   wire_lutrama_193portbdataout;
	wire  [0:0]   wire_lutrama_194portbdataout;
	wire  [0:0]   wire_lutrama_195portbdataout;
	wire  [0:0]   wire_lutrama_196portbdataout;
	wire  [0:0]   wire_lutrama_197portbdataout;
	wire  [0:0]   wire_lutrama_198portbdataout;
	wire  [0:0]   wire_lutrama_199portbdataout;
	wire  [0:0]   wire_lutrama_200portbdataout;
	wire  [0:0]   wire_lutrama_201portbdataout;
	wire  [0:0]   wire_lutrama_202portbdataout;
	wire  [0:0]   wire_lutrama_203portbdataout;
	wire  [0:0]   wire_lutrama_204portbdataout;
	wire  [0:0]   wire_lutrama_205portbdataout;
	wire  [0:0]   wire_lutrama_206portbdataout;
	wire  [0:0]   wire_lutrama_207portbdataout;
	wire  [0:0]   wire_lutrama_208portbdataout;
	wire  [0:0]   wire_lutrama_209portbdataout;
	wire  [0:0]   wire_lutrama_210portbdataout;
	wire  [0:0]   wire_lutrama_211portbdataout;
	wire  [0:0]   wire_lutrama_212portbdataout;
	wire  [0:0]   wire_lutrama_213portbdataout;
	wire  [0:0]   wire_lutrama_214portbdataout;
	wire  [0:0]   wire_lutrama_215portbdataout;
	wire  [107:0]  datain_wire;
	wire  [107:0]  dataout_wire;
	wire  [6:0]  rdaddr_wire;
	wire  wr_en;
	wire  [6:0]  wraddr_wire;

	// synopsys translate_off
	initial
		datain_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  datain_reg <= data_a;
	// synopsys translate_off
	initial
		dataout_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock0 or  posedge aclr0)
		if (aclr0 == 1'b1) dataout_reg <= 108'b0;
		else  dataout_reg <= dataout_wire;
	// synopsys translate_off
	initial
		rdaddr_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  rdaddr_reg <= address_a;
	// synopsys translate_off
	initial
		wraddr_reg = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  wraddr_reg <= address_a;
	comm_content_errinj_altsyncram_decode   wr_decode
	( 
	.data(address_a[6]),
	.enable(wr_en),
	.eq(wire_wr_decode_eq));
	comm_content_errinj_altsyncram_mux   rd_mux
	( 
	.data({wire_lutrama_215portbdataout[0:0], wire_lutrama_214portbdataout[0:0], wire_lutrama_213portbdataout[0:0], wire_lutrama_212portbdataout[0:0], wire_lutrama_211portbdataout[0:0], wire_lutrama_210portbdataout[0:0], wire_lutrama_209portbdataout[0:0], wire_lutrama_208portbdataout[0:0], wire_lutrama_207portbdataout[0:0], wire_lutrama_206portbdataout[0:0], wire_lutrama_205portbdataout[0:0], wire_lutrama_204portbdataout[0:0], wire_lutrama_203portbdataout[0:0], wire_lutrama_202portbdataout[0:0], wire_lutrama_201portbdataout[0:0], wire_lutrama_200portbdataout[0:0], wire_lutrama_199portbdataout[0:0], wire_lutrama_198portbdataout[0:0], wire_lutrama_197portbdataout[0:0], wire_lutrama_196portbdataout[0:0], wire_lutrama_195portbdataout[0:0], wire_lutrama_194portbdataout[0:0], wire_lutrama_193portbdataout[0:0], wire_lutrama_192portbdataout[0:0], wire_lutrama_191portbdataout[0:0], wire_lutrama_190portbdataout[0:0], wire_lutrama_189portbdataout[0:0], wire_lutrama_188portbdataout[0:0], wire_lutrama_187portbdataout[0:0], wire_lutrama_186portbdataout[0:0], wire_lutrama_185portbdataout[0:0], wire_lutrama_184portbdataout[0:0], wire_lutrama_183portbdataout[0:0], wire_lutrama_182portbdataout[0:0], wire_lutrama_181portbdataout[0:0], wire_lutrama_180portbdataout[0:0], wire_lutrama_179portbdataout[0:0], wire_lutrama_178portbdataout[0:0], wire_lutrama_177portbdataout[0:0], wire_lutrama_176portbdataout[0:0], wire_lutrama_175portbdataout[0:0], wire_lutrama_174portbdataout[0:0], wire_lutrama_173portbdataout[0:0], wire_lutrama_172portbdataout[0:0], wire_lutrama_171portbdataout[0:0], wire_lutrama_170portbdataout[0:0], wire_lutrama_169portbdataout[0:0], wire_lutrama_168portbdataout[0:0], wire_lutrama_167portbdataout[0:0], wire_lutrama_166portbdataout[0:0], wire_lutrama_165portbdataout[0:0], wire_lutrama_164portbdataout[0:0], wire_lutrama_163portbdataout[0:0], wire_lutrama_162portbdataout[0:0], wire_lutrama_161portbdataout[0:0], wire_lutrama_160portbdataout[0:0], wire_lutrama_159portbdataout[0:0], wire_lutrama_158portbdataout[0:0], wire_lutrama_157portbdataout[0:0]
, wire_lutrama_156portbdataout[0:0], wire_lutrama_155portbdataout[0:0], wire_lutrama_154portbdataout[0:0], wire_lutrama_153portbdataout[0:0], wire_lutrama_152portbdataout[0:0], wire_lutrama_151portbdataout[0:0], wire_lutrama_150portbdataout[0:0], wire_lutrama_149portbdataout[0:0], wire_lutrama_148portbdataout[0:0], wire_lutrama_147portbdataout[0:0], wire_lutrama_146portbdataout[0:0], wire_lutrama_145portbdataout[0:0], wire_lutrama_144portbdataout[0:0], wire_lutrama_143portbdataout[0:0], wire_lutrama_142portbdataout[0:0], wire_lutrama_141portbdataout[0:0], wire_lutrama_140portbdataout[0:0], wire_lutrama_139portbdataout[0:0], wire_lutrama_138portbdataout[0:0], wire_lutrama_137portbdataout[0:0], wire_lutrama_136portbdataout[0:0], wire_lutrama_135portbdataout[0:0], wire_lutrama_134portbdataout[0:0], wire_lutrama_133portbdataout[0:0], wire_lutrama_132portbdataout[0:0], wire_lutrama_131portbdataout[0:0], wire_lutrama_130portbdataout[0:0], wire_lutrama_129portbdataout[0:0], wire_lutrama_128portbdataout[0:0], wire_lutrama_127portbdataout[0:0], wire_lutrama_126portbdataout[0:0], wire_lutrama_125portbdataout[0:0], wire_lutrama_124portbdataout[0:0], wire_lutrama_123portbdataout[0:0], wire_lutrama_122portbdataout[0:0], wire_lutrama_121portbdataout[0:0], wire_lutrama_120portbdataout[0:0], wire_lutrama_119portbdataout[0:0], wire_lutrama_118portbdataout[0:0], wire_lutrama_117portbdataout[0:0], wire_lutrama_116portbdataout[0:0], wire_lutrama_115portbdataout[0:0], wire_lutrama_114portbdataout[0:0], wire_lutrama_113portbdataout[0:0], wire_lutrama_112portbdataout[0:0], wire_lutrama_111portbdataout[0:0], wire_lutrama_110portbdataout[0:0], wire_lutrama_109portbdataout[0:0], wire_lutrama_108portbdataout[0:0], wire_lutrama_107portbdataout[0:0], wire_lutrama_106portbdataout[0:0], wire_lutrama_105portbdataout[0:0], wire_lutrama_104portbdataout[0:0], wire_lutrama_103portbdataout[0:0], wire_lutrama_102portbdataout[0:0], wire_lutrama_101portbdataout[0:0], wire_lutrama_100portbdataout[0:0], wire_lutrama_99portbdataout[0:0], wire_lutrama_98portbdataout[0:0]
, wire_lutrama_97portbdataout[0:0], wire_lutrama_96portbdataout[0:0], wire_lutrama_95portbdataout[0:0], wire_lutrama_94portbdataout[0:0], wire_lutrama_93portbdataout[0:0], wire_lutrama_92portbdataout[0:0], wire_lutrama_91portbdataout[0:0], wire_lutrama_90portbdataout[0:0], wire_lutrama_89portbdataout[0:0], wire_lutrama_88portbdataout[0:0], wire_lutrama_87portbdataout[0:0], wire_lutrama_86portbdataout[0:0], wire_lutrama_85portbdataout[0:0], wire_lutrama_84portbdataout[0:0], wire_lutrama_83portbdataout[0:0], wire_lutrama_82portbdataout[0:0], wire_lutrama_81portbdataout[0:0], wire_lutrama_80portbdataout[0:0], wire_lutrama_79portbdataout[0:0], wire_lutrama_78portbdataout[0:0], wire_lutrama_77portbdataout[0:0], wire_lutrama_76portbdataout[0:0], wire_lutrama_75portbdataout[0:0], wire_lutrama_74portbdataout[0:0], wire_lutrama_73portbdataout[0:0], wire_lutrama_72portbdataout[0:0], wire_lutrama_71portbdataout[0:0], wire_lutrama_70portbdataout[0:0], wire_lutrama_69portbdataout[0:0], wire_lutrama_68portbdataout[0:0], wire_lutrama_67portbdataout[0:0], wire_lutrama_66portbdataout[0:0], wire_lutrama_65portbdataout[0:0], wire_lutrama_64portbdataout[0:0], wire_lutrama_63portbdataout[0:0], wire_lutrama_62portbdataout[0:0], wire_lutrama_61portbdataout[0:0], wire_lutrama_60portbdataout[0:0], wire_lutrama_59portbdataout[0:0], wire_lutrama_58portbdataout[0:0], wire_lutrama_57portbdataout[0:0], wire_lutrama_56portbdataout[0:0], wire_lutrama_55portbdataout[0:0], wire_lutrama_54portbdataout[0:0], wire_lutrama_53portbdataout[0:0], wire_lutrama_52portbdataout[0:0], wire_lutrama_51portbdataout[0:0], wire_lutrama_50portbdataout[0:0], wire_lutrama_49portbdataout[0:0], wire_lutrama_48portbdataout[0:0], wire_lutrama_47portbdataout[0:0], wire_lutrama_46portbdataout[0:0], wire_lutrama_45portbdataout[0:0], wire_lutrama_44portbdataout[0:0], wire_lutrama_43portbdataout[0:0], wire_lutrama_42portbdataout[0:0], wire_lutrama_41portbdataout[0:0], wire_lutrama_40portbdataout[0:0], wire_lutrama_39portbdataout[0:0], wire_lutrama_38portbdataout[0:0], wire_lutrama_37portbdataout[0:0]
, wire_lutrama_36portbdataout[0:0], wire_lutrama_35portbdataout[0:0], wire_lutrama_34portbdataout[0:0], wire_lutrama_33portbdataout[0:0], wire_lutrama_32portbdataout[0:0], wire_lutrama_31portbdataout[0:0], wire_lutrama_30portbdataout[0:0], wire_lutrama_29portbdataout[0:0], wire_lutrama_28portbdataout[0:0], wire_lutrama_27portbdataout[0:0], wire_lutrama_26portbdataout[0:0], wire_lutrama_25portbdataout[0:0], wire_lutrama_24portbdataout[0:0], wire_lutrama_23portbdataout[0:0], wire_lutrama_22portbdataout[0:0], wire_lutrama_21portbdataout[0:0], wire_lutrama_20portbdataout[0:0], wire_lutrama_19portbdataout[0:0], wire_lutrama_18portbdataout[0:0], wire_lutrama_17portbdataout[0:0], wire_lutrama_16portbdataout[0:0], wire_lutrama_15portbdataout[0:0], wire_lutrama_14portbdataout[0:0], wire_lutrama_13portbdataout[0:0], wire_lutrama_12portbdataout[0:0], wire_lutrama_11portbdataout[0:0], wire_lutrama_10portbdataout[0:0], wire_lutrama_9portbdataout[0:0], wire_lutrama_8portbdataout[0:0], wire_lutrama_7portbdataout[0:0], wire_lutrama_6portbdataout[0:0], wire_lutrama_5portbdataout[0:0], wire_lutrama_4portbdataout[0:0], wire_lutrama_3portbdataout[0:0], wire_lutrama_2portbdataout[0:0], wire_lutrama_1portbdataout[0:0], wire_lutrama_0portbdataout[0:0]}),
	.result(wire_rd_mux_result),
	.sel(rdaddr_wire[6]));
	stratixiv_mlab_cell   lutrama_0
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[0]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_0portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_0.address_width = 6,
		lutrama_0.data_width = 1,
		lutrama_0.first_address = 0,
		lutrama_0.first_bit_number = 0,
		lutrama_0.last_address = 63,
		lutrama_0.logical_ram_depth = 128,
		lutrama_0.logical_ram_name = "altdpram_instance",
		lutrama_0.logical_ram_width = 108,
		lutrama_0.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_1
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[1]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_1portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_1.address_width = 6,
		lutrama_1.data_width = 1,
		lutrama_1.first_address = 0,
		lutrama_1.first_bit_number = 1,
		lutrama_1.last_address = 63,
		lutrama_1.logical_ram_depth = 128,
		lutrama_1.logical_ram_name = "altdpram_instance",
		lutrama_1.logical_ram_width = 108,
		lutrama_1.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_2
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[2]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_2portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_2.address_width = 6,
		lutrama_2.data_width = 1,
		lutrama_2.first_address = 0,
		lutrama_2.first_bit_number = 2,
		lutrama_2.last_address = 63,
		lutrama_2.logical_ram_depth = 128,
		lutrama_2.logical_ram_name = "altdpram_instance",
		lutrama_2.logical_ram_width = 108,
		lutrama_2.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_3
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[3]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_3portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_3.address_width = 6,
		lutrama_3.data_width = 1,
		lutrama_3.first_address = 0,
		lutrama_3.first_bit_number = 3,
		lutrama_3.last_address = 63,
		lutrama_3.logical_ram_depth = 128,
		lutrama_3.logical_ram_name = "altdpram_instance",
		lutrama_3.logical_ram_width = 108,
		lutrama_3.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_4
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[4]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_4portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_4.address_width = 6,
		lutrama_4.data_width = 1,
		lutrama_4.first_address = 0,
		lutrama_4.first_bit_number = 4,
		lutrama_4.last_address = 63,
		lutrama_4.logical_ram_depth = 128,
		lutrama_4.logical_ram_name = "altdpram_instance",
		lutrama_4.logical_ram_width = 108,
		lutrama_4.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_5
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[5]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_5portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_5.address_width = 6,
		lutrama_5.data_width = 1,
		lutrama_5.first_address = 0,
		lutrama_5.first_bit_number = 5,
		lutrama_5.last_address = 63,
		lutrama_5.logical_ram_depth = 128,
		lutrama_5.logical_ram_name = "altdpram_instance",
		lutrama_5.logical_ram_width = 108,
		lutrama_5.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_6
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[6]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_6portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_6.address_width = 6,
		lutrama_6.data_width = 1,
		lutrama_6.first_address = 0,
		lutrama_6.first_bit_number = 6,
		lutrama_6.last_address = 63,
		lutrama_6.logical_ram_depth = 128,
		lutrama_6.logical_ram_name = "altdpram_instance",
		lutrama_6.logical_ram_width = 108,
		lutrama_6.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_7
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[7]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_7portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_7.address_width = 6,
		lutrama_7.data_width = 1,
		lutrama_7.first_address = 0,
		lutrama_7.first_bit_number = 7,
		lutrama_7.last_address = 63,
		lutrama_7.logical_ram_depth = 128,
		lutrama_7.logical_ram_name = "altdpram_instance",
		lutrama_7.logical_ram_width = 108,
		lutrama_7.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_8
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[8]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_8portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_8.address_width = 6,
		lutrama_8.data_width = 1,
		lutrama_8.first_address = 0,
		lutrama_8.first_bit_number = 8,
		lutrama_8.last_address = 63,
		lutrama_8.logical_ram_depth = 128,
		lutrama_8.logical_ram_name = "altdpram_instance",
		lutrama_8.logical_ram_width = 108,
		lutrama_8.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_9
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[9]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_9portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_9.address_width = 6,
		lutrama_9.data_width = 1,
		lutrama_9.first_address = 0,
		lutrama_9.first_bit_number = 9,
		lutrama_9.last_address = 63,
		lutrama_9.logical_ram_depth = 128,
		lutrama_9.logical_ram_name = "altdpram_instance",
		lutrama_9.logical_ram_width = 108,
		lutrama_9.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_10
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[10]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_10portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_10.address_width = 6,
		lutrama_10.data_width = 1,
		lutrama_10.first_address = 0,
		lutrama_10.first_bit_number = 10,
		lutrama_10.last_address = 63,
		lutrama_10.logical_ram_depth = 128,
		lutrama_10.logical_ram_name = "altdpram_instance",
		lutrama_10.logical_ram_width = 108,
		lutrama_10.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_11
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[11]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_11portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_11.address_width = 6,
		lutrama_11.data_width = 1,
		lutrama_11.first_address = 0,
		lutrama_11.first_bit_number = 11,
		lutrama_11.last_address = 63,
		lutrama_11.logical_ram_depth = 128,
		lutrama_11.logical_ram_name = "altdpram_instance",
		lutrama_11.logical_ram_width = 108,
		lutrama_11.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_12
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[12]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_12portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_12.address_width = 6,
		lutrama_12.data_width = 1,
		lutrama_12.first_address = 0,
		lutrama_12.first_bit_number = 12,
		lutrama_12.last_address = 63,
		lutrama_12.logical_ram_depth = 128,
		lutrama_12.logical_ram_name = "altdpram_instance",
		lutrama_12.logical_ram_width = 108,
		lutrama_12.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_13
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[13]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_13portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_13.address_width = 6,
		lutrama_13.data_width = 1,
		lutrama_13.first_address = 0,
		lutrama_13.first_bit_number = 13,
		lutrama_13.last_address = 63,
		lutrama_13.logical_ram_depth = 128,
		lutrama_13.logical_ram_name = "altdpram_instance",
		lutrama_13.logical_ram_width = 108,
		lutrama_13.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_14
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[14]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_14portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_14.address_width = 6,
		lutrama_14.data_width = 1,
		lutrama_14.first_address = 0,
		lutrama_14.first_bit_number = 14,
		lutrama_14.last_address = 63,
		lutrama_14.logical_ram_depth = 128,
		lutrama_14.logical_ram_name = "altdpram_instance",
		lutrama_14.logical_ram_width = 108,
		lutrama_14.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_15
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[15]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_15portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_15.address_width = 6,
		lutrama_15.data_width = 1,
		lutrama_15.first_address = 0,
		lutrama_15.first_bit_number = 15,
		lutrama_15.last_address = 63,
		lutrama_15.logical_ram_depth = 128,
		lutrama_15.logical_ram_name = "altdpram_instance",
		lutrama_15.logical_ram_width = 108,
		lutrama_15.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_16
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[16]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_16portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_16.address_width = 6,
		lutrama_16.data_width = 1,
		lutrama_16.first_address = 0,
		lutrama_16.first_bit_number = 16,
		lutrama_16.last_address = 63,
		lutrama_16.logical_ram_depth = 128,
		lutrama_16.logical_ram_name = "altdpram_instance",
		lutrama_16.logical_ram_width = 108,
		lutrama_16.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_17
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[17]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_17portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_17.address_width = 6,
		lutrama_17.data_width = 1,
		lutrama_17.first_address = 0,
		lutrama_17.first_bit_number = 17,
		lutrama_17.last_address = 63,
		lutrama_17.logical_ram_depth = 128,
		lutrama_17.logical_ram_name = "altdpram_instance",
		lutrama_17.logical_ram_width = 108,
		lutrama_17.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_18
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[18]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_18portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_18.address_width = 6,
		lutrama_18.data_width = 1,
		lutrama_18.first_address = 0,
		lutrama_18.first_bit_number = 18,
		lutrama_18.last_address = 63,
		lutrama_18.logical_ram_depth = 128,
		lutrama_18.logical_ram_name = "altdpram_instance",
		lutrama_18.logical_ram_width = 108,
		lutrama_18.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_19
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[19]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_19portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_19.address_width = 6,
		lutrama_19.data_width = 1,
		lutrama_19.first_address = 0,
		lutrama_19.first_bit_number = 19,
		lutrama_19.last_address = 63,
		lutrama_19.logical_ram_depth = 128,
		lutrama_19.logical_ram_name = "altdpram_instance",
		lutrama_19.logical_ram_width = 108,
		lutrama_19.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_20
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[20]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_20portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_20.address_width = 6,
		lutrama_20.data_width = 1,
		lutrama_20.first_address = 0,
		lutrama_20.first_bit_number = 20,
		lutrama_20.last_address = 63,
		lutrama_20.logical_ram_depth = 128,
		lutrama_20.logical_ram_name = "altdpram_instance",
		lutrama_20.logical_ram_width = 108,
		lutrama_20.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_21
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[21]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_21portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_21.address_width = 6,
		lutrama_21.data_width = 1,
		lutrama_21.first_address = 0,
		lutrama_21.first_bit_number = 21,
		lutrama_21.last_address = 63,
		lutrama_21.logical_ram_depth = 128,
		lutrama_21.logical_ram_name = "altdpram_instance",
		lutrama_21.logical_ram_width = 108,
		lutrama_21.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_22
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[22]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_22portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_22.address_width = 6,
		lutrama_22.data_width = 1,
		lutrama_22.first_address = 0,
		lutrama_22.first_bit_number = 22,
		lutrama_22.last_address = 63,
		lutrama_22.logical_ram_depth = 128,
		lutrama_22.logical_ram_name = "altdpram_instance",
		lutrama_22.logical_ram_width = 108,
		lutrama_22.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_23
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[23]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_23portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_23.address_width = 6,
		lutrama_23.data_width = 1,
		lutrama_23.first_address = 0,
		lutrama_23.first_bit_number = 23,
		lutrama_23.last_address = 63,
		lutrama_23.logical_ram_depth = 128,
		lutrama_23.logical_ram_name = "altdpram_instance",
		lutrama_23.logical_ram_width = 108,
		lutrama_23.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_24
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[24]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_24portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_24.address_width = 6,
		lutrama_24.data_width = 1,
		lutrama_24.first_address = 0,
		lutrama_24.first_bit_number = 24,
		lutrama_24.last_address = 63,
		lutrama_24.logical_ram_depth = 128,
		lutrama_24.logical_ram_name = "altdpram_instance",
		lutrama_24.logical_ram_width = 108,
		lutrama_24.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_25
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[25]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_25portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_25.address_width = 6,
		lutrama_25.data_width = 1,
		lutrama_25.first_address = 0,
		lutrama_25.first_bit_number = 25,
		lutrama_25.last_address = 63,
		lutrama_25.logical_ram_depth = 128,
		lutrama_25.logical_ram_name = "altdpram_instance",
		lutrama_25.logical_ram_width = 108,
		lutrama_25.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_26
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[26]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_26portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_26.address_width = 6,
		lutrama_26.data_width = 1,
		lutrama_26.first_address = 0,
		lutrama_26.first_bit_number = 26,
		lutrama_26.last_address = 63,
		lutrama_26.logical_ram_depth = 128,
		lutrama_26.logical_ram_name = "altdpram_instance",
		lutrama_26.logical_ram_width = 108,
		lutrama_26.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_27
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[27]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_27portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_27.address_width = 6,
		lutrama_27.data_width = 1,
		lutrama_27.first_address = 0,
		lutrama_27.first_bit_number = 27,
		lutrama_27.last_address = 63,
		lutrama_27.logical_ram_depth = 128,
		lutrama_27.logical_ram_name = "altdpram_instance",
		lutrama_27.logical_ram_width = 108,
		lutrama_27.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_28
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[28]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_28portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_28.address_width = 6,
		lutrama_28.data_width = 1,
		lutrama_28.first_address = 0,
		lutrama_28.first_bit_number = 28,
		lutrama_28.last_address = 63,
		lutrama_28.logical_ram_depth = 128,
		lutrama_28.logical_ram_name = "altdpram_instance",
		lutrama_28.logical_ram_width = 108,
		lutrama_28.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_29
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[29]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_29portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_29.address_width = 6,
		lutrama_29.data_width = 1,
		lutrama_29.first_address = 0,
		lutrama_29.first_bit_number = 29,
		lutrama_29.last_address = 63,
		lutrama_29.logical_ram_depth = 128,
		lutrama_29.logical_ram_name = "altdpram_instance",
		lutrama_29.logical_ram_width = 108,
		lutrama_29.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_30
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[30]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_30portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_30.address_width = 6,
		lutrama_30.data_width = 1,
		lutrama_30.first_address = 0,
		lutrama_30.first_bit_number = 30,
		lutrama_30.last_address = 63,
		lutrama_30.logical_ram_depth = 128,
		lutrama_30.logical_ram_name = "altdpram_instance",
		lutrama_30.logical_ram_width = 108,
		lutrama_30.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_31
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[31]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_31portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_31.address_width = 6,
		lutrama_31.data_width = 1,
		lutrama_31.first_address = 0,
		lutrama_31.first_bit_number = 31,
		lutrama_31.last_address = 63,
		lutrama_31.logical_ram_depth = 128,
		lutrama_31.logical_ram_name = "altdpram_instance",
		lutrama_31.logical_ram_width = 108,
		lutrama_31.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_32
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[32]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_32portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_32.address_width = 6,
		lutrama_32.data_width = 1,
		lutrama_32.first_address = 0,
		lutrama_32.first_bit_number = 32,
		lutrama_32.last_address = 63,
		lutrama_32.logical_ram_depth = 128,
		lutrama_32.logical_ram_name = "altdpram_instance",
		lutrama_32.logical_ram_width = 108,
		lutrama_32.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_33
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[33]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_33portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_33.address_width = 6,
		lutrama_33.data_width = 1,
		lutrama_33.first_address = 0,
		lutrama_33.first_bit_number = 33,
		lutrama_33.last_address = 63,
		lutrama_33.logical_ram_depth = 128,
		lutrama_33.logical_ram_name = "altdpram_instance",
		lutrama_33.logical_ram_width = 108,
		lutrama_33.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_34
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[34]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_34portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_34.address_width = 6,
		lutrama_34.data_width = 1,
		lutrama_34.first_address = 0,
		lutrama_34.first_bit_number = 34,
		lutrama_34.last_address = 63,
		lutrama_34.logical_ram_depth = 128,
		lutrama_34.logical_ram_name = "altdpram_instance",
		lutrama_34.logical_ram_width = 108,
		lutrama_34.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_35
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[35]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_35portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_35.address_width = 6,
		lutrama_35.data_width = 1,
		lutrama_35.first_address = 0,
		lutrama_35.first_bit_number = 35,
		lutrama_35.last_address = 63,
		lutrama_35.logical_ram_depth = 128,
		lutrama_35.logical_ram_name = "altdpram_instance",
		lutrama_35.logical_ram_width = 108,
		lutrama_35.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_36
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[36]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_36portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_36.address_width = 6,
		lutrama_36.data_width = 1,
		lutrama_36.first_address = 0,
		lutrama_36.first_bit_number = 36,
		lutrama_36.last_address = 63,
		lutrama_36.logical_ram_depth = 128,
		lutrama_36.logical_ram_name = "altdpram_instance",
		lutrama_36.logical_ram_width = 108,
		lutrama_36.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_37
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[37]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_37portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_37.address_width = 6,
		lutrama_37.data_width = 1,
		lutrama_37.first_address = 0,
		lutrama_37.first_bit_number = 37,
		lutrama_37.last_address = 63,
		lutrama_37.logical_ram_depth = 128,
		lutrama_37.logical_ram_name = "altdpram_instance",
		lutrama_37.logical_ram_width = 108,
		lutrama_37.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_38
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[38]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_38portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_38.address_width = 6,
		lutrama_38.data_width = 1,
		lutrama_38.first_address = 0,
		lutrama_38.first_bit_number = 38,
		lutrama_38.last_address = 63,
		lutrama_38.logical_ram_depth = 128,
		lutrama_38.logical_ram_name = "altdpram_instance",
		lutrama_38.logical_ram_width = 108,
		lutrama_38.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_39
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[39]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_39portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_39.address_width = 6,
		lutrama_39.data_width = 1,
		lutrama_39.first_address = 0,
		lutrama_39.first_bit_number = 39,
		lutrama_39.last_address = 63,
		lutrama_39.logical_ram_depth = 128,
		lutrama_39.logical_ram_name = "altdpram_instance",
		lutrama_39.logical_ram_width = 108,
		lutrama_39.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_40
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[40]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_40portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_40.address_width = 6,
		lutrama_40.data_width = 1,
		lutrama_40.first_address = 0,
		lutrama_40.first_bit_number = 40,
		lutrama_40.last_address = 63,
		lutrama_40.logical_ram_depth = 128,
		lutrama_40.logical_ram_name = "altdpram_instance",
		lutrama_40.logical_ram_width = 108,
		lutrama_40.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_41
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[41]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_41portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_41.address_width = 6,
		lutrama_41.data_width = 1,
		lutrama_41.first_address = 0,
		lutrama_41.first_bit_number = 41,
		lutrama_41.last_address = 63,
		lutrama_41.logical_ram_depth = 128,
		lutrama_41.logical_ram_name = "altdpram_instance",
		lutrama_41.logical_ram_width = 108,
		lutrama_41.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_42
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[42]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_42portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_42.address_width = 6,
		lutrama_42.data_width = 1,
		lutrama_42.first_address = 0,
		lutrama_42.first_bit_number = 42,
		lutrama_42.last_address = 63,
		lutrama_42.logical_ram_depth = 128,
		lutrama_42.logical_ram_name = "altdpram_instance",
		lutrama_42.logical_ram_width = 108,
		lutrama_42.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_43
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[43]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_43portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_43.address_width = 6,
		lutrama_43.data_width = 1,
		lutrama_43.first_address = 0,
		lutrama_43.first_bit_number = 43,
		lutrama_43.last_address = 63,
		lutrama_43.logical_ram_depth = 128,
		lutrama_43.logical_ram_name = "altdpram_instance",
		lutrama_43.logical_ram_width = 108,
		lutrama_43.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_44
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[44]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_44portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_44.address_width = 6,
		lutrama_44.data_width = 1,
		lutrama_44.first_address = 0,
		lutrama_44.first_bit_number = 44,
		lutrama_44.last_address = 63,
		lutrama_44.logical_ram_depth = 128,
		lutrama_44.logical_ram_name = "altdpram_instance",
		lutrama_44.logical_ram_width = 108,
		lutrama_44.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_45
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[45]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_45portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_45.address_width = 6,
		lutrama_45.data_width = 1,
		lutrama_45.first_address = 0,
		lutrama_45.first_bit_number = 45,
		lutrama_45.last_address = 63,
		lutrama_45.logical_ram_depth = 128,
		lutrama_45.logical_ram_name = "altdpram_instance",
		lutrama_45.logical_ram_width = 108,
		lutrama_45.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_46
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[46]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_46portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_46.address_width = 6,
		lutrama_46.data_width = 1,
		lutrama_46.first_address = 0,
		lutrama_46.first_bit_number = 46,
		lutrama_46.last_address = 63,
		lutrama_46.logical_ram_depth = 128,
		lutrama_46.logical_ram_name = "altdpram_instance",
		lutrama_46.logical_ram_width = 108,
		lutrama_46.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_47
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[47]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_47portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_47.address_width = 6,
		lutrama_47.data_width = 1,
		lutrama_47.first_address = 0,
		lutrama_47.first_bit_number = 47,
		lutrama_47.last_address = 63,
		lutrama_47.logical_ram_depth = 128,
		lutrama_47.logical_ram_name = "altdpram_instance",
		lutrama_47.logical_ram_width = 108,
		lutrama_47.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_48
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[48]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_48portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_48.address_width = 6,
		lutrama_48.data_width = 1,
		lutrama_48.first_address = 0,
		lutrama_48.first_bit_number = 48,
		lutrama_48.last_address = 63,
		lutrama_48.logical_ram_depth = 128,
		lutrama_48.logical_ram_name = "altdpram_instance",
		lutrama_48.logical_ram_width = 108,
		lutrama_48.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_49
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[49]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_49portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_49.address_width = 6,
		lutrama_49.data_width = 1,
		lutrama_49.first_address = 0,
		lutrama_49.first_bit_number = 49,
		lutrama_49.last_address = 63,
		lutrama_49.logical_ram_depth = 128,
		lutrama_49.logical_ram_name = "altdpram_instance",
		lutrama_49.logical_ram_width = 108,
		lutrama_49.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_50
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[50]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_50portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_50.address_width = 6,
		lutrama_50.data_width = 1,
		lutrama_50.first_address = 0,
		lutrama_50.first_bit_number = 50,
		lutrama_50.last_address = 63,
		lutrama_50.logical_ram_depth = 128,
		lutrama_50.logical_ram_name = "altdpram_instance",
		lutrama_50.logical_ram_width = 108,
		lutrama_50.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_51
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[51]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_51portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_51.address_width = 6,
		lutrama_51.data_width = 1,
		lutrama_51.first_address = 0,
		lutrama_51.first_bit_number = 51,
		lutrama_51.last_address = 63,
		lutrama_51.logical_ram_depth = 128,
		lutrama_51.logical_ram_name = "altdpram_instance",
		lutrama_51.logical_ram_width = 108,
		lutrama_51.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_52
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[52]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_52portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_52.address_width = 6,
		lutrama_52.data_width = 1,
		lutrama_52.first_address = 0,
		lutrama_52.first_bit_number = 52,
		lutrama_52.last_address = 63,
		lutrama_52.logical_ram_depth = 128,
		lutrama_52.logical_ram_name = "altdpram_instance",
		lutrama_52.logical_ram_width = 108,
		lutrama_52.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_53
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[53]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_53portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_53.address_width = 6,
		lutrama_53.data_width = 1,
		lutrama_53.first_address = 0,
		lutrama_53.first_bit_number = 53,
		lutrama_53.last_address = 63,
		lutrama_53.logical_ram_depth = 128,
		lutrama_53.logical_ram_name = "altdpram_instance",
		lutrama_53.logical_ram_width = 108,
		lutrama_53.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_54
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[54]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_54portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_54.address_width = 6,
		lutrama_54.data_width = 1,
		lutrama_54.first_address = 0,
		lutrama_54.first_bit_number = 54,
		lutrama_54.last_address = 63,
		lutrama_54.logical_ram_depth = 128,
		lutrama_54.logical_ram_name = "altdpram_instance",
		lutrama_54.logical_ram_width = 108,
		lutrama_54.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_55
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[55]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_55portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_55.address_width = 6,
		lutrama_55.data_width = 1,
		lutrama_55.first_address = 0,
		lutrama_55.first_bit_number = 55,
		lutrama_55.last_address = 63,
		lutrama_55.logical_ram_depth = 128,
		lutrama_55.logical_ram_name = "altdpram_instance",
		lutrama_55.logical_ram_width = 108,
		lutrama_55.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_56
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[56]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_56portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_56.address_width = 6,
		lutrama_56.data_width = 1,
		lutrama_56.first_address = 0,
		lutrama_56.first_bit_number = 56,
		lutrama_56.last_address = 63,
		lutrama_56.logical_ram_depth = 128,
		lutrama_56.logical_ram_name = "altdpram_instance",
		lutrama_56.logical_ram_width = 108,
		lutrama_56.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_57
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[57]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_57portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_57.address_width = 6,
		lutrama_57.data_width = 1,
		lutrama_57.first_address = 0,
		lutrama_57.first_bit_number = 57,
		lutrama_57.last_address = 63,
		lutrama_57.logical_ram_depth = 128,
		lutrama_57.logical_ram_name = "altdpram_instance",
		lutrama_57.logical_ram_width = 108,
		lutrama_57.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_58
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[58]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_58portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_58.address_width = 6,
		lutrama_58.data_width = 1,
		lutrama_58.first_address = 0,
		lutrama_58.first_bit_number = 58,
		lutrama_58.last_address = 63,
		lutrama_58.logical_ram_depth = 128,
		lutrama_58.logical_ram_name = "altdpram_instance",
		lutrama_58.logical_ram_width = 108,
		lutrama_58.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_59
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[59]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_59portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_59.address_width = 6,
		lutrama_59.data_width = 1,
		lutrama_59.first_address = 0,
		lutrama_59.first_bit_number = 59,
		lutrama_59.last_address = 63,
		lutrama_59.logical_ram_depth = 128,
		lutrama_59.logical_ram_name = "altdpram_instance",
		lutrama_59.logical_ram_width = 108,
		lutrama_59.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_60
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[60]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_60portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_60.address_width = 6,
		lutrama_60.data_width = 1,
		lutrama_60.first_address = 0,
		lutrama_60.first_bit_number = 60,
		lutrama_60.last_address = 63,
		lutrama_60.logical_ram_depth = 128,
		lutrama_60.logical_ram_name = "altdpram_instance",
		lutrama_60.logical_ram_width = 108,
		lutrama_60.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_61
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[61]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_61portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_61.address_width = 6,
		lutrama_61.data_width = 1,
		lutrama_61.first_address = 0,
		lutrama_61.first_bit_number = 61,
		lutrama_61.last_address = 63,
		lutrama_61.logical_ram_depth = 128,
		lutrama_61.logical_ram_name = "altdpram_instance",
		lutrama_61.logical_ram_width = 108,
		lutrama_61.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_62
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[62]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_62portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_62.address_width = 6,
		lutrama_62.data_width = 1,
		lutrama_62.first_address = 0,
		lutrama_62.first_bit_number = 62,
		lutrama_62.last_address = 63,
		lutrama_62.logical_ram_depth = 128,
		lutrama_62.logical_ram_name = "altdpram_instance",
		lutrama_62.logical_ram_width = 108,
		lutrama_62.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_63
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[63]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_63portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_63.address_width = 6,
		lutrama_63.data_width = 1,
		lutrama_63.first_address = 0,
		lutrama_63.first_bit_number = 63,
		lutrama_63.last_address = 63,
		lutrama_63.logical_ram_depth = 128,
		lutrama_63.logical_ram_name = "altdpram_instance",
		lutrama_63.logical_ram_width = 108,
		lutrama_63.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_64
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[64]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_64portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_64.address_width = 6,
		lutrama_64.data_width = 1,
		lutrama_64.first_address = 0,
		lutrama_64.first_bit_number = 64,
		lutrama_64.last_address = 63,
		lutrama_64.logical_ram_depth = 128,
		lutrama_64.logical_ram_name = "altdpram_instance",
		lutrama_64.logical_ram_width = 108,
		lutrama_64.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_65
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[65]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_65portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_65.address_width = 6,
		lutrama_65.data_width = 1,
		lutrama_65.first_address = 0,
		lutrama_65.first_bit_number = 65,
		lutrama_65.last_address = 63,
		lutrama_65.logical_ram_depth = 128,
		lutrama_65.logical_ram_name = "altdpram_instance",
		lutrama_65.logical_ram_width = 108,
		lutrama_65.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_66
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[66]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_66portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_66.address_width = 6,
		lutrama_66.data_width = 1,
		lutrama_66.first_address = 0,
		lutrama_66.first_bit_number = 66,
		lutrama_66.last_address = 63,
		lutrama_66.logical_ram_depth = 128,
		lutrama_66.logical_ram_name = "altdpram_instance",
		lutrama_66.logical_ram_width = 108,
		lutrama_66.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_67
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[67]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_67portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_67.address_width = 6,
		lutrama_67.data_width = 1,
		lutrama_67.first_address = 0,
		lutrama_67.first_bit_number = 67,
		lutrama_67.last_address = 63,
		lutrama_67.logical_ram_depth = 128,
		lutrama_67.logical_ram_name = "altdpram_instance",
		lutrama_67.logical_ram_width = 108,
		lutrama_67.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_68
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[68]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_68portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_68.address_width = 6,
		lutrama_68.data_width = 1,
		lutrama_68.first_address = 0,
		lutrama_68.first_bit_number = 68,
		lutrama_68.last_address = 63,
		lutrama_68.logical_ram_depth = 128,
		lutrama_68.logical_ram_name = "altdpram_instance",
		lutrama_68.logical_ram_width = 108,
		lutrama_68.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_69
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[69]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_69portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_69.address_width = 6,
		lutrama_69.data_width = 1,
		lutrama_69.first_address = 0,
		lutrama_69.first_bit_number = 69,
		lutrama_69.last_address = 63,
		lutrama_69.logical_ram_depth = 128,
		lutrama_69.logical_ram_name = "altdpram_instance",
		lutrama_69.logical_ram_width = 108,
		lutrama_69.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_70
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[70]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_70portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_70.address_width = 6,
		lutrama_70.data_width = 1,
		lutrama_70.first_address = 0,
		lutrama_70.first_bit_number = 70,
		lutrama_70.last_address = 63,
		lutrama_70.logical_ram_depth = 128,
		lutrama_70.logical_ram_name = "altdpram_instance",
		lutrama_70.logical_ram_width = 108,
		lutrama_70.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_71
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[71]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_71portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_71.address_width = 6,
		lutrama_71.data_width = 1,
		lutrama_71.first_address = 0,
		lutrama_71.first_bit_number = 71,
		lutrama_71.last_address = 63,
		lutrama_71.logical_ram_depth = 128,
		lutrama_71.logical_ram_name = "altdpram_instance",
		lutrama_71.logical_ram_width = 108,
		lutrama_71.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_72
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[72]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_72portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_72.address_width = 6,
		lutrama_72.data_width = 1,
		lutrama_72.first_address = 0,
		lutrama_72.first_bit_number = 72,
		lutrama_72.last_address = 63,
		lutrama_72.logical_ram_depth = 128,
		lutrama_72.logical_ram_name = "altdpram_instance",
		lutrama_72.logical_ram_width = 108,
		lutrama_72.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_73
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[73]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_73portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_73.address_width = 6,
		lutrama_73.data_width = 1,
		lutrama_73.first_address = 0,
		lutrama_73.first_bit_number = 73,
		lutrama_73.last_address = 63,
		lutrama_73.logical_ram_depth = 128,
		lutrama_73.logical_ram_name = "altdpram_instance",
		lutrama_73.logical_ram_width = 108,
		lutrama_73.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_74
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[74]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_74portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_74.address_width = 6,
		lutrama_74.data_width = 1,
		lutrama_74.first_address = 0,
		lutrama_74.first_bit_number = 74,
		lutrama_74.last_address = 63,
		lutrama_74.logical_ram_depth = 128,
		lutrama_74.logical_ram_name = "altdpram_instance",
		lutrama_74.logical_ram_width = 108,
		lutrama_74.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_75
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[75]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_75portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_75.address_width = 6,
		lutrama_75.data_width = 1,
		lutrama_75.first_address = 0,
		lutrama_75.first_bit_number = 75,
		lutrama_75.last_address = 63,
		lutrama_75.logical_ram_depth = 128,
		lutrama_75.logical_ram_name = "altdpram_instance",
		lutrama_75.logical_ram_width = 108,
		lutrama_75.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_76
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[76]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_76portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_76.address_width = 6,
		lutrama_76.data_width = 1,
		lutrama_76.first_address = 0,
		lutrama_76.first_bit_number = 76,
		lutrama_76.last_address = 63,
		lutrama_76.logical_ram_depth = 128,
		lutrama_76.logical_ram_name = "altdpram_instance",
		lutrama_76.logical_ram_width = 108,
		lutrama_76.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_77
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[77]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_77portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_77.address_width = 6,
		lutrama_77.data_width = 1,
		lutrama_77.first_address = 0,
		lutrama_77.first_bit_number = 77,
		lutrama_77.last_address = 63,
		lutrama_77.logical_ram_depth = 128,
		lutrama_77.logical_ram_name = "altdpram_instance",
		lutrama_77.logical_ram_width = 108,
		lutrama_77.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_78
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[78]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_78portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_78.address_width = 6,
		lutrama_78.data_width = 1,
		lutrama_78.first_address = 0,
		lutrama_78.first_bit_number = 78,
		lutrama_78.last_address = 63,
		lutrama_78.logical_ram_depth = 128,
		lutrama_78.logical_ram_name = "altdpram_instance",
		lutrama_78.logical_ram_width = 108,
		lutrama_78.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_79
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[79]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_79portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_79.address_width = 6,
		lutrama_79.data_width = 1,
		lutrama_79.first_address = 0,
		lutrama_79.first_bit_number = 79,
		lutrama_79.last_address = 63,
		lutrama_79.logical_ram_depth = 128,
		lutrama_79.logical_ram_name = "altdpram_instance",
		lutrama_79.logical_ram_width = 108,
		lutrama_79.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_80
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[80]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_80portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_80.address_width = 6,
		lutrama_80.data_width = 1,
		lutrama_80.first_address = 0,
		lutrama_80.first_bit_number = 80,
		lutrama_80.last_address = 63,
		lutrama_80.logical_ram_depth = 128,
		lutrama_80.logical_ram_name = "altdpram_instance",
		lutrama_80.logical_ram_width = 108,
		lutrama_80.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_81
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[81]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_81portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_81.address_width = 6,
		lutrama_81.data_width = 1,
		lutrama_81.first_address = 0,
		lutrama_81.first_bit_number = 81,
		lutrama_81.last_address = 63,
		lutrama_81.logical_ram_depth = 128,
		lutrama_81.logical_ram_name = "altdpram_instance",
		lutrama_81.logical_ram_width = 108,
		lutrama_81.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_82
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[82]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_82portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_82.address_width = 6,
		lutrama_82.data_width = 1,
		lutrama_82.first_address = 0,
		lutrama_82.first_bit_number = 82,
		lutrama_82.last_address = 63,
		lutrama_82.logical_ram_depth = 128,
		lutrama_82.logical_ram_name = "altdpram_instance",
		lutrama_82.logical_ram_width = 108,
		lutrama_82.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_83
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[83]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_83portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_83.address_width = 6,
		lutrama_83.data_width = 1,
		lutrama_83.first_address = 0,
		lutrama_83.first_bit_number = 83,
		lutrama_83.last_address = 63,
		lutrama_83.logical_ram_depth = 128,
		lutrama_83.logical_ram_name = "altdpram_instance",
		lutrama_83.logical_ram_width = 108,
		lutrama_83.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_84
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[84]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_84portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_84.address_width = 6,
		lutrama_84.data_width = 1,
		lutrama_84.first_address = 0,
		lutrama_84.first_bit_number = 84,
		lutrama_84.last_address = 63,
		lutrama_84.logical_ram_depth = 128,
		lutrama_84.logical_ram_name = "altdpram_instance",
		lutrama_84.logical_ram_width = 108,
		lutrama_84.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_85
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[85]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_85portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_85.address_width = 6,
		lutrama_85.data_width = 1,
		lutrama_85.first_address = 0,
		lutrama_85.first_bit_number = 85,
		lutrama_85.last_address = 63,
		lutrama_85.logical_ram_depth = 128,
		lutrama_85.logical_ram_name = "altdpram_instance",
		lutrama_85.logical_ram_width = 108,
		lutrama_85.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_86
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[86]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_86portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_86.address_width = 6,
		lutrama_86.data_width = 1,
		lutrama_86.first_address = 0,
		lutrama_86.first_bit_number = 86,
		lutrama_86.last_address = 63,
		lutrama_86.logical_ram_depth = 128,
		lutrama_86.logical_ram_name = "altdpram_instance",
		lutrama_86.logical_ram_width = 108,
		lutrama_86.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_87
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[87]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_87portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_87.address_width = 6,
		lutrama_87.data_width = 1,
		lutrama_87.first_address = 0,
		lutrama_87.first_bit_number = 87,
		lutrama_87.last_address = 63,
		lutrama_87.logical_ram_depth = 128,
		lutrama_87.logical_ram_name = "altdpram_instance",
		lutrama_87.logical_ram_width = 108,
		lutrama_87.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_88
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[88]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_88portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_88.address_width = 6,
		lutrama_88.data_width = 1,
		lutrama_88.first_address = 0,
		lutrama_88.first_bit_number = 88,
		lutrama_88.last_address = 63,
		lutrama_88.logical_ram_depth = 128,
		lutrama_88.logical_ram_name = "altdpram_instance",
		lutrama_88.logical_ram_width = 108,
		lutrama_88.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_89
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[89]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_89portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_89.address_width = 6,
		lutrama_89.data_width = 1,
		lutrama_89.first_address = 0,
		lutrama_89.first_bit_number = 89,
		lutrama_89.last_address = 63,
		lutrama_89.logical_ram_depth = 128,
		lutrama_89.logical_ram_name = "altdpram_instance",
		lutrama_89.logical_ram_width = 108,
		lutrama_89.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_90
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[90]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_90portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_90.address_width = 6,
		lutrama_90.data_width = 1,
		lutrama_90.first_address = 0,
		lutrama_90.first_bit_number = 90,
		lutrama_90.last_address = 63,
		lutrama_90.logical_ram_depth = 128,
		lutrama_90.logical_ram_name = "altdpram_instance",
		lutrama_90.logical_ram_width = 108,
		lutrama_90.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_91
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[91]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_91portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_91.address_width = 6,
		lutrama_91.data_width = 1,
		lutrama_91.first_address = 0,
		lutrama_91.first_bit_number = 91,
		lutrama_91.last_address = 63,
		lutrama_91.logical_ram_depth = 128,
		lutrama_91.logical_ram_name = "altdpram_instance",
		lutrama_91.logical_ram_width = 108,
		lutrama_91.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_92
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[92]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_92portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_92.address_width = 6,
		lutrama_92.data_width = 1,
		lutrama_92.first_address = 0,
		lutrama_92.first_bit_number = 92,
		lutrama_92.last_address = 63,
		lutrama_92.logical_ram_depth = 128,
		lutrama_92.logical_ram_name = "altdpram_instance",
		lutrama_92.logical_ram_width = 108,
		lutrama_92.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_93
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[93]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_93portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_93.address_width = 6,
		lutrama_93.data_width = 1,
		lutrama_93.first_address = 0,
		lutrama_93.first_bit_number = 93,
		lutrama_93.last_address = 63,
		lutrama_93.logical_ram_depth = 128,
		lutrama_93.logical_ram_name = "altdpram_instance",
		lutrama_93.logical_ram_width = 108,
		lutrama_93.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_94
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[94]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_94portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_94.address_width = 6,
		lutrama_94.data_width = 1,
		lutrama_94.first_address = 0,
		lutrama_94.first_bit_number = 94,
		lutrama_94.last_address = 63,
		lutrama_94.logical_ram_depth = 128,
		lutrama_94.logical_ram_name = "altdpram_instance",
		lutrama_94.logical_ram_width = 108,
		lutrama_94.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_95
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[95]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_95portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_95.address_width = 6,
		lutrama_95.data_width = 1,
		lutrama_95.first_address = 0,
		lutrama_95.first_bit_number = 95,
		lutrama_95.last_address = 63,
		lutrama_95.logical_ram_depth = 128,
		lutrama_95.logical_ram_name = "altdpram_instance",
		lutrama_95.logical_ram_width = 108,
		lutrama_95.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_96
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[96]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_96portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_96.address_width = 6,
		lutrama_96.data_width = 1,
		lutrama_96.first_address = 0,
		lutrama_96.first_bit_number = 96,
		lutrama_96.last_address = 63,
		lutrama_96.logical_ram_depth = 128,
		lutrama_96.logical_ram_name = "altdpram_instance",
		lutrama_96.logical_ram_width = 108,
		lutrama_96.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_97
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[97]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_97portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_97.address_width = 6,
		lutrama_97.data_width = 1,
		lutrama_97.first_address = 0,
		lutrama_97.first_bit_number = 97,
		lutrama_97.last_address = 63,
		lutrama_97.logical_ram_depth = 128,
		lutrama_97.logical_ram_name = "altdpram_instance",
		lutrama_97.logical_ram_width = 108,
		lutrama_97.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_98
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[98]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_98portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_98.address_width = 6,
		lutrama_98.data_width = 1,
		lutrama_98.first_address = 0,
		lutrama_98.first_bit_number = 98,
		lutrama_98.last_address = 63,
		lutrama_98.logical_ram_depth = 128,
		lutrama_98.logical_ram_name = "altdpram_instance",
		lutrama_98.logical_ram_width = 108,
		lutrama_98.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_99
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[99]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_99portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_99.address_width = 6,
		lutrama_99.data_width = 1,
		lutrama_99.first_address = 0,
		lutrama_99.first_bit_number = 99,
		lutrama_99.last_address = 63,
		lutrama_99.logical_ram_depth = 128,
		lutrama_99.logical_ram_name = "altdpram_instance",
		lutrama_99.logical_ram_width = 108,
		lutrama_99.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_100
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[100]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_100portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_100.address_width = 6,
		lutrama_100.data_width = 1,
		lutrama_100.first_address = 0,
		lutrama_100.first_bit_number = 100,
		lutrama_100.last_address = 63,
		lutrama_100.logical_ram_depth = 128,
		lutrama_100.logical_ram_name = "altdpram_instance",
		lutrama_100.logical_ram_width = 108,
		lutrama_100.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_101
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[101]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_101portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_101.address_width = 6,
		lutrama_101.data_width = 1,
		lutrama_101.first_address = 0,
		lutrama_101.first_bit_number = 101,
		lutrama_101.last_address = 63,
		lutrama_101.logical_ram_depth = 128,
		lutrama_101.logical_ram_name = "altdpram_instance",
		lutrama_101.logical_ram_width = 108,
		lutrama_101.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_102
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[102]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_102portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_102.address_width = 6,
		lutrama_102.data_width = 1,
		lutrama_102.first_address = 0,
		lutrama_102.first_bit_number = 102,
		lutrama_102.last_address = 63,
		lutrama_102.logical_ram_depth = 128,
		lutrama_102.logical_ram_name = "altdpram_instance",
		lutrama_102.logical_ram_width = 108,
		lutrama_102.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_103
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[103]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_103portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_103.address_width = 6,
		lutrama_103.data_width = 1,
		lutrama_103.first_address = 0,
		lutrama_103.first_bit_number = 103,
		lutrama_103.last_address = 63,
		lutrama_103.logical_ram_depth = 128,
		lutrama_103.logical_ram_name = "altdpram_instance",
		lutrama_103.logical_ram_width = 108,
		lutrama_103.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_104
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[104]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_104portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_104.address_width = 6,
		lutrama_104.data_width = 1,
		lutrama_104.first_address = 0,
		lutrama_104.first_bit_number = 104,
		lutrama_104.last_address = 63,
		lutrama_104.logical_ram_depth = 128,
		lutrama_104.logical_ram_name = "altdpram_instance",
		lutrama_104.logical_ram_width = 108,
		lutrama_104.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_105
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[105]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_105portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_105.address_width = 6,
		lutrama_105.data_width = 1,
		lutrama_105.first_address = 0,
		lutrama_105.first_bit_number = 105,
		lutrama_105.last_address = 63,
		lutrama_105.logical_ram_depth = 128,
		lutrama_105.logical_ram_name = "altdpram_instance",
		lutrama_105.logical_ram_width = 108,
		lutrama_105.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_106
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[106]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_106portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_106.address_width = 6,
		lutrama_106.data_width = 1,
		lutrama_106.first_address = 0,
		lutrama_106.first_bit_number = 106,
		lutrama_106.last_address = 63,
		lutrama_106.logical_ram_depth = 128,
		lutrama_106.logical_ram_name = "altdpram_instance",
		lutrama_106.logical_ram_width = 108,
		lutrama_106.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_107
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[0]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[107]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_107portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_107.address_width = 6,
		lutrama_107.data_width = 1,
		lutrama_107.first_address = 0,
		lutrama_107.first_bit_number = 107,
		lutrama_107.last_address = 63,
		lutrama_107.logical_ram_depth = 128,
		lutrama_107.logical_ram_name = "altdpram_instance",
		lutrama_107.logical_ram_width = 108,
		lutrama_107.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_108
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[0]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_108portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_108.address_width = 6,
		lutrama_108.data_width = 1,
		lutrama_108.first_address = 64,
		lutrama_108.first_bit_number = 0,
		lutrama_108.last_address = 127,
		lutrama_108.logical_ram_depth = 128,
		lutrama_108.logical_ram_name = "altdpram_instance",
		lutrama_108.logical_ram_width = 108,
		lutrama_108.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_109
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[1]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_109portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_109.address_width = 6,
		lutrama_109.data_width = 1,
		lutrama_109.first_address = 64,
		lutrama_109.first_bit_number = 1,
		lutrama_109.last_address = 127,
		lutrama_109.logical_ram_depth = 128,
		lutrama_109.logical_ram_name = "altdpram_instance",
		lutrama_109.logical_ram_width = 108,
		lutrama_109.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_110
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[2]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_110portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_110.address_width = 6,
		lutrama_110.data_width = 1,
		lutrama_110.first_address = 64,
		lutrama_110.first_bit_number = 2,
		lutrama_110.last_address = 127,
		lutrama_110.logical_ram_depth = 128,
		lutrama_110.logical_ram_name = "altdpram_instance",
		lutrama_110.logical_ram_width = 108,
		lutrama_110.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_111
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[3]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_111portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_111.address_width = 6,
		lutrama_111.data_width = 1,
		lutrama_111.first_address = 64,
		lutrama_111.first_bit_number = 3,
		lutrama_111.last_address = 127,
		lutrama_111.logical_ram_depth = 128,
		lutrama_111.logical_ram_name = "altdpram_instance",
		lutrama_111.logical_ram_width = 108,
		lutrama_111.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_112
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[4]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_112portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_112.address_width = 6,
		lutrama_112.data_width = 1,
		lutrama_112.first_address = 64,
		lutrama_112.first_bit_number = 4,
		lutrama_112.last_address = 127,
		lutrama_112.logical_ram_depth = 128,
		lutrama_112.logical_ram_name = "altdpram_instance",
		lutrama_112.logical_ram_width = 108,
		lutrama_112.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_113
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[5]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_113portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_113.address_width = 6,
		lutrama_113.data_width = 1,
		lutrama_113.first_address = 64,
		lutrama_113.first_bit_number = 5,
		lutrama_113.last_address = 127,
		lutrama_113.logical_ram_depth = 128,
		lutrama_113.logical_ram_name = "altdpram_instance",
		lutrama_113.logical_ram_width = 108,
		lutrama_113.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_114
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[6]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_114portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_114.address_width = 6,
		lutrama_114.data_width = 1,
		lutrama_114.first_address = 64,
		lutrama_114.first_bit_number = 6,
		lutrama_114.last_address = 127,
		lutrama_114.logical_ram_depth = 128,
		lutrama_114.logical_ram_name = "altdpram_instance",
		lutrama_114.logical_ram_width = 108,
		lutrama_114.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_115
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[7]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_115portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_115.address_width = 6,
		lutrama_115.data_width = 1,
		lutrama_115.first_address = 64,
		lutrama_115.first_bit_number = 7,
		lutrama_115.last_address = 127,
		lutrama_115.logical_ram_depth = 128,
		lutrama_115.logical_ram_name = "altdpram_instance",
		lutrama_115.logical_ram_width = 108,
		lutrama_115.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_116
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[8]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_116portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_116.address_width = 6,
		lutrama_116.data_width = 1,
		lutrama_116.first_address = 64,
		lutrama_116.first_bit_number = 8,
		lutrama_116.last_address = 127,
		lutrama_116.logical_ram_depth = 128,
		lutrama_116.logical_ram_name = "altdpram_instance",
		lutrama_116.logical_ram_width = 108,
		lutrama_116.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_117
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[9]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_117portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_117.address_width = 6,
		lutrama_117.data_width = 1,
		lutrama_117.first_address = 64,
		lutrama_117.first_bit_number = 9,
		lutrama_117.last_address = 127,
		lutrama_117.logical_ram_depth = 128,
		lutrama_117.logical_ram_name = "altdpram_instance",
		lutrama_117.logical_ram_width = 108,
		lutrama_117.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_118
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[10]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_118portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_118.address_width = 6,
		lutrama_118.data_width = 1,
		lutrama_118.first_address = 64,
		lutrama_118.first_bit_number = 10,
		lutrama_118.last_address = 127,
		lutrama_118.logical_ram_depth = 128,
		lutrama_118.logical_ram_name = "altdpram_instance",
		lutrama_118.logical_ram_width = 108,
		lutrama_118.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_119
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[11]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_119portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_119.address_width = 6,
		lutrama_119.data_width = 1,
		lutrama_119.first_address = 64,
		lutrama_119.first_bit_number = 11,
		lutrama_119.last_address = 127,
		lutrama_119.logical_ram_depth = 128,
		lutrama_119.logical_ram_name = "altdpram_instance",
		lutrama_119.logical_ram_width = 108,
		lutrama_119.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_120
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[12]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_120portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_120.address_width = 6,
		lutrama_120.data_width = 1,
		lutrama_120.first_address = 64,
		lutrama_120.first_bit_number = 12,
		lutrama_120.last_address = 127,
		lutrama_120.logical_ram_depth = 128,
		lutrama_120.logical_ram_name = "altdpram_instance",
		lutrama_120.logical_ram_width = 108,
		lutrama_120.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_121
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[13]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_121portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_121.address_width = 6,
		lutrama_121.data_width = 1,
		lutrama_121.first_address = 64,
		lutrama_121.first_bit_number = 13,
		lutrama_121.last_address = 127,
		lutrama_121.logical_ram_depth = 128,
		lutrama_121.logical_ram_name = "altdpram_instance",
		lutrama_121.logical_ram_width = 108,
		lutrama_121.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_122
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[14]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_122portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_122.address_width = 6,
		lutrama_122.data_width = 1,
		lutrama_122.first_address = 64,
		lutrama_122.first_bit_number = 14,
		lutrama_122.last_address = 127,
		lutrama_122.logical_ram_depth = 128,
		lutrama_122.logical_ram_name = "altdpram_instance",
		lutrama_122.logical_ram_width = 108,
		lutrama_122.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_123
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[15]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_123portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_123.address_width = 6,
		lutrama_123.data_width = 1,
		lutrama_123.first_address = 64,
		lutrama_123.first_bit_number = 15,
		lutrama_123.last_address = 127,
		lutrama_123.logical_ram_depth = 128,
		lutrama_123.logical_ram_name = "altdpram_instance",
		lutrama_123.logical_ram_width = 108,
		lutrama_123.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_124
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[16]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_124portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_124.address_width = 6,
		lutrama_124.data_width = 1,
		lutrama_124.first_address = 64,
		lutrama_124.first_bit_number = 16,
		lutrama_124.last_address = 127,
		lutrama_124.logical_ram_depth = 128,
		lutrama_124.logical_ram_name = "altdpram_instance",
		lutrama_124.logical_ram_width = 108,
		lutrama_124.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_125
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[17]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_125portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_125.address_width = 6,
		lutrama_125.data_width = 1,
		lutrama_125.first_address = 64,
		lutrama_125.first_bit_number = 17,
		lutrama_125.last_address = 127,
		lutrama_125.logical_ram_depth = 128,
		lutrama_125.logical_ram_name = "altdpram_instance",
		lutrama_125.logical_ram_width = 108,
		lutrama_125.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_126
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[18]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_126portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_126.address_width = 6,
		lutrama_126.data_width = 1,
		lutrama_126.first_address = 64,
		lutrama_126.first_bit_number = 18,
		lutrama_126.last_address = 127,
		lutrama_126.logical_ram_depth = 128,
		lutrama_126.logical_ram_name = "altdpram_instance",
		lutrama_126.logical_ram_width = 108,
		lutrama_126.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_127
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[19]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_127portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_127.address_width = 6,
		lutrama_127.data_width = 1,
		lutrama_127.first_address = 64,
		lutrama_127.first_bit_number = 19,
		lutrama_127.last_address = 127,
		lutrama_127.logical_ram_depth = 128,
		lutrama_127.logical_ram_name = "altdpram_instance",
		lutrama_127.logical_ram_width = 108,
		lutrama_127.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_128
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[20]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_128portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_128.address_width = 6,
		lutrama_128.data_width = 1,
		lutrama_128.first_address = 64,
		lutrama_128.first_bit_number = 20,
		lutrama_128.last_address = 127,
		lutrama_128.logical_ram_depth = 128,
		lutrama_128.logical_ram_name = "altdpram_instance",
		lutrama_128.logical_ram_width = 108,
		lutrama_128.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_129
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[21]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_129portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_129.address_width = 6,
		lutrama_129.data_width = 1,
		lutrama_129.first_address = 64,
		lutrama_129.first_bit_number = 21,
		lutrama_129.last_address = 127,
		lutrama_129.logical_ram_depth = 128,
		lutrama_129.logical_ram_name = "altdpram_instance",
		lutrama_129.logical_ram_width = 108,
		lutrama_129.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_130
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[22]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_130portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_130.address_width = 6,
		lutrama_130.data_width = 1,
		lutrama_130.first_address = 64,
		lutrama_130.first_bit_number = 22,
		lutrama_130.last_address = 127,
		lutrama_130.logical_ram_depth = 128,
		lutrama_130.logical_ram_name = "altdpram_instance",
		lutrama_130.logical_ram_width = 108,
		lutrama_130.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_131
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[23]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_131portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_131.address_width = 6,
		lutrama_131.data_width = 1,
		lutrama_131.first_address = 64,
		lutrama_131.first_bit_number = 23,
		lutrama_131.last_address = 127,
		lutrama_131.logical_ram_depth = 128,
		lutrama_131.logical_ram_name = "altdpram_instance",
		lutrama_131.logical_ram_width = 108,
		lutrama_131.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_132
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[24]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_132portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_132.address_width = 6,
		lutrama_132.data_width = 1,
		lutrama_132.first_address = 64,
		lutrama_132.first_bit_number = 24,
		lutrama_132.last_address = 127,
		lutrama_132.logical_ram_depth = 128,
		lutrama_132.logical_ram_name = "altdpram_instance",
		lutrama_132.logical_ram_width = 108,
		lutrama_132.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_133
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[25]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_133portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_133.address_width = 6,
		lutrama_133.data_width = 1,
		lutrama_133.first_address = 64,
		lutrama_133.first_bit_number = 25,
		lutrama_133.last_address = 127,
		lutrama_133.logical_ram_depth = 128,
		lutrama_133.logical_ram_name = "altdpram_instance",
		lutrama_133.logical_ram_width = 108,
		lutrama_133.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_134
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[26]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_134portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_134.address_width = 6,
		lutrama_134.data_width = 1,
		lutrama_134.first_address = 64,
		lutrama_134.first_bit_number = 26,
		lutrama_134.last_address = 127,
		lutrama_134.logical_ram_depth = 128,
		lutrama_134.logical_ram_name = "altdpram_instance",
		lutrama_134.logical_ram_width = 108,
		lutrama_134.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_135
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[27]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_135portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_135.address_width = 6,
		lutrama_135.data_width = 1,
		lutrama_135.first_address = 64,
		lutrama_135.first_bit_number = 27,
		lutrama_135.last_address = 127,
		lutrama_135.logical_ram_depth = 128,
		lutrama_135.logical_ram_name = "altdpram_instance",
		lutrama_135.logical_ram_width = 108,
		lutrama_135.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_136
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[28]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_136portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_136.address_width = 6,
		lutrama_136.data_width = 1,
		lutrama_136.first_address = 64,
		lutrama_136.first_bit_number = 28,
		lutrama_136.last_address = 127,
		lutrama_136.logical_ram_depth = 128,
		lutrama_136.logical_ram_name = "altdpram_instance",
		lutrama_136.logical_ram_width = 108,
		lutrama_136.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_137
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[29]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_137portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_137.address_width = 6,
		lutrama_137.data_width = 1,
		lutrama_137.first_address = 64,
		lutrama_137.first_bit_number = 29,
		lutrama_137.last_address = 127,
		lutrama_137.logical_ram_depth = 128,
		lutrama_137.logical_ram_name = "altdpram_instance",
		lutrama_137.logical_ram_width = 108,
		lutrama_137.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_138
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[30]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_138portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_138.address_width = 6,
		lutrama_138.data_width = 1,
		lutrama_138.first_address = 64,
		lutrama_138.first_bit_number = 30,
		lutrama_138.last_address = 127,
		lutrama_138.logical_ram_depth = 128,
		lutrama_138.logical_ram_name = "altdpram_instance",
		lutrama_138.logical_ram_width = 108,
		lutrama_138.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_139
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[31]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_139portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_139.address_width = 6,
		lutrama_139.data_width = 1,
		lutrama_139.first_address = 64,
		lutrama_139.first_bit_number = 31,
		lutrama_139.last_address = 127,
		lutrama_139.logical_ram_depth = 128,
		lutrama_139.logical_ram_name = "altdpram_instance",
		lutrama_139.logical_ram_width = 108,
		lutrama_139.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_140
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[32]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_140portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_140.address_width = 6,
		lutrama_140.data_width = 1,
		lutrama_140.first_address = 64,
		lutrama_140.first_bit_number = 32,
		lutrama_140.last_address = 127,
		lutrama_140.logical_ram_depth = 128,
		lutrama_140.logical_ram_name = "altdpram_instance",
		lutrama_140.logical_ram_width = 108,
		lutrama_140.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_141
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[33]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_141portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_141.address_width = 6,
		lutrama_141.data_width = 1,
		lutrama_141.first_address = 64,
		lutrama_141.first_bit_number = 33,
		lutrama_141.last_address = 127,
		lutrama_141.logical_ram_depth = 128,
		lutrama_141.logical_ram_name = "altdpram_instance",
		lutrama_141.logical_ram_width = 108,
		lutrama_141.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_142
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[34]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_142portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_142.address_width = 6,
		lutrama_142.data_width = 1,
		lutrama_142.first_address = 64,
		lutrama_142.first_bit_number = 34,
		lutrama_142.last_address = 127,
		lutrama_142.logical_ram_depth = 128,
		lutrama_142.logical_ram_name = "altdpram_instance",
		lutrama_142.logical_ram_width = 108,
		lutrama_142.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_143
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[35]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_143portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_143.address_width = 6,
		lutrama_143.data_width = 1,
		lutrama_143.first_address = 64,
		lutrama_143.first_bit_number = 35,
		lutrama_143.last_address = 127,
		lutrama_143.logical_ram_depth = 128,
		lutrama_143.logical_ram_name = "altdpram_instance",
		lutrama_143.logical_ram_width = 108,
		lutrama_143.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_144
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[36]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_144portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_144.address_width = 6,
		lutrama_144.data_width = 1,
		lutrama_144.first_address = 64,
		lutrama_144.first_bit_number = 36,
		lutrama_144.last_address = 127,
		lutrama_144.logical_ram_depth = 128,
		lutrama_144.logical_ram_name = "altdpram_instance",
		lutrama_144.logical_ram_width = 108,
		lutrama_144.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_145
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[37]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_145portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_145.address_width = 6,
		lutrama_145.data_width = 1,
		lutrama_145.first_address = 64,
		lutrama_145.first_bit_number = 37,
		lutrama_145.last_address = 127,
		lutrama_145.logical_ram_depth = 128,
		lutrama_145.logical_ram_name = "altdpram_instance",
		lutrama_145.logical_ram_width = 108,
		lutrama_145.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_146
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[38]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_146portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_146.address_width = 6,
		lutrama_146.data_width = 1,
		lutrama_146.first_address = 64,
		lutrama_146.first_bit_number = 38,
		lutrama_146.last_address = 127,
		lutrama_146.logical_ram_depth = 128,
		lutrama_146.logical_ram_name = "altdpram_instance",
		lutrama_146.logical_ram_width = 108,
		lutrama_146.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_147
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[39]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_147portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_147.address_width = 6,
		lutrama_147.data_width = 1,
		lutrama_147.first_address = 64,
		lutrama_147.first_bit_number = 39,
		lutrama_147.last_address = 127,
		lutrama_147.logical_ram_depth = 128,
		lutrama_147.logical_ram_name = "altdpram_instance",
		lutrama_147.logical_ram_width = 108,
		lutrama_147.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_148
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[40]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_148portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_148.address_width = 6,
		lutrama_148.data_width = 1,
		lutrama_148.first_address = 64,
		lutrama_148.first_bit_number = 40,
		lutrama_148.last_address = 127,
		lutrama_148.logical_ram_depth = 128,
		lutrama_148.logical_ram_name = "altdpram_instance",
		lutrama_148.logical_ram_width = 108,
		lutrama_148.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_149
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[41]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_149portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_149.address_width = 6,
		lutrama_149.data_width = 1,
		lutrama_149.first_address = 64,
		lutrama_149.first_bit_number = 41,
		lutrama_149.last_address = 127,
		lutrama_149.logical_ram_depth = 128,
		lutrama_149.logical_ram_name = "altdpram_instance",
		lutrama_149.logical_ram_width = 108,
		lutrama_149.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_150
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[42]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_150portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_150.address_width = 6,
		lutrama_150.data_width = 1,
		lutrama_150.first_address = 64,
		lutrama_150.first_bit_number = 42,
		lutrama_150.last_address = 127,
		lutrama_150.logical_ram_depth = 128,
		lutrama_150.logical_ram_name = "altdpram_instance",
		lutrama_150.logical_ram_width = 108,
		lutrama_150.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_151
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[43]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_151portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_151.address_width = 6,
		lutrama_151.data_width = 1,
		lutrama_151.first_address = 64,
		lutrama_151.first_bit_number = 43,
		lutrama_151.last_address = 127,
		lutrama_151.logical_ram_depth = 128,
		lutrama_151.logical_ram_name = "altdpram_instance",
		lutrama_151.logical_ram_width = 108,
		lutrama_151.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_152
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[44]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_152portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_152.address_width = 6,
		lutrama_152.data_width = 1,
		lutrama_152.first_address = 64,
		lutrama_152.first_bit_number = 44,
		lutrama_152.last_address = 127,
		lutrama_152.logical_ram_depth = 128,
		lutrama_152.logical_ram_name = "altdpram_instance",
		lutrama_152.logical_ram_width = 108,
		lutrama_152.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_153
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[45]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_153portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_153.address_width = 6,
		lutrama_153.data_width = 1,
		lutrama_153.first_address = 64,
		lutrama_153.first_bit_number = 45,
		lutrama_153.last_address = 127,
		lutrama_153.logical_ram_depth = 128,
		lutrama_153.logical_ram_name = "altdpram_instance",
		lutrama_153.logical_ram_width = 108,
		lutrama_153.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_154
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[46]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_154portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_154.address_width = 6,
		lutrama_154.data_width = 1,
		lutrama_154.first_address = 64,
		lutrama_154.first_bit_number = 46,
		lutrama_154.last_address = 127,
		lutrama_154.logical_ram_depth = 128,
		lutrama_154.logical_ram_name = "altdpram_instance",
		lutrama_154.logical_ram_width = 108,
		lutrama_154.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_155
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[47]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_155portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_155.address_width = 6,
		lutrama_155.data_width = 1,
		lutrama_155.first_address = 64,
		lutrama_155.first_bit_number = 47,
		lutrama_155.last_address = 127,
		lutrama_155.logical_ram_depth = 128,
		lutrama_155.logical_ram_name = "altdpram_instance",
		lutrama_155.logical_ram_width = 108,
		lutrama_155.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_156
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[48]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_156portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_156.address_width = 6,
		lutrama_156.data_width = 1,
		lutrama_156.first_address = 64,
		lutrama_156.first_bit_number = 48,
		lutrama_156.last_address = 127,
		lutrama_156.logical_ram_depth = 128,
		lutrama_156.logical_ram_name = "altdpram_instance",
		lutrama_156.logical_ram_width = 108,
		lutrama_156.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_157
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[49]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_157portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_157.address_width = 6,
		lutrama_157.data_width = 1,
		lutrama_157.first_address = 64,
		lutrama_157.first_bit_number = 49,
		lutrama_157.last_address = 127,
		lutrama_157.logical_ram_depth = 128,
		lutrama_157.logical_ram_name = "altdpram_instance",
		lutrama_157.logical_ram_width = 108,
		lutrama_157.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_158
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[50]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_158portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_158.address_width = 6,
		lutrama_158.data_width = 1,
		lutrama_158.first_address = 64,
		lutrama_158.first_bit_number = 50,
		lutrama_158.last_address = 127,
		lutrama_158.logical_ram_depth = 128,
		lutrama_158.logical_ram_name = "altdpram_instance",
		lutrama_158.logical_ram_width = 108,
		lutrama_158.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_159
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[51]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_159portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_159.address_width = 6,
		lutrama_159.data_width = 1,
		lutrama_159.first_address = 64,
		lutrama_159.first_bit_number = 51,
		lutrama_159.last_address = 127,
		lutrama_159.logical_ram_depth = 128,
		lutrama_159.logical_ram_name = "altdpram_instance",
		lutrama_159.logical_ram_width = 108,
		lutrama_159.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_160
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[52]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_160portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_160.address_width = 6,
		lutrama_160.data_width = 1,
		lutrama_160.first_address = 64,
		lutrama_160.first_bit_number = 52,
		lutrama_160.last_address = 127,
		lutrama_160.logical_ram_depth = 128,
		lutrama_160.logical_ram_name = "altdpram_instance",
		lutrama_160.logical_ram_width = 108,
		lutrama_160.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_161
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[53]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_161portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_161.address_width = 6,
		lutrama_161.data_width = 1,
		lutrama_161.first_address = 64,
		lutrama_161.first_bit_number = 53,
		lutrama_161.last_address = 127,
		lutrama_161.logical_ram_depth = 128,
		lutrama_161.logical_ram_name = "altdpram_instance",
		lutrama_161.logical_ram_width = 108,
		lutrama_161.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_162
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[54]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_162portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_162.address_width = 6,
		lutrama_162.data_width = 1,
		lutrama_162.first_address = 64,
		lutrama_162.first_bit_number = 54,
		lutrama_162.last_address = 127,
		lutrama_162.logical_ram_depth = 128,
		lutrama_162.logical_ram_name = "altdpram_instance",
		lutrama_162.logical_ram_width = 108,
		lutrama_162.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_163
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[55]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_163portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_163.address_width = 6,
		lutrama_163.data_width = 1,
		lutrama_163.first_address = 64,
		lutrama_163.first_bit_number = 55,
		lutrama_163.last_address = 127,
		lutrama_163.logical_ram_depth = 128,
		lutrama_163.logical_ram_name = "altdpram_instance",
		lutrama_163.logical_ram_width = 108,
		lutrama_163.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_164
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[56]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_164portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_164.address_width = 6,
		lutrama_164.data_width = 1,
		lutrama_164.first_address = 64,
		lutrama_164.first_bit_number = 56,
		lutrama_164.last_address = 127,
		lutrama_164.logical_ram_depth = 128,
		lutrama_164.logical_ram_name = "altdpram_instance",
		lutrama_164.logical_ram_width = 108,
		lutrama_164.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_165
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[57]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_165portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_165.address_width = 6,
		lutrama_165.data_width = 1,
		lutrama_165.first_address = 64,
		lutrama_165.first_bit_number = 57,
		lutrama_165.last_address = 127,
		lutrama_165.logical_ram_depth = 128,
		lutrama_165.logical_ram_name = "altdpram_instance",
		lutrama_165.logical_ram_width = 108,
		lutrama_165.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_166
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[58]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_166portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_166.address_width = 6,
		lutrama_166.data_width = 1,
		lutrama_166.first_address = 64,
		lutrama_166.first_bit_number = 58,
		lutrama_166.last_address = 127,
		lutrama_166.logical_ram_depth = 128,
		lutrama_166.logical_ram_name = "altdpram_instance",
		lutrama_166.logical_ram_width = 108,
		lutrama_166.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_167
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[59]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_167portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_167.address_width = 6,
		lutrama_167.data_width = 1,
		lutrama_167.first_address = 64,
		lutrama_167.first_bit_number = 59,
		lutrama_167.last_address = 127,
		lutrama_167.logical_ram_depth = 128,
		lutrama_167.logical_ram_name = "altdpram_instance",
		lutrama_167.logical_ram_width = 108,
		lutrama_167.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_168
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[60]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_168portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_168.address_width = 6,
		lutrama_168.data_width = 1,
		lutrama_168.first_address = 64,
		lutrama_168.first_bit_number = 60,
		lutrama_168.last_address = 127,
		lutrama_168.logical_ram_depth = 128,
		lutrama_168.logical_ram_name = "altdpram_instance",
		lutrama_168.logical_ram_width = 108,
		lutrama_168.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_169
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[61]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_169portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_169.address_width = 6,
		lutrama_169.data_width = 1,
		lutrama_169.first_address = 64,
		lutrama_169.first_bit_number = 61,
		lutrama_169.last_address = 127,
		lutrama_169.logical_ram_depth = 128,
		lutrama_169.logical_ram_name = "altdpram_instance",
		lutrama_169.logical_ram_width = 108,
		lutrama_169.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_170
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[62]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_170portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_170.address_width = 6,
		lutrama_170.data_width = 1,
		lutrama_170.first_address = 64,
		lutrama_170.first_bit_number = 62,
		lutrama_170.last_address = 127,
		lutrama_170.logical_ram_depth = 128,
		lutrama_170.logical_ram_name = "altdpram_instance",
		lutrama_170.logical_ram_width = 108,
		lutrama_170.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_171
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[63]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_171portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_171.address_width = 6,
		lutrama_171.data_width = 1,
		lutrama_171.first_address = 64,
		lutrama_171.first_bit_number = 63,
		lutrama_171.last_address = 127,
		lutrama_171.logical_ram_depth = 128,
		lutrama_171.logical_ram_name = "altdpram_instance",
		lutrama_171.logical_ram_width = 108,
		lutrama_171.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_172
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[64]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_172portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_172.address_width = 6,
		lutrama_172.data_width = 1,
		lutrama_172.first_address = 64,
		lutrama_172.first_bit_number = 64,
		lutrama_172.last_address = 127,
		lutrama_172.logical_ram_depth = 128,
		lutrama_172.logical_ram_name = "altdpram_instance",
		lutrama_172.logical_ram_width = 108,
		lutrama_172.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_173
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[65]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_173portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_173.address_width = 6,
		lutrama_173.data_width = 1,
		lutrama_173.first_address = 64,
		lutrama_173.first_bit_number = 65,
		lutrama_173.last_address = 127,
		lutrama_173.logical_ram_depth = 128,
		lutrama_173.logical_ram_name = "altdpram_instance",
		lutrama_173.logical_ram_width = 108,
		lutrama_173.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_174
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[66]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_174portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_174.address_width = 6,
		lutrama_174.data_width = 1,
		lutrama_174.first_address = 64,
		lutrama_174.first_bit_number = 66,
		lutrama_174.last_address = 127,
		lutrama_174.logical_ram_depth = 128,
		lutrama_174.logical_ram_name = "altdpram_instance",
		lutrama_174.logical_ram_width = 108,
		lutrama_174.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_175
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[67]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_175portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_175.address_width = 6,
		lutrama_175.data_width = 1,
		lutrama_175.first_address = 64,
		lutrama_175.first_bit_number = 67,
		lutrama_175.last_address = 127,
		lutrama_175.logical_ram_depth = 128,
		lutrama_175.logical_ram_name = "altdpram_instance",
		lutrama_175.logical_ram_width = 108,
		lutrama_175.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_176
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[68]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_176portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_176.address_width = 6,
		lutrama_176.data_width = 1,
		lutrama_176.first_address = 64,
		lutrama_176.first_bit_number = 68,
		lutrama_176.last_address = 127,
		lutrama_176.logical_ram_depth = 128,
		lutrama_176.logical_ram_name = "altdpram_instance",
		lutrama_176.logical_ram_width = 108,
		lutrama_176.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_177
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[69]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_177portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_177.address_width = 6,
		lutrama_177.data_width = 1,
		lutrama_177.first_address = 64,
		lutrama_177.first_bit_number = 69,
		lutrama_177.last_address = 127,
		lutrama_177.logical_ram_depth = 128,
		lutrama_177.logical_ram_name = "altdpram_instance",
		lutrama_177.logical_ram_width = 108,
		lutrama_177.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_178
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[70]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_178portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_178.address_width = 6,
		lutrama_178.data_width = 1,
		lutrama_178.first_address = 64,
		lutrama_178.first_bit_number = 70,
		lutrama_178.last_address = 127,
		lutrama_178.logical_ram_depth = 128,
		lutrama_178.logical_ram_name = "altdpram_instance",
		lutrama_178.logical_ram_width = 108,
		lutrama_178.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_179
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[71]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_179portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_179.address_width = 6,
		lutrama_179.data_width = 1,
		lutrama_179.first_address = 64,
		lutrama_179.first_bit_number = 71,
		lutrama_179.last_address = 127,
		lutrama_179.logical_ram_depth = 128,
		lutrama_179.logical_ram_name = "altdpram_instance",
		lutrama_179.logical_ram_width = 108,
		lutrama_179.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_180
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[72]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_180portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_180.address_width = 6,
		lutrama_180.data_width = 1,
		lutrama_180.first_address = 64,
		lutrama_180.first_bit_number = 72,
		lutrama_180.last_address = 127,
		lutrama_180.logical_ram_depth = 128,
		lutrama_180.logical_ram_name = "altdpram_instance",
		lutrama_180.logical_ram_width = 108,
		lutrama_180.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_181
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[73]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_181portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_181.address_width = 6,
		lutrama_181.data_width = 1,
		lutrama_181.first_address = 64,
		lutrama_181.first_bit_number = 73,
		lutrama_181.last_address = 127,
		lutrama_181.logical_ram_depth = 128,
		lutrama_181.logical_ram_name = "altdpram_instance",
		lutrama_181.logical_ram_width = 108,
		lutrama_181.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_182
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[74]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_182portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_182.address_width = 6,
		lutrama_182.data_width = 1,
		lutrama_182.first_address = 64,
		lutrama_182.first_bit_number = 74,
		lutrama_182.last_address = 127,
		lutrama_182.logical_ram_depth = 128,
		lutrama_182.logical_ram_name = "altdpram_instance",
		lutrama_182.logical_ram_width = 108,
		lutrama_182.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_183
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[75]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_183portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_183.address_width = 6,
		lutrama_183.data_width = 1,
		lutrama_183.first_address = 64,
		lutrama_183.first_bit_number = 75,
		lutrama_183.last_address = 127,
		lutrama_183.logical_ram_depth = 128,
		lutrama_183.logical_ram_name = "altdpram_instance",
		lutrama_183.logical_ram_width = 108,
		lutrama_183.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_184
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[76]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_184portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_184.address_width = 6,
		lutrama_184.data_width = 1,
		lutrama_184.first_address = 64,
		lutrama_184.first_bit_number = 76,
		lutrama_184.last_address = 127,
		lutrama_184.logical_ram_depth = 128,
		lutrama_184.logical_ram_name = "altdpram_instance",
		lutrama_184.logical_ram_width = 108,
		lutrama_184.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_185
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[77]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_185portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_185.address_width = 6,
		lutrama_185.data_width = 1,
		lutrama_185.first_address = 64,
		lutrama_185.first_bit_number = 77,
		lutrama_185.last_address = 127,
		lutrama_185.logical_ram_depth = 128,
		lutrama_185.logical_ram_name = "altdpram_instance",
		lutrama_185.logical_ram_width = 108,
		lutrama_185.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_186
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[78]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_186portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_186.address_width = 6,
		lutrama_186.data_width = 1,
		lutrama_186.first_address = 64,
		lutrama_186.first_bit_number = 78,
		lutrama_186.last_address = 127,
		lutrama_186.logical_ram_depth = 128,
		lutrama_186.logical_ram_name = "altdpram_instance",
		lutrama_186.logical_ram_width = 108,
		lutrama_186.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_187
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[79]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_187portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_187.address_width = 6,
		lutrama_187.data_width = 1,
		lutrama_187.first_address = 64,
		lutrama_187.first_bit_number = 79,
		lutrama_187.last_address = 127,
		lutrama_187.logical_ram_depth = 128,
		lutrama_187.logical_ram_name = "altdpram_instance",
		lutrama_187.logical_ram_width = 108,
		lutrama_187.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_188
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[80]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_188portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_188.address_width = 6,
		lutrama_188.data_width = 1,
		lutrama_188.first_address = 64,
		lutrama_188.first_bit_number = 80,
		lutrama_188.last_address = 127,
		lutrama_188.logical_ram_depth = 128,
		lutrama_188.logical_ram_name = "altdpram_instance",
		lutrama_188.logical_ram_width = 108,
		lutrama_188.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_189
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[81]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_189portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_189.address_width = 6,
		lutrama_189.data_width = 1,
		lutrama_189.first_address = 64,
		lutrama_189.first_bit_number = 81,
		lutrama_189.last_address = 127,
		lutrama_189.logical_ram_depth = 128,
		lutrama_189.logical_ram_name = "altdpram_instance",
		lutrama_189.logical_ram_width = 108,
		lutrama_189.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_190
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[82]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_190portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_190.address_width = 6,
		lutrama_190.data_width = 1,
		lutrama_190.first_address = 64,
		lutrama_190.first_bit_number = 82,
		lutrama_190.last_address = 127,
		lutrama_190.logical_ram_depth = 128,
		lutrama_190.logical_ram_name = "altdpram_instance",
		lutrama_190.logical_ram_width = 108,
		lutrama_190.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_191
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[83]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_191portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_191.address_width = 6,
		lutrama_191.data_width = 1,
		lutrama_191.first_address = 64,
		lutrama_191.first_bit_number = 83,
		lutrama_191.last_address = 127,
		lutrama_191.logical_ram_depth = 128,
		lutrama_191.logical_ram_name = "altdpram_instance",
		lutrama_191.logical_ram_width = 108,
		lutrama_191.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_192
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[84]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_192portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_192.address_width = 6,
		lutrama_192.data_width = 1,
		lutrama_192.first_address = 64,
		lutrama_192.first_bit_number = 84,
		lutrama_192.last_address = 127,
		lutrama_192.logical_ram_depth = 128,
		lutrama_192.logical_ram_name = "altdpram_instance",
		lutrama_192.logical_ram_width = 108,
		lutrama_192.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_193
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[85]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_193portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_193.address_width = 6,
		lutrama_193.data_width = 1,
		lutrama_193.first_address = 64,
		lutrama_193.first_bit_number = 85,
		lutrama_193.last_address = 127,
		lutrama_193.logical_ram_depth = 128,
		lutrama_193.logical_ram_name = "altdpram_instance",
		lutrama_193.logical_ram_width = 108,
		lutrama_193.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_194
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[86]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_194portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_194.address_width = 6,
		lutrama_194.data_width = 1,
		lutrama_194.first_address = 64,
		lutrama_194.first_bit_number = 86,
		lutrama_194.last_address = 127,
		lutrama_194.logical_ram_depth = 128,
		lutrama_194.logical_ram_name = "altdpram_instance",
		lutrama_194.logical_ram_width = 108,
		lutrama_194.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_195
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[87]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_195portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_195.address_width = 6,
		lutrama_195.data_width = 1,
		lutrama_195.first_address = 64,
		lutrama_195.first_bit_number = 87,
		lutrama_195.last_address = 127,
		lutrama_195.logical_ram_depth = 128,
		lutrama_195.logical_ram_name = "altdpram_instance",
		lutrama_195.logical_ram_width = 108,
		lutrama_195.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_196
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[88]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_196portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_196.address_width = 6,
		lutrama_196.data_width = 1,
		lutrama_196.first_address = 64,
		lutrama_196.first_bit_number = 88,
		lutrama_196.last_address = 127,
		lutrama_196.logical_ram_depth = 128,
		lutrama_196.logical_ram_name = "altdpram_instance",
		lutrama_196.logical_ram_width = 108,
		lutrama_196.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_197
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[89]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_197portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_197.address_width = 6,
		lutrama_197.data_width = 1,
		lutrama_197.first_address = 64,
		lutrama_197.first_bit_number = 89,
		lutrama_197.last_address = 127,
		lutrama_197.logical_ram_depth = 128,
		lutrama_197.logical_ram_name = "altdpram_instance",
		lutrama_197.logical_ram_width = 108,
		lutrama_197.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_198
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[90]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_198portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_198.address_width = 6,
		lutrama_198.data_width = 1,
		lutrama_198.first_address = 64,
		lutrama_198.first_bit_number = 90,
		lutrama_198.last_address = 127,
		lutrama_198.logical_ram_depth = 128,
		lutrama_198.logical_ram_name = "altdpram_instance",
		lutrama_198.logical_ram_width = 108,
		lutrama_198.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_199
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[91]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_199portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_199.address_width = 6,
		lutrama_199.data_width = 1,
		lutrama_199.first_address = 64,
		lutrama_199.first_bit_number = 91,
		lutrama_199.last_address = 127,
		lutrama_199.logical_ram_depth = 128,
		lutrama_199.logical_ram_name = "altdpram_instance",
		lutrama_199.logical_ram_width = 108,
		lutrama_199.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_200
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[92]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_200portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_200.address_width = 6,
		lutrama_200.data_width = 1,
		lutrama_200.first_address = 64,
		lutrama_200.first_bit_number = 92,
		lutrama_200.last_address = 127,
		lutrama_200.logical_ram_depth = 128,
		lutrama_200.logical_ram_name = "altdpram_instance",
		lutrama_200.logical_ram_width = 108,
		lutrama_200.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_201
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[93]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_201portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_201.address_width = 6,
		lutrama_201.data_width = 1,
		lutrama_201.first_address = 64,
		lutrama_201.first_bit_number = 93,
		lutrama_201.last_address = 127,
		lutrama_201.logical_ram_depth = 128,
		lutrama_201.logical_ram_name = "altdpram_instance",
		lutrama_201.logical_ram_width = 108,
		lutrama_201.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_202
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[94]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_202portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_202.address_width = 6,
		lutrama_202.data_width = 1,
		lutrama_202.first_address = 64,
		lutrama_202.first_bit_number = 94,
		lutrama_202.last_address = 127,
		lutrama_202.logical_ram_depth = 128,
		lutrama_202.logical_ram_name = "altdpram_instance",
		lutrama_202.logical_ram_width = 108,
		lutrama_202.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_203
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[95]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_203portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_203.address_width = 6,
		lutrama_203.data_width = 1,
		lutrama_203.first_address = 64,
		lutrama_203.first_bit_number = 95,
		lutrama_203.last_address = 127,
		lutrama_203.logical_ram_depth = 128,
		lutrama_203.logical_ram_name = "altdpram_instance",
		lutrama_203.logical_ram_width = 108,
		lutrama_203.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_204
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[96]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_204portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_204.address_width = 6,
		lutrama_204.data_width = 1,
		lutrama_204.first_address = 64,
		lutrama_204.first_bit_number = 96,
		lutrama_204.last_address = 127,
		lutrama_204.logical_ram_depth = 128,
		lutrama_204.logical_ram_name = "altdpram_instance",
		lutrama_204.logical_ram_width = 108,
		lutrama_204.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_205
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[97]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_205portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_205.address_width = 6,
		lutrama_205.data_width = 1,
		lutrama_205.first_address = 64,
		lutrama_205.first_bit_number = 97,
		lutrama_205.last_address = 127,
		lutrama_205.logical_ram_depth = 128,
		lutrama_205.logical_ram_name = "altdpram_instance",
		lutrama_205.logical_ram_width = 108,
		lutrama_205.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_206
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[98]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_206portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_206.address_width = 6,
		lutrama_206.data_width = 1,
		lutrama_206.first_address = 64,
		lutrama_206.first_bit_number = 98,
		lutrama_206.last_address = 127,
		lutrama_206.logical_ram_depth = 128,
		lutrama_206.logical_ram_name = "altdpram_instance",
		lutrama_206.logical_ram_width = 108,
		lutrama_206.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_207
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[99]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_207portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_207.address_width = 6,
		lutrama_207.data_width = 1,
		lutrama_207.first_address = 64,
		lutrama_207.first_bit_number = 99,
		lutrama_207.last_address = 127,
		lutrama_207.logical_ram_depth = 128,
		lutrama_207.logical_ram_name = "altdpram_instance",
		lutrama_207.logical_ram_width = 108,
		lutrama_207.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_208
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[100]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_208portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_208.address_width = 6,
		lutrama_208.data_width = 1,
		lutrama_208.first_address = 64,
		lutrama_208.first_bit_number = 100,
		lutrama_208.last_address = 127,
		lutrama_208.logical_ram_depth = 128,
		lutrama_208.logical_ram_name = "altdpram_instance",
		lutrama_208.logical_ram_width = 108,
		lutrama_208.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_209
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[101]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_209portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_209.address_width = 6,
		lutrama_209.data_width = 1,
		lutrama_209.first_address = 64,
		lutrama_209.first_bit_number = 101,
		lutrama_209.last_address = 127,
		lutrama_209.logical_ram_depth = 128,
		lutrama_209.logical_ram_name = "altdpram_instance",
		lutrama_209.logical_ram_width = 108,
		lutrama_209.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_210
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[102]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_210portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_210.address_width = 6,
		lutrama_210.data_width = 1,
		lutrama_210.first_address = 64,
		lutrama_210.first_bit_number = 102,
		lutrama_210.last_address = 127,
		lutrama_210.logical_ram_depth = 128,
		lutrama_210.logical_ram_name = "altdpram_instance",
		lutrama_210.logical_ram_width = 108,
		lutrama_210.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_211
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[103]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_211portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_211.address_width = 6,
		lutrama_211.data_width = 1,
		lutrama_211.first_address = 64,
		lutrama_211.first_bit_number = 103,
		lutrama_211.last_address = 127,
		lutrama_211.logical_ram_depth = 128,
		lutrama_211.logical_ram_name = "altdpram_instance",
		lutrama_211.logical_ram_width = 108,
		lutrama_211.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_212
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[104]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_212portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_212.address_width = 6,
		lutrama_212.data_width = 1,
		lutrama_212.first_address = 64,
		lutrama_212.first_bit_number = 104,
		lutrama_212.last_address = 127,
		lutrama_212.logical_ram_depth = 128,
		lutrama_212.logical_ram_name = "altdpram_instance",
		lutrama_212.logical_ram_width = 108,
		lutrama_212.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_213
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[105]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_213portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_213.address_width = 6,
		lutrama_213.data_width = 1,
		lutrama_213.first_address = 64,
		lutrama_213.first_bit_number = 105,
		lutrama_213.last_address = 127,
		lutrama_213.logical_ram_depth = 128,
		lutrama_213.logical_ram_name = "altdpram_instance",
		lutrama_213.logical_ram_width = 108,
		lutrama_213.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_214
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[106]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_214portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_214.address_width = 6,
		lutrama_214.data_width = 1,
		lutrama_214.first_address = 64,
		lutrama_214.first_bit_number = 106,
		lutrama_214.last_address = 127,
		lutrama_214.logical_ram_depth = 128,
		lutrama_214.logical_ram_name = "altdpram_instance",
		lutrama_214.logical_ram_width = 108,
		lutrama_214.lpm_type = "stratixiv_mlab_cell";
	stratixiv_mlab_cell   lutrama_215
	( 
	.clk0(clock0),
	.ena0(wire_wr_decode_eq[1]),
	.portaaddr(wraddr_wire[5:0]),
	.portadatain(datain_wire[107]),
	.portbaddr(rdaddr_wire[5:0]),
	.portbdataout(wire_lutrama_215portbdataout[0:0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.portabyteenamasks({2{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	);
	defparam
		lutrama_215.address_width = 6,
		lutrama_215.data_width = 1,
		lutrama_215.first_address = 64,
		lutrama_215.first_bit_number = 107,
		lutrama_215.last_address = 127,
		lutrama_215.logical_ram_depth = 128,
		lutrama_215.logical_ram_name = "altdpram_instance",
		lutrama_215.logical_ram_width = 108,
		lutrama_215.lpm_type = "stratixiv_mlab_cell";
	assign
		datain_wire = datain_reg,
		dataout_wire = wire_rd_mux_result,
		q_a = dataout_reg,
		rdaddr_wire = rdaddr_reg,
		wr_en = wren_a,
		wraddr_wire = wraddr_reg;
endmodule //comm_content_errinj_altsyncram_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module comm_content_errinj_altsyncram (
	aclr,
	address,
	clock,
	data,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	  aclr;
	input	[6:0]  address;
	input	  clock;
	input	[107:0]  data;
	input	  wren;
	output	[107:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0	  aclr;
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [107:0] sub_wire0;
	wire [107:0] q = sub_wire0[107:0];

	comm_content_errinj_altsyncram_altsyncram	comm_content_errinj_altsyncram_altsyncram_component (
				.aclr0 (aclr),
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "1"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "9"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix IV"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING ""
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "128"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "1"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "2"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "7"
// Retrieval info: PRIVATE: WidthData NUMERIC "108"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Stratix IV"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "128"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "CLEAR0"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "MLAB"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "DONT_CARE"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "7"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "108"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND "aclr"
// Retrieval info: USED_PORT: address 0 0 7 0 INPUT NODEFVAL "address[6..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 108 0 INPUT NODEFVAL "data[107..0]"
// Retrieval info: USED_PORT: q 0 0 108 0 OUTPUT NODEFVAL "q[107..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @aclr0 0 0 0 0 aclr 0 0 0 0
// Retrieval info: CONNECT: @address_a 0 0 7 0 address 0 0 7 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 108 0 data 0 0 108 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 108 0 @q_a 0 0 108 0
// Retrieval info: GEN_FILE: TYPE_NORMAL comm_content_errinj_altsyncram.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL comm_content_errinj_altsyncram.inc TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL comm_content_errinj_altsyncram.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL comm_content_errinj_altsyncram.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL comm_content_errinj_altsyncram_inst.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL comm_content_errinj_altsyncram_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
