Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 17ec8c114cc3454e875a49ddef18fc98 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Barrel_shift_TB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Barrel_shift_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Barrel_shift_TB_time_synth.sdf", for root module "Barrel_shift_TB/u_barrel_01".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Barrel_shift_TB_time_synth.sdf", for root module "Barrel_shift_TB/u_barrel_01".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.Barrel_Shifter
Compiling module xil_defaultlib.Barrel_shift_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Barrel_shift_TB_time_synth
