// Seed: 1393611907
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    input tri id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11
);
  wire id_13;
  tri1 id_14 = id_2 & id_14;
endmodule
module module_1 (
    output logic id_0
    , id_14,
    input tri id_1,
    output wor id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wand id_9,
    input tri0 id_10,
    input wand id_11,
    input wire id_12
);
  wire id_15;
  always
    if (1) begin
      id_0 <= #1 1;
    end else deassign id_0;
  wor id_16 = 1;
  module_0(
      id_9, id_10, id_10, id_5, id_1, id_2, id_11, id_4, id_2, id_11, id_12, id_6
  );
endmodule
