digraph "CFG for '_Z12clip_kerneldPdid' function" {
	label="CFG for '_Z12clip_kerneldPdid' function";

	Node0x543b040 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !5, !invariant.load !6\l  %9 = zext i16 %8 to i32\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %11 = mul i32 %10, %9\l  %12 = add i32 %11, %4\l  %13 = icmp slt i32 %12, %1\l  br i1 %13, label %14, label %23\l|{<s0>T|<s1>F}}"];
	Node0x543b040:s0 -> Node0x543cee0;
	Node0x543b040:s1 -> Node0x543cf70;
	Node0x543cee0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds double, double addrspace(1)* %0, i64 %15\l  %17 = load double, double addrspace(1)* %16, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %18 = fcmp contract ogt double %17, %2\l  %19 = fneg contract double %2\l  %20 = fcmp contract olt double %17, %19\l  %21 = select contract i1 %20, double %19, double %17\l  %22 = select contract i1 %18, double %2, double %21\l  store double %22, double addrspace(1)* %16, align 8, !tbaa !7\l  br label %23\l}"];
	Node0x543cee0 -> Node0x543cf70;
	Node0x543cf70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  ret void\l}"];
}
