Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Feb 19 19:06:34 2021
| Host         : DESKTOP-P7J4UQ2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stepper_motor_taster_top_timing_summary_routed.rpt -pb stepper_motor_taster_top_timing_summary_routed.pb -rpx stepper_motor_taster_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stepper_motor_taster_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: exp_n_io[0] (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: i_speed_ctrl/new_clock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: i_step_changer/sel_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.771        0.000                      0                   47        0.150        0.000                      0                   47        9.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.771        0.000                      0                   47        0.150        0.000                      0                   47        9.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.416ns (43.378%)  route 3.154ns (56.622%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          1.514     8.601    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.549    22.741    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
                         clock pessimism              0.268    23.009    
                         clock uncertainty           -0.302    22.707    
    SLICE_X41Y75         FDRE (Setup_fdre_C_R)       -0.335    22.372    i_speed_ctrl/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.416ns (43.378%)  route 3.154ns (56.622%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          1.514     8.601    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.549    22.741    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[6]/C
                         clock pessimism              0.268    23.009    
                         clock uncertainty           -0.302    22.707    
    SLICE_X41Y75         FDRE (Setup_fdre_C_R)       -0.335    22.372    i_speed_ctrl/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.416ns (43.378%)  route 3.154ns (56.622%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          1.514     8.601    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.549    22.741    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[7]/C
                         clock pessimism              0.268    23.009    
                         clock uncertainty           -0.302    22.707    
    SLICE_X41Y75         FDRE (Setup_fdre_C_R)       -0.335    22.372    i_speed_ctrl/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.416ns (43.378%)  route 3.154ns (56.622%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          1.514     8.601    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.549    22.741    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
                         clock pessimism              0.268    23.009    
                         clock uncertainty           -0.302    22.707    
    SLICE_X41Y75         FDRE (Setup_fdre_C_R)       -0.335    22.372    i_speed_ctrl/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 2.416ns (43.378%)  route 3.154ns (56.622%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          1.514     8.601    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.549    22.741    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[9]/C
                         clock pessimism              0.268    23.009    
                         clock uncertainty           -0.302    22.707    
    SLICE_X41Y75         FDRE (Setup_fdre_C_R)       -0.335    22.372    i_speed_ctrl/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                          -8.601    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.858ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.485ns  (logic 2.416ns (44.049%)  route 3.069ns (55.951%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          1.429     8.516    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X43Y76         FDRE                                         r  i_speed_ctrl/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.551    22.743    i_speed_ctrl/CLK
    SLICE_X43Y76         FDRE                                         r  i_speed_ctrl/counter_reg[10]/C
                         clock pessimism              0.268    23.011    
                         clock uncertainty           -0.302    22.709    
    SLICE_X43Y76         FDRE (Setup_fdre_C_R)       -0.335    22.374    i_speed_ctrl/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.374    
                         arrival time                          -8.516    
  -------------------------------------------------------------------
                         slack                                 13.858    

Slack (MET) :             14.191ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 2.416ns (48.113%)  route 2.605ns (51.887%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.966     8.052    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.550    22.742    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[0]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X38Y76         FDRE (Setup_fdre_C_R)       -0.426    22.244    i_speed_ctrl/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 14.191    

Slack (MET) :             14.191ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 2.416ns (48.113%)  route 2.605ns (51.887%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.966     8.052    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.550    22.742    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[1]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X38Y76         FDRE (Setup_fdre_C_R)       -0.426    22.244    i_speed_ctrl/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 14.191    

Slack (MET) :             14.191ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 2.416ns (48.113%)  route 2.605ns (51.887%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.966     8.052    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.550    22.742    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[2]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X38Y76         FDRE (Setup_fdre_C_R)       -0.426    22.244    i_speed_ctrl/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 14.191    

Slack (MET) :             14.191ns  (required time - arrival time)
  Source:                 i_speed_ctrl/time_divider_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.021ns  (logic 2.416ns (48.113%)  route 2.605ns (51.887%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.723     3.031    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.518     3.549 f  i_speed_ctrl/time_divider_reg[2]/Q
                         net (fo=6, routed)           0.675     4.224    i_speed_ctrl/time_divider_reg[2]
    SLICE_X40Y75         LUT1 (Prop_lut1_I0_O)        0.124     4.348 r  i_speed_ctrl/counter1_carry_i_3/O
                         net (fo=1, routed)           0.000     4.348    i_speed_ctrl/counter1_carry_i_3_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.928 r  i_speed_ctrl/counter1_carry/O[2]
                         net (fo=2, routed)           0.964     5.893    i_speed_ctrl/counter1[3]
    SLICE_X41Y76         LUT4 (Prop_lut4_I0_O)        0.302     6.195 r  i_speed_ctrl/counter0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.195    i_speed_ctrl/counter0_carry_i_7_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.745 r  i_speed_ctrl/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.745    i_speed_ctrl/counter0_carry_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.859 r  i_speed_ctrl/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.859    i_speed_ctrl/counter0_carry__0_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  i_speed_ctrl/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.973    i_speed_ctrl/counter0_carry__1_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.087 r  i_speed_ctrl/counter0_carry__2/CO[3]
                         net (fo=11, routed)          0.966     8.052    i_speed_ctrl/counter0_carry__2_n_0
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.192 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          1.550    22.742    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[3]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X38Y76         FDRE (Setup_fdre_C_R)       -0.426    22.244    i_speed_ctrl/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.244    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 14.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_speed_ctrl/time_divider_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/time_divider_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.577     0.918    i_speed_ctrl/CLK
    SLICE_X43Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDSE (Prop_fdse_C_Q)         0.141     1.059 r  i_speed_ctrl/time_divider_reg[0]/Q
                         net (fo=5, routed)           0.079     1.138    i_speed_ctrl/time_divider_reg[0]
    SLICE_X43Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.844     1.214    i_speed_ctrl/CLK
    SLICE_X43Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[0]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X43Y75         FDSE (Hold_fdse_C_D)         0.070     0.988    i_speed_ctrl/time_divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.116%)  route 0.129ns (40.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.577     0.918    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_speed_ctrl/counter_reg[8]/Q
                         net (fo=7, routed)           0.129     1.187    i_speed_ctrl/counter_reg__0[8]
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.232 r  i_speed_ctrl/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.232    i_speed_ctrl/p_0_in__0[10]
    SLICE_X43Y76         FDRE                                         r  i_speed_ctrl/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.845     1.215    i_speed_ctrl/CLK
    SLICE_X43Y76         FDRE                                         r  i_speed_ctrl/counter_reg[10]/C
                         clock pessimism             -0.283     0.932    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.091     1.023    i_speed_ctrl/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.192ns (53.515%)  route 0.167ns (46.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.577     0.918    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_speed_ctrl/counter_reg[8]/Q
                         net (fo=7, routed)           0.167     1.225    i_speed_ctrl/counter_reg__0[8]
    SLICE_X41Y75         LUT5 (Prop_lut5_I4_O)        0.051     1.276 r  i_speed_ctrl/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.276    i_speed_ctrl/p_0_in__0[9]
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.844     1.214    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[9]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.107     1.025    i_speed_ctrl/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.725%)  route 0.167ns (47.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.577     0.918    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_speed_ctrl/counter_reg[8]/Q
                         net (fo=7, routed)           0.167     1.225    i_speed_ctrl/counter_reg__0[8]
    SLICE_X41Y75         LUT4 (Prop_lut4_I0_O)        0.045     1.270 r  i_speed_ctrl/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.270    i_speed_ctrl/p_0_in__0[8]
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.844     1.214    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[8]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.092     1.010    i_speed_ctrl/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.577     0.918    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  i_speed_ctrl/counter_reg[5]/Q
                         net (fo=6, routed)           0.180     1.239    i_speed_ctrl/counter_reg__0[5]
    SLICE_X41Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.284 r  i_speed_ctrl/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.284    i_speed_ctrl/p_0_in__0[5]
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.844     1.214    i_speed_ctrl/CLK
    SLICE_X41Y75         FDRE                                         r  i_speed_ctrl/counter_reg[5]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.091     1.009    i_speed_ctrl/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.154%)  route 0.223ns (51.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.576     0.917    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.081 r  i_speed_ctrl/counter_reg[1]/Q
                         net (fo=10, routed)          0.223     1.303    i_speed_ctrl/counter_reg__0[1]
    SLICE_X38Y76         LUT3 (Prop_lut3_I2_O)        0.043     1.346 r  i_speed_ctrl/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.346    i_speed_ctrl/p_0_in__0[2]
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.843     1.213    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[2]/C
                         clock pessimism             -0.296     0.917    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.131     1.048    i_speed_ctrl/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.154%)  route 0.223ns (51.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.576     0.917    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.164     1.081 r  i_speed_ctrl/counter_reg[1]/Q
                         net (fo=10, routed)          0.223     1.303    i_speed_ctrl/counter_reg__0[1]
    SLICE_X38Y76         LUT5 (Prop_lut5_I3_O)        0.043     1.346 r  i_speed_ctrl/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.346    i_speed_ctrl/p_0_in__0[4]
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.843     1.213    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[4]/C
                         clock pessimism             -0.296     0.917    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.131     1.048    i_speed_ctrl/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 i_speed_ctrl/time_divider_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/time_divider_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.840%)  route 0.161ns (37.160%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.578     0.919    i_speed_ctrl/CLK
    SLICE_X42Y76         FDSE                                         r  i_speed_ctrl/time_divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDSE (Prop_fdse_C_Q)         0.164     1.083 r  i_speed_ctrl/time_divider_reg[8]/Q
                         net (fo=6, routed)           0.161     1.244    i_speed_ctrl/time_divider_reg[8]
    SLICE_X42Y76         LUT2 (Prop_lut2_I1_O)        0.045     1.289 r  i_speed_ctrl/time_divider[5]_i_6/O
                         net (fo=1, routed)           0.000     1.289    i_speed_ctrl/time_divider[5]_i_6_n_0
    SLICE_X42Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.353 r  i_speed_ctrl/time_divider_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.353    i_speed_ctrl/time_divider_reg[5]_i_1_n_4
    SLICE_X42Y76         FDSE                                         r  i_speed_ctrl/time_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.845     1.215    i_speed_ctrl/CLK
    SLICE_X42Y76         FDSE                                         r  i_speed_ctrl/time_divider_reg[8]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X42Y76         FDSE (Hold_fdse_C_D)         0.134     1.053    i_speed_ctrl/time_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 i_speed_ctrl/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.246ns (57.528%)  route 0.182ns (42.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.576     0.917    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.148     1.065 r  i_speed_ctrl/counter_reg[2]/Q
                         net (fo=9, routed)           0.182     1.246    i_speed_ctrl/counter_reg__0[2]
    SLICE_X38Y76         LUT4 (Prop_lut4_I3_O)        0.098     1.344 r  i_speed_ctrl/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.344    i_speed_ctrl/p_0_in__0[3]
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.843     1.213    i_speed_ctrl/CLK
    SLICE_X38Y76         FDRE                                         r  i_speed_ctrl/counter_reg[3]/C
                         clock pessimism             -0.296     0.917    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.121     1.038    i_speed_ctrl/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 i_speed_ctrl/time_divider_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_speed_ctrl/time_divider_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.274%)  route 0.173ns (38.726%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.577     0.918    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDSE (Prop_fdse_C_Q)         0.164     1.082 r  i_speed_ctrl/time_divider_reg[4]/Q
                         net (fo=6, routed)           0.173     1.254    i_speed_ctrl/time_divider_reg[4]
    SLICE_X42Y75         LUT2 (Prop_lut2_I1_O)        0.045     1.299 r  i_speed_ctrl/time_divider[1]_i_5/O
                         net (fo=1, routed)           0.000     1.299    i_speed_ctrl/time_divider[1]_i_5_n_0
    SLICE_X42Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.363 r  i_speed_ctrl/time_divider_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.363    i_speed_ctrl/time_divider_reg[1]_i_1_n_4
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24, routed)          0.844     1.214    i_speed_ctrl/CLK
    SLICE_X42Y75         FDSE                                         r  i_speed_ctrl/time_divider_reg[4]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X42Y75         FDSE (Hold_fdse_C_D)         0.134     1.052    i_speed_ctrl/time_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_wrapper_i/system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  system_wrapper_i/system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y76   i_speed_ctrl/new_clock_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X43Y75   i_speed_ctrl/time_divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y77   i_speed_ctrl/time_divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y77   i_speed_ctrl/time_divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   i_speed_ctrl/time_divider_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   i_speed_ctrl/time_divider_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   i_speed_ctrl/time_divider_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   i_speed_ctrl/time_divider_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         20.000      19.000     SLICE_X42Y76   i_speed_ctrl/time_divider_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y76   i_speed_ctrl/new_clock_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X43Y75   i_speed_ctrl/time_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   i_speed_ctrl/time_divider_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   i_speed_ctrl/time_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   i_speed_ctrl/time_divider_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   i_speed_ctrl/time_divider_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y76   i_speed_ctrl/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y76   i_speed_ctrl/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y76   i_speed_ctrl/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X38Y76   i_speed_ctrl/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y76   i_speed_ctrl/new_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y76   i_speed_ctrl/new_clock_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X43Y75   i_speed_ctrl/time_divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y77   i_speed_ctrl/time_divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y77   i_speed_ctrl/time_divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y77   i_speed_ctrl/time_divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y77   i_speed_ctrl/time_divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   i_speed_ctrl/time_divider_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   i_speed_ctrl/time_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   i_speed_ctrl/time_divider_reg[3]/C



