-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 32-bit Version 11.1 (Build Build 259 01/25/2012)
-- Created on Sat Apr 14 20:31:35 2012

FUNCTION InstrDecoder (clk, reset, opcode[15..0], ISin[2..0], operandReady, operandIn[31..0], currentReturnDir[2..0])
	RETURNS (ISnew[2..0], ISzero, operandLoad, operandStore, operandInc, operandDec, operandAddr_offset[7..0], operandSelectReg[4..0], operandSelectMem[2..0], wr_block, tableIndex[9..0], updateDir[2..0], newReturnDir[2..0], updateLength[1..0], flowPC, returnPC, argStackPush, argStackPop, poptoARG, ifwStackPush, ifwStackPop, op[23..0], ARG_wr_opresult);
