// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/21/2019 21:45:35"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module convert3Disp (
	num1,
	disp_0,
	disp_1,
	disp_2);
input 	[7:0] num1;
output 	[6:0] disp_0;
output 	[6:0] disp_1;
output 	[6:0] disp_2;

// Design Ports Information
// disp_0[0]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_0[1]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_0[2]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_0[3]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_0[4]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_0[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_1[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_1[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_1[2]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_1[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_1[4]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_1[5]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_1[6]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_2[0]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_2[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_2[2]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_2[3]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_2[4]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_2[5]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// disp_2[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// num1[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// num1[6]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// num1[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// num1[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// num1[3]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// num1[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// num1[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// num1[0]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~55_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~57_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~58_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[24]~61_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[35]~63_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~65_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~68_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[45]~69_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[44]~70_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[41]~73_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[40]~76_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[49]~79_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[48]~81_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[54]~82_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[52]~84_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[51]~85_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[53]~93_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[34]~98_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[50]~100_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~54_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~56_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~59_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[24]~60_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~96_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[45]~89_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[35]~97_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[34]~64_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[44]~90_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[43]~71_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[42]~72_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[41]~74_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[40]~75_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[48]~80_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[54]~92_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[53]~83_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[43]~91_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[52]~94_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[42]~99_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[51]~95_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[50]~77_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[49]~78_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ;
wire \conv0|codeDisp[0]~0_combout ;
wire \conv0|codeDisp[1]~1_combout ;
wire \conv0|codeDisp[2]~2_combout ;
wire \conv0|codeDisp[3]~3_combout ;
wire \conv0|codeDisp[4]~4_combout ;
wire \conv0|codeDisp[5]~5_combout ;
wire \conv0|codeDisp[6]~6_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~1_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[58]~12_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ;
wire \conv1|codeDisp[0]~0_combout ;
wire \conv1|codeDisp[1]~1_combout ;
wire \conv1|codeDisp[2]~2_combout ;
wire \conv1|codeDisp[3]~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ;
wire \conv1|codeDisp[4]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ;
wire \conv1|codeDisp[4]~5_combout ;
wire \conv1|codeDisp[4]~7_combout ;
wire \conv1|codeDisp[4]~4_combout ;
wire \conv1|codeDisp[4]~8_combout ;
wire \conv1|codeDisp[5]~9_combout ;
wire \conv1|codeDisp[6]~10_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \conv2|codeDisp[0]~0_combout ;
wire \conv2|codeDisp[2]~1_combout ;
wire \conv2|Equal0~0_combout ;
wire [7:0] \num1~combout ;


// Location: LCCOMB_X38_Y30_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\num1~combout [6] & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\num1~combout [6] & 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\num1~combout [6] & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\num1~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hC303;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[26]~57_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~56_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[26]~57_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~56_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[26]~57_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~56_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[26]~57_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[26]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  & (((\Mod1|auto_generated|divider|divider|StageOut[35]~63_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[35]~97_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  & (!\Mod1|auto_generated|divider|divider|StageOut[35]~63_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[35]~97_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[35]~63_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[35]~97_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[35]~63_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[35]~97_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[40]~76_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[40]~75_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[40]~76_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[40]~75_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[40]~76_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[40]~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[42]~99_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[42]~72_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[42]~99_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[42]~72_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[42]~99_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[42]~72_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[42]~99_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[42]~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  & (((\Mod1|auto_generated|divider|divider|StageOut[43]~91_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[43]~71_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  & (!\Mod1|auto_generated|divider|divider|StageOut[43]~91_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[43]~71_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[43]~91_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[43]~71_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[43]~91_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[43]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9  & (((\Mod1|auto_generated|divider|divider|StageOut[45]~69_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[45]~89_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9  & (!\Mod1|auto_generated|divider|divider|StageOut[45]~69_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[45]~89_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[45]~69_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[45]~89_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[45]~69_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[45]~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div1|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div1|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div1|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N4
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Div1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Div1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Div1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h3C03;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout  = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7  = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Div1|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[27]~51_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Div1|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[27]~51_combout )))))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Div1|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[27]~51_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N4
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = \num1~combout [3] $ (VCC)
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(\num1~combout [3])

	.dataa(\num1~combout [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N6
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\num1~combout [4] & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!\num1~combout [4] & 
// (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!\num1~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\num1~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~55 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~55_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~55 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~57 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~57_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~57 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~58 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~58_combout  = (\num1~combout [5] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\num1~combout [5]),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~58 .lut_mask = 16'hCC00;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[24]~61 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[24]~61_combout  = (\num1~combout [4] & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\num1~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[24]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[24]~61 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[24]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~62_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[35]~63 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[35]~63_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[35]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~63 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~65 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~65_combout  = (\num1~combout [4] & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\num1~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~65 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~68 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~68_combout  = (\num1~combout [3] & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [3]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~68 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[45]~69 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[45]~69_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[45]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[45]~69 .lut_mask = 16'h5050;
defparam \Mod1|auto_generated|divider|divider|StageOut[45]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[44]~70 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[44]~70_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[44]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[44]~70 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[44]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[41]~73 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[41]~73_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & \num1~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\num1~combout [3]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[41]~73_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[41]~73 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[41]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[40]~76 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[40]~76_combout  = (\num1~combout [2] & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(\num1~combout [2]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[40]~76_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[40]~76 .lut_mask = 16'h0C0C;
defparam \Mod1|auto_generated|divider|divider|StageOut[40]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[49]~79 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[49]~79_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[49]~79_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~79 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[48]~81 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[48]~81_combout  = (\num1~combout [1] & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[48]~81_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~81 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[54]~82 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[54]~82_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[54]~82_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~82 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[52]~84 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[52]~84_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[52]~84_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~84 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[51]~85 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[51]~85_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[51]~85_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~85 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N24
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~36_combout  = (\num1~combout [7] & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\num1~combout [7]),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hCC00;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N20
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~39_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N6
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~40_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \num1~combout [5])

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\num1~combout [5]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hCC00;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N16
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~43_combout  = (\num1~combout [4] & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\num1~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[23]~44_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N24
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~47_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00AA;
defparam \Div1|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~49_combout  = (\num1~combout [3] & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [3]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[28]~50_combout  = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N2
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[26]~52_combout  = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \num1~combout [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\num1~combout [3]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N22
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[25]~55_combout  = (\num1~combout [2] & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\num1~combout [2]),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~5_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~5 .lut_mask = 16'h0055;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[33]~56_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N10
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[31]~58_combout  = (\num1~combout [2] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\num1~combout [2]),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hA0A0;
defparam \Div1|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[30]~61_combout  = (\num1~combout [1] & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\num1~combout [1]),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \num1~combout [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\num1~combout [7]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \num1~combout [6])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(\num1~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \num1~combout [5])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\num1~combout [5]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~7_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h5500;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~9_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~10_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \num1~combout [2])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(\num1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[53]~93 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[53]~93_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[44]~90_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[44]~90_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[53]~93_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~93 .lut_mask = 16'hCE00;
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[34]~98 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[34]~98_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\num1~combout [5])) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\num1~combout [5]),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[34]~98_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[34]~98 .lut_mask = 16'hA0C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[34]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[50]~100 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[50]~100_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & (\num1~combout [3])) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.datab(\num1~combout [3]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[50]~100_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~100 .lut_mask = 16'h8A80;
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N30
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~65_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\num1~combout [5])) # 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\num1~combout [5]),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hA0C0;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[32]~67_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\num1~combout [3])) # 
// (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\num1~combout [3]),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'h8A80;
defparam \Div1|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \num1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\num1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(num1[0]));
// synopsys translate_off
defparam \num1[0]~I .input_async_reset = "none";
defparam \num1[0]~I .input_power_up = "low";
defparam \num1[0]~I .input_register_mode = "none";
defparam \num1[0]~I .input_sync_reset = "none";
defparam \num1[0]~I .oe_async_reset = "none";
defparam \num1[0]~I .oe_power_up = "low";
defparam \num1[0]~I .oe_register_mode = "none";
defparam \num1[0]~I .oe_sync_reset = "none";
defparam \num1[0]~I .operation_mode = "input";
defparam \num1[0]~I .output_async_reset = "none";
defparam \num1[0]~I .output_power_up = "low";
defparam \num1[0]~I .output_register_mode = "none";
defparam \num1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \num1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\num1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(num1[1]));
// synopsys translate_off
defparam \num1[1]~I .input_async_reset = "none";
defparam \num1[1]~I .input_power_up = "low";
defparam \num1[1]~I .input_register_mode = "none";
defparam \num1[1]~I .input_sync_reset = "none";
defparam \num1[1]~I .oe_async_reset = "none";
defparam \num1[1]~I .oe_power_up = "low";
defparam \num1[1]~I .oe_register_mode = "none";
defparam \num1[1]~I .oe_sync_reset = "none";
defparam \num1[1]~I .operation_mode = "input";
defparam \num1[1]~I .output_async_reset = "none";
defparam \num1[1]~I .output_power_up = "low";
defparam \num1[1]~I .output_register_mode = "none";
defparam \num1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \num1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\num1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(num1[6]));
// synopsys translate_off
defparam \num1[6]~I .input_async_reset = "none";
defparam \num1[6]~I .input_power_up = "low";
defparam \num1[6]~I .input_register_mode = "none";
defparam \num1[6]~I .input_sync_reset = "none";
defparam \num1[6]~I .oe_async_reset = "none";
defparam \num1[6]~I .oe_power_up = "low";
defparam \num1[6]~I .oe_register_mode = "none";
defparam \num1[6]~I .oe_sync_reset = "none";
defparam \num1[6]~I .operation_mode = "input";
defparam \num1[6]~I .output_async_reset = "none";
defparam \num1[6]~I .output_power_up = "low";
defparam \num1[6]~I .output_register_mode = "none";
defparam \num1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \num1~combout [5] $ (VCC)
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\num1~combout [5])

	.dataa(\num1~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\num1~combout [7] & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\num1~combout [7] & 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\num1~combout [7] & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\num1~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~54 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~54_combout  = (\num1~combout [7] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\num1~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~54 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~56 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~56_combout  = (\num1~combout [6] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [6]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~56 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~59 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~59_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~59 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[24]~60 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[24]~60_combout  = (\num1~combout [4] & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\num1~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[24]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[24]~60 .lut_mask = 16'hAA00;
defparam \Mod1|auto_generated|divider|divider|StageOut[24]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[24]~61_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[24]~60_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[24]~61_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[24]~60_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[24]~61_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[24]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[25]~58_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~59_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[25]~58_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[25]~59_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[25]~58_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[25]~59_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[25]~58_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[25]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (((\Mod1|auto_generated|divider|divider|StageOut[27]~55_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[27]~54_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5  & (!\Mod1|auto_generated|divider|divider|StageOut[27]~55_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[27]~54_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[27]~55_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[27]~54_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[27]~55_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[27]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[36]~96 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~96_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\num1~combout [7])) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )))))

	.dataa(\num1~combout [7]),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~96_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~96 .lut_mask = 16'hA0C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[45]~89 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[45]~89_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[36]~96_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[36]~96_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[45]~89_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[45]~89 .lut_mask = 16'hAA20;
defparam \Mod1|auto_generated|divider|divider|StageOut[45]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[35]~97 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[35]~97_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\num1~combout [6]))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\num1~combout [6]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[35]~97_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~97 .lut_mask = 16'hC088;
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[34]~64 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[34]~64_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[34]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[34]~64 .lut_mask = 16'h00CC;
defparam \Mod1|auto_generated|divider|divider|StageOut[34]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~66_combout  = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \num1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\num1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(num1[3]));
// synopsys translate_off
defparam \num1[3]~I .input_async_reset = "none";
defparam \num1[3]~I .input_power_up = "low";
defparam \num1[3]~I .input_register_mode = "none";
defparam \num1[3]~I .input_sync_reset = "none";
defparam \num1[3]~I .oe_async_reset = "none";
defparam \num1[3]~I .oe_power_up = "low";
defparam \num1[3]~I .oe_register_mode = "none";
defparam \num1[3]~I .oe_sync_reset = "none";
defparam \num1[3]~I .operation_mode = "input";
defparam \num1[3]~I .output_async_reset = "none";
defparam \num1[3]~I .output_power_up = "low";
defparam \num1[3]~I .output_register_mode = "none";
defparam \num1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~67_combout  = (\num1~combout [3] & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [3]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N6
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[32]~68_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~67_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[32]~68_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~67_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~68_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[33]~65_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[33]~66_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~65_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[33]~66_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~65_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~66_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[33]~65_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N10
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[34]~98_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[34]~64_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[34]~98_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[34]~64_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[34]~98_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[34]~64_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[34]~98_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[34]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7  & ((((\Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~96_combout ))))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7  & ((\Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[36]~96_combout ) # (GND))))
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[36]~96_combout ) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[36]~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'h1EEF;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  = !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[44]~90 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[44]~90_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[35]~97_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[35]~97_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[44]~90_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[44]~90 .lut_mask = 16'hF020;
defparam \Mod1|auto_generated|divider|divider|StageOut[44]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[43]~71 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[43]~71_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[43]~71_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[43]~71 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[43]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[42]~72 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[42]~72_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[42]~72_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[42]~72 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[42]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[41]~74 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[41]~74_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[41]~74_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[41]~74 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[41]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \num1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\num1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(num1[2]));
// synopsys translate_off
defparam \num1[2]~I .input_async_reset = "none";
defparam \num1[2]~I .input_power_up = "low";
defparam \num1[2]~I .input_register_mode = "none";
defparam \num1[2]~I .input_sync_reset = "none";
defparam \num1[2]~I .oe_async_reset = "none";
defparam \num1[2]~I .oe_power_up = "low";
defparam \num1[2]~I .oe_register_mode = "none";
defparam \num1[2]~I .oe_sync_reset = "none";
defparam \num1[2]~I .operation_mode = "input";
defparam \num1[2]~I .output_async_reset = "none";
defparam \num1[2]~I .output_power_up = "low";
defparam \num1[2]~I .output_register_mode = "none";
defparam \num1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[40]~75 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[40]~75_combout  = (\num1~combout [2] & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout )

	.dataa(vcc),
	.datab(\num1~combout [2]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[40]~75_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[40]~75 .lut_mask = 16'hC0C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[40]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[41]~73_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[41]~74_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[41]~73_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[41]~74_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[41]~73_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[41]~74_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[41]~73_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[41]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7  & ((((\Mod1|auto_generated|divider|divider|StageOut[44]~70_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[44]~90_combout ))))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7  & ((\Mod1|auto_generated|divider|divider|StageOut[44]~70_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[44]~90_combout ) # (GND))))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[44]~70_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[44]~90_combout ) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[44]~70_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[44]~90_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'h1EEF;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[48]~80 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[48]~80_combout  = (\num1~combout [1] & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[48]~80_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~80 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[48]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[48]~81_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[48]~80_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[48]~81_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[48]~80_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[48]~81_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[48]~80_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[54]~92 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[54]~92_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[45]~89_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[45]~89_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[54]~92_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~92 .lut_mask = 16'hCC40;
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[53]~83 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[53]~83_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[53]~83_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~83 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[43]~91 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[43]~91_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[34]~98_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[34]~98_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[43]~91_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[43]~91 .lut_mask = 16'hA0E0;
defparam \Mod1|auto_generated|divider|divider|StageOut[43]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[52]~94 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[52]~94_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[43]~91_combout ) # 
// ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[43]~91_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[52]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~94 .lut_mask = 16'hCE00;
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \num1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\num1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(num1[4]));
// synopsys translate_off
defparam \num1[4]~I .input_async_reset = "none";
defparam \num1[4]~I .input_power_up = "low";
defparam \num1[4]~I .input_register_mode = "none";
defparam \num1[4]~I .input_sync_reset = "none";
defparam \num1[4]~I .oe_async_reset = "none";
defparam \num1[4]~I .oe_power_up = "low";
defparam \num1[4]~I .oe_register_mode = "none";
defparam \num1[4]~I .oe_sync_reset = "none";
defparam \num1[4]~I .operation_mode = "input";
defparam \num1[4]~I .output_async_reset = "none";
defparam \num1[4]~I .output_power_up = "low";
defparam \num1[4]~I .output_register_mode = "none";
defparam \num1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[42]~99 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[42]~99_combout  = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\num1~combout [4]))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\num1~combout [4]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[42]~99_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[42]~99 .lut_mask = 16'hC0A0;
defparam \Mod1|auto_generated|divider|divider|StageOut[42]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[51]~95 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[51]~95_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[42]~99_combout ) # 
// ((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout  & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[42]~99_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[51]~95_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~95 .lut_mask = 16'hC4C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[50]~77 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[50]~77_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.datac(vcc),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[50]~77_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~77 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[49]~78 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[49]~78_combout  = (\num1~combout [2] & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(\num1~combout [2]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[49]~78_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~78 .lut_mask = 16'hC0C0;
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod1|auto_generated|divider|divider|StageOut[49]~79_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[49]~78_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod1|auto_generated|divider|divider|StageOut[49]~79_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[49]~78_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[49]~79_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[49]~78_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[49]~79_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[49]~78_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[50]~100_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[50]~77_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[50]~100_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[50]~77_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[50]~100_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[50]~77_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[50]~100_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[50]~77_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N20
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[51]~85_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[51]~95_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[51]~85_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[51]~95_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N22
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[52]~84_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[52]~94_combout ) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[52]~84_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[52]~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9 .lut_mask = 16'h00EF;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[53]~93_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[53]~83_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[53]~93_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[53]~83_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[54]~82_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[54]~92_combout ) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[54]~82_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[54]~92_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13 .lut_mask = 16'h00EF;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[57]~88 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & (\num1~combout [1])) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & 
// ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(vcc),
	.datab(\num1~combout [1]),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[57]~88 .lut_mask = 16'hCCF0;
defparam \Mod1|auto_generated|divider|divider|StageOut[57]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[58]~87 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[49]~79_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[49]~78_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[49]~79_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[49]~78_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[58]~87 .lut_mask = 16'hEEF0;
defparam \Mod1|auto_generated|divider|divider|StageOut[58]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cycloneii_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[59]~86 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[59]~86_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[50]~100_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[50]~77_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[50]~100_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[50]~77_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[59]~86 .lut_mask = 16'hFBC8;
defparam \Mod1|auto_generated|divider|divider|StageOut[59]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneii_lcell_comb \conv0|codeDisp[0]~0 (
// Equation(s):
// \conv0|codeDisp[0]~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  $ (((\num1~combout [0] & !\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout )))))

	.dataa(\num1~combout [0]),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ),
	.cin(gnd),
	.combout(\conv0|codeDisp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conv0|codeDisp[0]~0 .lut_mask = 16'hFC12;
defparam \conv0|codeDisp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneii_lcell_comb \conv0|codeDisp[1]~1 (
// Equation(s):
// \conv0|codeDisp[1]~1_combout  = (\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ) # (\num1~combout [0] $ (\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & \Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ))))

	.dataa(\num1~combout [0]),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ),
	.cin(gnd),
	.combout(\conv0|codeDisp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conv0|codeDisp[1]~1 .lut_mask = 16'hFC60;
defparam \conv0|codeDisp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneii_lcell_comb \conv0|codeDisp[2]~2 (
// Equation(s):
// \conv0|codeDisp[2]~2_combout  = (\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ) # (!\num1~combout [0]))))

	.dataa(\num1~combout [0]),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ),
	.cin(gnd),
	.combout(\conv0|codeDisp[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \conv0|codeDisp[2]~2 .lut_mask = 16'hFC04;
defparam \conv0|codeDisp[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneii_lcell_comb \conv0|codeDisp[3]~3 (
// Equation(s):
// \conv0|codeDisp[3]~3_combout  = (\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ) # ((\num1~combout [0] & \Mod1|auto_generated|divider|divider|StageOut[58]~87_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & (\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  $ (((\num1~combout [0] & !\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout )))))

	.dataa(\num1~combout [0]),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ),
	.cin(gnd),
	.combout(\conv0|codeDisp[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \conv0|codeDisp[3]~3 .lut_mask = 16'hFC92;
defparam \conv0|codeDisp[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneii_lcell_comb \conv0|codeDisp[4]~4 (
// Equation(s):
// \conv0|codeDisp[4]~4_combout  = (\num1~combout [0]) # ((\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ))) # (!\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout )))

	.dataa(\num1~combout [0]),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ),
	.cin(gnd),
	.combout(\conv0|codeDisp[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \conv0|codeDisp[4]~4 .lut_mask = 16'hFEBA;
defparam \conv0|codeDisp[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneii_lcell_comb \conv0|codeDisp[5]~5 (
// Equation(s):
// \conv0|codeDisp[5]~5_combout  = (\num1~combout [0] & ((\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout )))) # 
// (!\num1~combout [0] & ((\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ))) # (!\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ))))

	.dataa(\num1~combout [0]),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ),
	.cin(gnd),
	.combout(\conv0|codeDisp[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \conv0|codeDisp[5]~5 .lut_mask = 16'hFC8E;
defparam \conv0|codeDisp[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneii_lcell_comb \conv0|codeDisp[6]~6 (
// Equation(s):
// \conv0|codeDisp[6]~6_combout  = (\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ) # ((\num1~combout [0] & \Mod1|auto_generated|divider|divider|StageOut[58]~87_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ))))

	.dataa(\num1~combout [0]),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[57]~88_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[58]~87_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[59]~86_combout ),
	.cin(gnd),
	.combout(\conv0|codeDisp[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \conv0|codeDisp[6]~6 .lut_mask = 16'hFC83;
defparam \conv0|codeDisp[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N22
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = \num1~combout [5] $ (VCC)
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(\num1~combout [5])

	.dataa(\num1~combout [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N24
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (\num1~combout [6] & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!\num1~combout [6] & 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!\num1~combout [6] & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(\num1~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N26
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (\num1~combout [7] & (\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!\num1~combout [7] & 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((\num1~combout [7] & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(\num1~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N28
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N8
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N2
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~38_combout  = (\num1~combout [6] & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [6]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N0
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~41_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h00CC;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N2
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~42_combout  = (\num1~combout [4] & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\num1~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N10
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div1|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Div1|auto_generated|divider|divider|StageOut[15]~42_combout )))
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div1|auto_generated|divider|divider|StageOut[15]~43_combout ) # (\Div1|auto_generated|divider|divider|StageOut[15]~42_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N12
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div1|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div1|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\Div1|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N16
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\Div1|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N18
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N4
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[23]~64_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\num1~combout [6])) # 
// (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout )))))

	.dataa(\num1~combout [6]),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'h88C0;
defparam \Div1|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N28
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h3300;
defparam \Div1|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N22
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[21]~46_combout  = (\num1~combout [4] & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [4]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N26
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~48_combout  = (\num1~combout [3] & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\num1~combout [3]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Div1|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div1|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Div1|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div1|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N2
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Div1|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Div1|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\Div1|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N6
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[23]~44_combout  & (!\Div1|auto_generated|divider|divider|StageOut[23]~64_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7  $ (GND)
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9  = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF00F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout  = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11  = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout  = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N22
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[54]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~6_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~6 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~8_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~8 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N30
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~1_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~1 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[48]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~4_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~4 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9 .lut_mask = 16'h00CF;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11 .lut_mask = 16'h0003;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[54]~6_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13 .lut_mask = 16'h00CF;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[58]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~12 .lut_mask = 16'hEFE0;
defparam \Mod0|auto_generated|divider|divider|StageOut[58]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[28]~62_combout  = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hB0A0;
defparam \Div1|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[27]~51_combout  = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h5500;
defparam \Div1|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N16
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y31_N4
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[25]~54_combout  = (\num1~combout [2] & \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\num1~combout [2]),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hC0C0;
defparam \Div1|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Div1|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Div1|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Div1|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Div1|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Div1|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Div1|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\Div1|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\Div1|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N6
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[28]~50_combout  & (!\Div1|auto_generated|divider|divider|StageOut[28]~62_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[27]~66_combout  = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\num1~combout [4])) # 
// (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(\num1~combout [4]),
	.datab(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hB080;
defparam \Div1|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N30
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[33]~63_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div1|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'hF020;
defparam \Div1|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[32]~57_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N28
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[31]~59_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[30]~60_combout  = (\num1~combout [1] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\num1~combout [1]),
	.datac(vcc),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hCC00;
defparam \Div1|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N16
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[30]~61_combout ) # (\Div1|auto_generated|divider|divider|StageOut[30]~60_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N18
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[31]~58_combout  & (!\Div1|auto_generated|divider|divider|StageOut[31]~59_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N20
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\Div1|auto_generated|divider|divider|StageOut[32]~67_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[32]~57_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[33]~56_combout  & (!\Div1|auto_generated|divider|divider|StageOut[33]~63_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cycloneii_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[57]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[57]~13_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~13 .lut_mask = 16'hEFE0;
defparam \Mod0|auto_generated|divider|divider|StageOut[57]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[59]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[59]~11_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~11 .lut_mask = 16'hFCB8;
defparam \Mod0|auto_generated|divider|divider|StageOut[59]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N0
cycloneii_lcell_comb \conv1|codeDisp[0]~0 (
// Equation(s):
// \conv1|codeDisp[0]~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  $ (((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[0]~0 .lut_mask = 16'hFA09;
defparam \conv1|codeDisp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N2
cycloneii_lcell_comb \conv1|codeDisp[1]~1 (
// Equation(s):
// \conv1|codeDisp[1]~1_combout  = (\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ) # (\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  $ 
// (!\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[1]~1 .lut_mask = 16'hFA82;
defparam \conv1|codeDisp[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N4
cycloneii_lcell_comb \conv1|codeDisp[2]~2 (
// Equation(s):
// \conv1|codeDisp[2]~2_combout  = (\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout  & ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[2]~2 .lut_mask = 16'hFA40;
defparam \conv1|codeDisp[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N22
cycloneii_lcell_comb \conv1|codeDisp[3]~3 (
// Equation(s):
// \conv1|codeDisp[3]~3_combout  = (\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout  & (\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  $ 
// (((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[3]~3 .lut_mask = 16'hFA29;
defparam \conv1|codeDisp[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N0
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~0_combout  = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~0 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneii_lcell_comb \conv1|codeDisp[4]~6 (
// Equation(s):
// \conv1|codeDisp[4]~6_combout  = (\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout ) # ((!\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[50]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[4]~6 .lut_mask = 16'hFFF1;
defparam \conv1|codeDisp[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
cycloneii_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~3_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~3 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneii_lcell_comb \conv1|codeDisp[4]~5 (
// Equation(s):
// \conv1|codeDisp[4]~5_combout  = (\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[48]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[48]~4_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[49]~3_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[4]~5 .lut_mask = 16'hFFFE;
defparam \conv1|codeDisp[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneii_lcell_comb \conv1|codeDisp[4]~7 (
// Equation(s):
// \conv1|codeDisp[4]~7_combout  = (\conv1|codeDisp[4]~6_combout  & \conv1|codeDisp[4]~5_combout )

	.dataa(vcc),
	.datab(\conv1|codeDisp[4]~6_combout ),
	.datac(\conv1|codeDisp[4]~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\conv1|codeDisp[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[4]~7 .lut_mask = 16'hC0C0;
defparam \conv1|codeDisp[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cycloneii_lcell_comb \conv1|codeDisp[4]~4 (
// Equation(s):
// \conv1|codeDisp[4]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout )))

	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[4]~4 .lut_mask = 16'hF3C0;
defparam \conv1|codeDisp[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cycloneii_lcell_comb \conv1|codeDisp[4]~8 (
// Equation(s):
// \conv1|codeDisp[4]~8_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & (\conv1|codeDisp[4]~7_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout  & ((\conv1|codeDisp[4]~4_combout 
// )))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout ),
	.datac(\conv1|codeDisp[4]~7_combout ),
	.datad(\conv1|codeDisp[4]~4_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[4]~8 .lut_mask = 16'hF7D5;
defparam \conv1|codeDisp[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N24
cycloneii_lcell_comb \conv1|codeDisp[5]~9 (
// Equation(s):
// \conv1|codeDisp[5]~9_combout  = (\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ) # ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[57]~13_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ) # 
// ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[5]~9 .lut_mask = 16'hFA71;
defparam \conv1|codeDisp[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N10
cycloneii_lcell_comb \conv1|codeDisp[6]~10 (
// Equation(s):
// \conv1|codeDisp[6]~10_combout  = (\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ) # ((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[57]~13_combout )))) # (!\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout  $ 
// (!\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[58]~12_combout ),
	.datab(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[57]~13_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[59]~11_combout ),
	.cin(gnd),
	.combout(\conv1|codeDisp[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \conv1|codeDisp[6]~10 .lut_mask = 16'hFA25;
defparam \conv1|codeDisp[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \num1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\num1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(num1[7]));
// synopsys translate_off
defparam \num1[7]~I .input_async_reset = "none";
defparam \num1[7]~I .input_power_up = "low";
defparam \num1[7]~I .input_register_mode = "none";
defparam \num1[7]~I .input_sync_reset = "none";
defparam \num1[7]~I .oe_async_reset = "none";
defparam \num1[7]~I .oe_power_up = "low";
defparam \num1[7]~I .oe_register_mode = "none";
defparam \num1[7]~I .oe_sync_reset = "none";
defparam \num1[7]~I .operation_mode = "input";
defparam \num1[7]~I .output_async_reset = "none";
defparam \num1[7]~I .output_power_up = "low";
defparam \num1[7]~I .output_register_mode = "none";
defparam \num1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \num1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\num1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(num1[5]));
// synopsys translate_off
defparam \num1[5]~I .input_async_reset = "none";
defparam \num1[5]~I .input_power_up = "low";
defparam \num1[5]~I .input_register_mode = "none";
defparam \num1[5]~I .input_sync_reset = "none";
defparam \num1[5]~I .oe_async_reset = "none";
defparam \num1[5]~I .oe_power_up = "low";
defparam \num1[5]~I .oe_register_mode = "none";
defparam \num1[5]~I .oe_sync_reset = "none";
defparam \num1[5]~I .operation_mode = "input";
defparam \num1[5]~I .output_async_reset = "none";
defparam \num1[5]~I .output_power_up = "low";
defparam \num1[5]~I .output_register_mode = "none";
defparam \num1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N8
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\num1~combout [5] & ((GND) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!\num1~combout [5] & 
// (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((\num1~combout [5]) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(vcc),
	.datab(\num1~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h3CCF;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N10
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\num1~combout [6] & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!\num1~combout [6] & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # 
// (GND)))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!\num1~combout [6]))

	.dataa(vcc),
	.datab(\num1~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N12
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (\num1~combout [7] & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!\num1~combout [7] & 
// (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((\num1~combout [7] & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(vcc),
	.datab(\num1~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hC30C;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~1_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N30
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~3_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N0
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~5_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y32_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~6_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \num1~combout [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\num1~combout [4]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N14
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~8_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \num1~combout [3])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\num1~combout [3]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hAA00;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N2
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~11_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \num1~combout [2])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(\num1~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h5050;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N16
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~10_combout ) # (\Div0|auto_generated|divider|divider|StageOut[49]~11_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N18
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[50]~9_combout  & (!\Div0|auto_generated|divider|divider|StageOut[50]~8_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N20
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div0|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N22
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\Div0|auto_generated|divider|divider|StageOut[52]~4_combout  & !\Div0|auto_generated|divider|divider|StageOut[52]~5_combout )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N24
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\Div0|auto_generated|divider|divider|StageOut[53]~2_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[53]~3_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N26
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[54]~0_combout  & (!\Div0|auto_generated|divider|divider|StageOut[54]~1_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N28
cycloneii_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N4
cycloneii_lcell_comb \conv2|codeDisp[0]~0 (
// Equation(s):
// \conv2|codeDisp[0]~0_combout  = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\conv2|codeDisp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \conv2|codeDisp[0]~0 .lut_mask = 16'hFF55;
defparam \conv2|codeDisp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N30
cycloneii_lcell_comb \conv2|codeDisp[2]~1 (
// Equation(s):
// \conv2|codeDisp[2]~1_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\conv2|codeDisp[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \conv2|codeDisp[2]~1 .lut_mask = 16'hAAFF;
defparam \conv2|codeDisp[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N6
cycloneii_lcell_comb \conv2|Equal0~0 (
// Equation(s):
// \conv2|Equal0~0_combout  = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\conv2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \conv2|Equal0~0 .lut_mask = 16'h55FF;
defparam \conv2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_0[0]~I (
	.datain(\conv0|codeDisp[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_0[0]));
// synopsys translate_off
defparam \disp_0[0]~I .input_async_reset = "none";
defparam \disp_0[0]~I .input_power_up = "low";
defparam \disp_0[0]~I .input_register_mode = "none";
defparam \disp_0[0]~I .input_sync_reset = "none";
defparam \disp_0[0]~I .oe_async_reset = "none";
defparam \disp_0[0]~I .oe_power_up = "low";
defparam \disp_0[0]~I .oe_register_mode = "none";
defparam \disp_0[0]~I .oe_sync_reset = "none";
defparam \disp_0[0]~I .operation_mode = "output";
defparam \disp_0[0]~I .output_async_reset = "none";
defparam \disp_0[0]~I .output_power_up = "low";
defparam \disp_0[0]~I .output_register_mode = "none";
defparam \disp_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_0[1]~I (
	.datain(\conv0|codeDisp[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_0[1]));
// synopsys translate_off
defparam \disp_0[1]~I .input_async_reset = "none";
defparam \disp_0[1]~I .input_power_up = "low";
defparam \disp_0[1]~I .input_register_mode = "none";
defparam \disp_0[1]~I .input_sync_reset = "none";
defparam \disp_0[1]~I .oe_async_reset = "none";
defparam \disp_0[1]~I .oe_power_up = "low";
defparam \disp_0[1]~I .oe_register_mode = "none";
defparam \disp_0[1]~I .oe_sync_reset = "none";
defparam \disp_0[1]~I .operation_mode = "output";
defparam \disp_0[1]~I .output_async_reset = "none";
defparam \disp_0[1]~I .output_power_up = "low";
defparam \disp_0[1]~I .output_register_mode = "none";
defparam \disp_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_0[2]~I (
	.datain(\conv0|codeDisp[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_0[2]));
// synopsys translate_off
defparam \disp_0[2]~I .input_async_reset = "none";
defparam \disp_0[2]~I .input_power_up = "low";
defparam \disp_0[2]~I .input_register_mode = "none";
defparam \disp_0[2]~I .input_sync_reset = "none";
defparam \disp_0[2]~I .oe_async_reset = "none";
defparam \disp_0[2]~I .oe_power_up = "low";
defparam \disp_0[2]~I .oe_register_mode = "none";
defparam \disp_0[2]~I .oe_sync_reset = "none";
defparam \disp_0[2]~I .operation_mode = "output";
defparam \disp_0[2]~I .output_async_reset = "none";
defparam \disp_0[2]~I .output_power_up = "low";
defparam \disp_0[2]~I .output_register_mode = "none";
defparam \disp_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_0[3]~I (
	.datain(\conv0|codeDisp[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_0[3]));
// synopsys translate_off
defparam \disp_0[3]~I .input_async_reset = "none";
defparam \disp_0[3]~I .input_power_up = "low";
defparam \disp_0[3]~I .input_register_mode = "none";
defparam \disp_0[3]~I .input_sync_reset = "none";
defparam \disp_0[3]~I .oe_async_reset = "none";
defparam \disp_0[3]~I .oe_power_up = "low";
defparam \disp_0[3]~I .oe_register_mode = "none";
defparam \disp_0[3]~I .oe_sync_reset = "none";
defparam \disp_0[3]~I .operation_mode = "output";
defparam \disp_0[3]~I .output_async_reset = "none";
defparam \disp_0[3]~I .output_power_up = "low";
defparam \disp_0[3]~I .output_register_mode = "none";
defparam \disp_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_0[4]~I (
	.datain(\conv0|codeDisp[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_0[4]));
// synopsys translate_off
defparam \disp_0[4]~I .input_async_reset = "none";
defparam \disp_0[4]~I .input_power_up = "low";
defparam \disp_0[4]~I .input_register_mode = "none";
defparam \disp_0[4]~I .input_sync_reset = "none";
defparam \disp_0[4]~I .oe_async_reset = "none";
defparam \disp_0[4]~I .oe_power_up = "low";
defparam \disp_0[4]~I .oe_register_mode = "none";
defparam \disp_0[4]~I .oe_sync_reset = "none";
defparam \disp_0[4]~I .operation_mode = "output";
defparam \disp_0[4]~I .output_async_reset = "none";
defparam \disp_0[4]~I .output_power_up = "low";
defparam \disp_0[4]~I .output_register_mode = "none";
defparam \disp_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_0[5]~I (
	.datain(\conv0|codeDisp[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_0[5]));
// synopsys translate_off
defparam \disp_0[5]~I .input_async_reset = "none";
defparam \disp_0[5]~I .input_power_up = "low";
defparam \disp_0[5]~I .input_register_mode = "none";
defparam \disp_0[5]~I .input_sync_reset = "none";
defparam \disp_0[5]~I .oe_async_reset = "none";
defparam \disp_0[5]~I .oe_power_up = "low";
defparam \disp_0[5]~I .oe_register_mode = "none";
defparam \disp_0[5]~I .oe_sync_reset = "none";
defparam \disp_0[5]~I .operation_mode = "output";
defparam \disp_0[5]~I .output_async_reset = "none";
defparam \disp_0[5]~I .output_power_up = "low";
defparam \disp_0[5]~I .output_register_mode = "none";
defparam \disp_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_0[6]~I (
	.datain(\conv0|codeDisp[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_0[6]));
// synopsys translate_off
defparam \disp_0[6]~I .input_async_reset = "none";
defparam \disp_0[6]~I .input_power_up = "low";
defparam \disp_0[6]~I .input_register_mode = "none";
defparam \disp_0[6]~I .input_sync_reset = "none";
defparam \disp_0[6]~I .oe_async_reset = "none";
defparam \disp_0[6]~I .oe_power_up = "low";
defparam \disp_0[6]~I .oe_register_mode = "none";
defparam \disp_0[6]~I .oe_sync_reset = "none";
defparam \disp_0[6]~I .operation_mode = "output";
defparam \disp_0[6]~I .output_async_reset = "none";
defparam \disp_0[6]~I .output_power_up = "low";
defparam \disp_0[6]~I .output_register_mode = "none";
defparam \disp_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_1[0]~I (
	.datain(\conv1|codeDisp[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_1[0]));
// synopsys translate_off
defparam \disp_1[0]~I .input_async_reset = "none";
defparam \disp_1[0]~I .input_power_up = "low";
defparam \disp_1[0]~I .input_register_mode = "none";
defparam \disp_1[0]~I .input_sync_reset = "none";
defparam \disp_1[0]~I .oe_async_reset = "none";
defparam \disp_1[0]~I .oe_power_up = "low";
defparam \disp_1[0]~I .oe_register_mode = "none";
defparam \disp_1[0]~I .oe_sync_reset = "none";
defparam \disp_1[0]~I .operation_mode = "output";
defparam \disp_1[0]~I .output_async_reset = "none";
defparam \disp_1[0]~I .output_power_up = "low";
defparam \disp_1[0]~I .output_register_mode = "none";
defparam \disp_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_1[1]~I (
	.datain(\conv1|codeDisp[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_1[1]));
// synopsys translate_off
defparam \disp_1[1]~I .input_async_reset = "none";
defparam \disp_1[1]~I .input_power_up = "low";
defparam \disp_1[1]~I .input_register_mode = "none";
defparam \disp_1[1]~I .input_sync_reset = "none";
defparam \disp_1[1]~I .oe_async_reset = "none";
defparam \disp_1[1]~I .oe_power_up = "low";
defparam \disp_1[1]~I .oe_register_mode = "none";
defparam \disp_1[1]~I .oe_sync_reset = "none";
defparam \disp_1[1]~I .operation_mode = "output";
defparam \disp_1[1]~I .output_async_reset = "none";
defparam \disp_1[1]~I .output_power_up = "low";
defparam \disp_1[1]~I .output_register_mode = "none";
defparam \disp_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_1[2]~I (
	.datain(\conv1|codeDisp[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_1[2]));
// synopsys translate_off
defparam \disp_1[2]~I .input_async_reset = "none";
defparam \disp_1[2]~I .input_power_up = "low";
defparam \disp_1[2]~I .input_register_mode = "none";
defparam \disp_1[2]~I .input_sync_reset = "none";
defparam \disp_1[2]~I .oe_async_reset = "none";
defparam \disp_1[2]~I .oe_power_up = "low";
defparam \disp_1[2]~I .oe_register_mode = "none";
defparam \disp_1[2]~I .oe_sync_reset = "none";
defparam \disp_1[2]~I .operation_mode = "output";
defparam \disp_1[2]~I .output_async_reset = "none";
defparam \disp_1[2]~I .output_power_up = "low";
defparam \disp_1[2]~I .output_register_mode = "none";
defparam \disp_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_1[3]~I (
	.datain(\conv1|codeDisp[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_1[3]));
// synopsys translate_off
defparam \disp_1[3]~I .input_async_reset = "none";
defparam \disp_1[3]~I .input_power_up = "low";
defparam \disp_1[3]~I .input_register_mode = "none";
defparam \disp_1[3]~I .input_sync_reset = "none";
defparam \disp_1[3]~I .oe_async_reset = "none";
defparam \disp_1[3]~I .oe_power_up = "low";
defparam \disp_1[3]~I .oe_register_mode = "none";
defparam \disp_1[3]~I .oe_sync_reset = "none";
defparam \disp_1[3]~I .operation_mode = "output";
defparam \disp_1[3]~I .output_async_reset = "none";
defparam \disp_1[3]~I .output_power_up = "low";
defparam \disp_1[3]~I .output_register_mode = "none";
defparam \disp_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_1[4]~I (
	.datain(\conv1|codeDisp[4]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_1[4]));
// synopsys translate_off
defparam \disp_1[4]~I .input_async_reset = "none";
defparam \disp_1[4]~I .input_power_up = "low";
defparam \disp_1[4]~I .input_register_mode = "none";
defparam \disp_1[4]~I .input_sync_reset = "none";
defparam \disp_1[4]~I .oe_async_reset = "none";
defparam \disp_1[4]~I .oe_power_up = "low";
defparam \disp_1[4]~I .oe_register_mode = "none";
defparam \disp_1[4]~I .oe_sync_reset = "none";
defparam \disp_1[4]~I .operation_mode = "output";
defparam \disp_1[4]~I .output_async_reset = "none";
defparam \disp_1[4]~I .output_power_up = "low";
defparam \disp_1[4]~I .output_register_mode = "none";
defparam \disp_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_1[5]~I (
	.datain(\conv1|codeDisp[5]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_1[5]));
// synopsys translate_off
defparam \disp_1[5]~I .input_async_reset = "none";
defparam \disp_1[5]~I .input_power_up = "low";
defparam \disp_1[5]~I .input_register_mode = "none";
defparam \disp_1[5]~I .input_sync_reset = "none";
defparam \disp_1[5]~I .oe_async_reset = "none";
defparam \disp_1[5]~I .oe_power_up = "low";
defparam \disp_1[5]~I .oe_register_mode = "none";
defparam \disp_1[5]~I .oe_sync_reset = "none";
defparam \disp_1[5]~I .operation_mode = "output";
defparam \disp_1[5]~I .output_async_reset = "none";
defparam \disp_1[5]~I .output_power_up = "low";
defparam \disp_1[5]~I .output_register_mode = "none";
defparam \disp_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_1[6]~I (
	.datain(\conv1|codeDisp[6]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_1[6]));
// synopsys translate_off
defparam \disp_1[6]~I .input_async_reset = "none";
defparam \disp_1[6]~I .input_power_up = "low";
defparam \disp_1[6]~I .input_register_mode = "none";
defparam \disp_1[6]~I .input_sync_reset = "none";
defparam \disp_1[6]~I .oe_async_reset = "none";
defparam \disp_1[6]~I .oe_power_up = "low";
defparam \disp_1[6]~I .oe_register_mode = "none";
defparam \disp_1[6]~I .oe_sync_reset = "none";
defparam \disp_1[6]~I .operation_mode = "output";
defparam \disp_1[6]~I .output_async_reset = "none";
defparam \disp_1[6]~I .output_power_up = "low";
defparam \disp_1[6]~I .output_register_mode = "none";
defparam \disp_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_2[0]~I (
	.datain(!\conv2|codeDisp[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_2[0]));
// synopsys translate_off
defparam \disp_2[0]~I .input_async_reset = "none";
defparam \disp_2[0]~I .input_power_up = "low";
defparam \disp_2[0]~I .input_register_mode = "none";
defparam \disp_2[0]~I .input_sync_reset = "none";
defparam \disp_2[0]~I .oe_async_reset = "none";
defparam \disp_2[0]~I .oe_power_up = "low";
defparam \disp_2[0]~I .oe_register_mode = "none";
defparam \disp_2[0]~I .oe_sync_reset = "none";
defparam \disp_2[0]~I .operation_mode = "output";
defparam \disp_2[0]~I .output_async_reset = "none";
defparam \disp_2[0]~I .output_power_up = "low";
defparam \disp_2[0]~I .output_register_mode = "none";
defparam \disp_2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_2[1]));
// synopsys translate_off
defparam \disp_2[1]~I .input_async_reset = "none";
defparam \disp_2[1]~I .input_power_up = "low";
defparam \disp_2[1]~I .input_register_mode = "none";
defparam \disp_2[1]~I .input_sync_reset = "none";
defparam \disp_2[1]~I .oe_async_reset = "none";
defparam \disp_2[1]~I .oe_power_up = "low";
defparam \disp_2[1]~I .oe_register_mode = "none";
defparam \disp_2[1]~I .oe_sync_reset = "none";
defparam \disp_2[1]~I .operation_mode = "output";
defparam \disp_2[1]~I .output_async_reset = "none";
defparam \disp_2[1]~I .output_power_up = "low";
defparam \disp_2[1]~I .output_register_mode = "none";
defparam \disp_2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_2[2]~I (
	.datain(!\conv2|codeDisp[2]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_2[2]));
// synopsys translate_off
defparam \disp_2[2]~I .input_async_reset = "none";
defparam \disp_2[2]~I .input_power_up = "low";
defparam \disp_2[2]~I .input_register_mode = "none";
defparam \disp_2[2]~I .input_sync_reset = "none";
defparam \disp_2[2]~I .oe_async_reset = "none";
defparam \disp_2[2]~I .oe_power_up = "low";
defparam \disp_2[2]~I .oe_register_mode = "none";
defparam \disp_2[2]~I .oe_sync_reset = "none";
defparam \disp_2[2]~I .operation_mode = "output";
defparam \disp_2[2]~I .output_async_reset = "none";
defparam \disp_2[2]~I .output_power_up = "low";
defparam \disp_2[2]~I .output_register_mode = "none";
defparam \disp_2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_2[3]~I (
	.datain(!\conv2|codeDisp[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_2[3]));
// synopsys translate_off
defparam \disp_2[3]~I .input_async_reset = "none";
defparam \disp_2[3]~I .input_power_up = "low";
defparam \disp_2[3]~I .input_register_mode = "none";
defparam \disp_2[3]~I .input_sync_reset = "none";
defparam \disp_2[3]~I .oe_async_reset = "none";
defparam \disp_2[3]~I .oe_power_up = "low";
defparam \disp_2[3]~I .oe_register_mode = "none";
defparam \disp_2[3]~I .oe_sync_reset = "none";
defparam \disp_2[3]~I .operation_mode = "output";
defparam \disp_2[3]~I .output_async_reset = "none";
defparam \disp_2[3]~I .output_power_up = "low";
defparam \disp_2[3]~I .output_register_mode = "none";
defparam \disp_2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_2[4]~I (
	.datain(!\Div0|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_2[4]));
// synopsys translate_off
defparam \disp_2[4]~I .input_async_reset = "none";
defparam \disp_2[4]~I .input_power_up = "low";
defparam \disp_2[4]~I .input_register_mode = "none";
defparam \disp_2[4]~I .input_sync_reset = "none";
defparam \disp_2[4]~I .oe_async_reset = "none";
defparam \disp_2[4]~I .oe_power_up = "low";
defparam \disp_2[4]~I .oe_register_mode = "none";
defparam \disp_2[4]~I .oe_sync_reset = "none";
defparam \disp_2[4]~I .operation_mode = "output";
defparam \disp_2[4]~I .output_async_reset = "none";
defparam \disp_2[4]~I .output_power_up = "low";
defparam \disp_2[4]~I .output_register_mode = "none";
defparam \disp_2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_2[5]~I (
	.datain(\conv2|Equal0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_2[5]));
// synopsys translate_off
defparam \disp_2[5]~I .input_async_reset = "none";
defparam \disp_2[5]~I .input_power_up = "low";
defparam \disp_2[5]~I .input_register_mode = "none";
defparam \disp_2[5]~I .input_sync_reset = "none";
defparam \disp_2[5]~I .oe_async_reset = "none";
defparam \disp_2[5]~I .oe_power_up = "low";
defparam \disp_2[5]~I .oe_register_mode = "none";
defparam \disp_2[5]~I .oe_sync_reset = "none";
defparam \disp_2[5]~I .operation_mode = "output";
defparam \disp_2[5]~I .output_async_reset = "none";
defparam \disp_2[5]~I .output_power_up = "low";
defparam \disp_2[5]~I .output_register_mode = "none";
defparam \disp_2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \disp_2[6]~I (
	.datain(\Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(disp_2[6]));
// synopsys translate_off
defparam \disp_2[6]~I .input_async_reset = "none";
defparam \disp_2[6]~I .input_power_up = "low";
defparam \disp_2[6]~I .input_register_mode = "none";
defparam \disp_2[6]~I .input_sync_reset = "none";
defparam \disp_2[6]~I .oe_async_reset = "none";
defparam \disp_2[6]~I .oe_power_up = "low";
defparam \disp_2[6]~I .oe_register_mode = "none";
defparam \disp_2[6]~I .oe_sync_reset = "none";
defparam \disp_2[6]~I .operation_mode = "output";
defparam \disp_2[6]~I .output_async_reset = "none";
defparam \disp_2[6]~I .output_power_up = "low";
defparam \disp_2[6]~I .output_register_mode = "none";
defparam \disp_2[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
