{"title": "Article 1765", "body": {"ops": [{"insert": "A new simulation based automated CMOS analog circuit design method which applies a multi-objective non-Darwinian-type evolutionary algorithm based on Learnable Evolution Model (LEM) is proposed in this article. The multi-objective property of this automated design of CMOS analog circuits is governed by a modified Strength Pareto Evolutionary Algorithm (SPEA) incorporated in the LEM algorithm presented here. LEM includes a machine learning method such as the decision trees that makes a distinction between high- and low-fitness areas in the design space. The learning process can detect the right directions of the evolution and lead to high steps in the evolution of the individuals. The learning phase shortens the evolution process and makes remarkable reduction in the number of individual evaluations. The expert designer's knowledge on circuit is applied in the design process in order to reduce the design space as well as the design time. The circuit evaluation is made by HSPICE simulator. In order to improve the design accuracy, bsim3v3 CMOS transistor model is adopted in this proposed design method. This proposed design method is tested on three different operational amplifier circuits. The performance of this proposed design method is verified by comparing it with the evolutionary strategy algorithm and other similar methods.\n"}]}, "text": "A new simulation based automated CMOS analog circuit design method which applies a multi-objective non-Darwinian-type evolutionary algorithm based on Learnable Evolution Model (LEM) is proposed in this article. The multi-objective property of this automated design of CMOS analog circuits is governed by a modified Strength Pareto Evolutionary Algorithm (SPEA) incorporated in the LEM algorithm presented here. LEM includes a machine learning method such as the decision trees that makes a distinction between high- and low-fitness areas in the design space. The learning process can detect the right directions of the evolution and lead to high steps in the evolution of the individuals. The learning phase shortens the evolution process and makes remarkable reduction in the number of individual evaluations. The expert designer's knowledge on circuit is applied in the design process in order to reduce the design space as well as the design time. The circuit evaluation is made by HSPICE simulator. In order to improve the design accuracy, bsim3v3 CMOS transistor model is adopted in this proposed design method. This proposed design method is tested on three different operational amplifier circuits. The performance of this proposed design method is verified by comparing it with the evolutionary strategy algorithm and other similar methods.\n", "updatedAt": 1714670437, "embeddings": ["1.139125", "-1.0422847", "0.20610902", "0.074237004", "-0.5481924", "-0.28057984", "0.84899354", "1.2489578", "0.45350853", "-1.1205156", "-0.15590757", "-0.9883809", "0.22981597", "0.061653025", "-1.1313703", "0.66260356", "1.8199499", "0.051256537", "0.19235295", "0.24240485", "0.70678926", "-0.066338584", "0.26245403", "0.48361537", "-1.258831", "1.3037826", "0.46708304", "0.8159693", "0.9273238", "-0.99521476", "0.9798872", "0.52178675", "0.44746897", "-0.45221597", "-0.6418394", "-0.92877287", "-0.82500607", "0.83210176", "-0.6602788", "0.81693405", "-0.7592318", "0.87184423", "-0.595783", "-0.5125269", "0.971254", "-1.0129488", "0.23096293", "-1.1768343", "-0.27758017", "-0.44806606", "-0.6109949", "-0.82413983", "1.4652995", "-1.1012671", "-0.39661366", "-0.7528787", "-0.0062299157", "-0.3558362", "-0.95102465", "0.4053493", "1.0581553", "-0.3719182", "0.58792657", "-0.96588904", "0.6777764", "0.12747486", "0.3769613", "1.5266584", "-0.63560516", "0.21438272", "-0.10950899", "-0.9340623", "-0.19933799", "0.5250015", "0.05594024", "0.63027877", "-0.41177958", "-1.6586483", "0.7307547", "0.05954371", "-0.19441663", "-0.09172357", "-1.11982", "0.58539665", "-1.2779076", "0.06765105", "-0.33799285", "0.5693226", "-0.22596803", "0.48537964", "1.1478354", "0.49093613", "0.69752276", "0.8725645", "0.3904471", "0.16571715", "0.67211956", "0.7225976", "-0.36167893", "0.85353345", "-0.25565124", "0.7999038", "0.040359356", "0.049931176", "0.7821312", "-0.8788967", "0.9270351", "-0.90131515", "0.44061306", "-1.2751005", "0.55876034", "-1.357363", "-0.29028994", "0.08313294", "-0.8397705", "-0.46734953", "-0.80417544", "-1.6523458", "0.14824416", "-0.0038798247", "-0.7544058", "0.70989686", "0.37225443", "-0.027213499", "0.55085206", "1.0786728", "0.36806706", "-0.053587954", "-0.87320054", "-0.37706846", "-0.049501266", "0.55542517", "0.90511", "1.2720406", "0.68507147", "1.3617526", "-0.001645271", "-0.31614766", "1.6846602", "0.011042368", "1.062658", "-0.47686648", "-1.1220335", "-0.55581963", "-1.821468", "-0.44269192", "-1.0326196", "0.5600082", "-0.15967476", "-0.5814971", "1.1826386", "-0.01621196", "-0.72165954", "-0.84375924", "-0.6033939", "0.10414802", "0.1450902", "0.23803897", "-0.37421334", "-0.10762801", "-0.24188457", "-0.57174987", "-0.1304939", "0.254741", "0.15797886", "1.7138108", "-0.3880496", "-0.49986318", "0.45557797", "-0.43694505", "0.50292367", "1.0959556", "-0.16569805", "0.059370108", "0.95203", "0.028131574", "0.009842147", "0.0943193", "0.05027255", "1.0509734", "-0.15902722", "0.9904002", "0.18814695", "0.4438894", "0.13316506", "-0.07468626", "-0.5104406", "0.35722807", "1.7102576", "0.96428406", "-0.9447061", "-2.126852", "-0.71036696", "-1.1046313", "-0.014417714", "0.32614535", "0.7219422", "-2.216569", "0.15921567", "-0.3885919"]}