INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_tx_0_3/hdl/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_tx_0_3/hdl/serdes_10_to_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_10_to_1
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_tx_0_3/hdl/srldelay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module srldelay
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_tx_0_3/hdl/hdmi_tx_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_tx_0_3/sim/hdmi_tx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/clk_wiz_0_2/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/clk_wiz_0_2/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/blk_mem_gen_0_5/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/font_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_tb
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [c:/users/aaro/Documents/GitHub/ece385/ip_repo_asz/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv:386]
INFO: [VRFC 10-2263] Analyzing Verilog file "c:/users/aaro/desktop/385/nds_capture_385/7_1_guyanw2/lab7/lab7.tmp/hdmi_text_controller_usethis_v1_0_project/hdmi_text_controller_usethis_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
