// Seed: 2488958602
module module_0 ();
  wire id_1;
  id_2(
      (id_3), -1
  );
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  initial @(posedge id_1) id_1 <= -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign id_2 = id_4;
  module_0 modCall_1 ();
  uwire id_5, id_6, id_7, id_8;
  assign id_3 = id_6;
endmodule
