---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-cpp
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `AMDGPURegBankLegalizeRules.cpp` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="AMDGPURegBankLegalizeRules.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-h"
  isLocal="true" />
<IncludesListItem
  filePath="AMDGPUInstrInfo.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuinstrinfo-h"
  isLocal="true" />
<IncludesListItem
  filePath="GCNSubtarget.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnsubtarget-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/GlobalISel/GenericMachineInstrs.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/include/llvm/codegen/globalisel/genericmachineinstrs-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/CodeGen/MachineUniformityAnalysis.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machineuniformityanalysis-h"
  isLocal="true" />
<IncludesListItem
  filePath="llvm/IR/IntrinsicsAMDGPU.h"
  permalink=""
  isLocal="true" />
<IncludesListItem
  filePath="llvm/Support/AMDGPUAddrSpace.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/support/amdgpuaddrspace-h"
  isLocal="true" />
</IncludesList>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/predicate">Predicate</a></>}>
</MembersIndexItem>

<MembersIndexItem
  type="struct"
  name={<><a href="/docs/api/structs/predicate/elt">Elt</a></>}>
</MembersIndexItem>

</MembersIndex>

## Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a></>}
  name={<><a href="#a5430de9bfca0f2700d4afb0121e156fe">LLTToBId</a> (LLT Ty)</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a></>}
  name={<><a href="#ad2488daf071559b63411016a2bf09b95">LLTToId</a> (LLT Ty)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac2bfcc1d9b7f5effd45c65a5f973df13">matchUniformityAndLLT</a> (Register Reg, UniformityLLTOpPredicateID UniID, const MachineUniformityInfo &amp;MUI, const MachineRegisterInfo &amp;MRI)</>}>
</MembersIndexItem>

</MembersIndex>

## Defines Index

<MembersIndex>

<MembersIndexItem
  type="#define"
  name={<><a href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG&#95;TYPE</a>&nbsp;&nbsp;&nbsp;&quot;amdgpu-regbanklegalize&quot;</>}>
Definitions of RegBankLegalize Rules for all opcodes. <a href="#ad78e062f62e0d6e453941fb4ca843e4d">More...</a>
</MembersIndexItem>

</MembersIndex>


<SectionDefinition>

## Functions

### LLTToBId() {#a5430de9bfca0f2700d4afb0121e156fe}

<MemberDefinition
  prototype={<>UniformityLLTOpPredicateID LLTToBId (<a href="/docs/api/classes/llvm/llt">LLT</a> Ty)</>}>

Definition at line <a href="#l00184">184</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-cpp">AMDGPURegBankLegalizeRules.cpp</a>.
</MemberDefinition>

### LLTToId() {#ad2488daf071559b63411016a2bf09b95}

<MemberDefinition
  prototype={<>UniformityLLTOpPredicateID LLTToId (<a href="/docs/api/classes/llvm/llt">LLT</a> Ty)</>}>

Definition at line <a href="#l00166">166</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-cpp">AMDGPURegBankLegalizeRules.cpp</a>.
</MemberDefinition>

### matchUniformityAndLLT() {#ac2bfcc1d9b7f5effd45c65a5f973df13}

<MemberDefinition
  prototype={<>bool matchUniformityAndLLT (<a href="/docs/api/classes/llvm/register">Register</a> Reg, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> UniID, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#a02b9df38cfd95dfb86cb5b81234df892">MachineUniformityInfo</a> &amp; MUI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp; MRI)</>}>

Definition at line <a href="#l00041">41</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-cpp">AMDGPURegBankLegalizeRules.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Defines

### DEBUG&#95;TYPE {#ad78e062f62e0d6e453941fb4ca843e4d}

<MemberDefinition
  prototype={<>#define DEBUG&#95;TYPE&nbsp;&nbsp;&nbsp;&quot;amdgpu-regbanklegalize&quot;</>}>
Definitions of RegBankLegalize Rules for all opcodes.

Implementation of container for all the Rules and search. Fast search for most common case when Rule.Predicate checks <a href="/docs/api/classes/llvm/llt">LLT</a> and uniformity of register in operand 0.

Definition at line <a href="#l00024">24</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-cpp">AMDGPURegBankLegalizeRules.cpp</a>.
</MemberDefinition>

</SectionDefinition>

## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><Highlight kind="comment">//===-- AMDGPURegBankLegalizeRules.cpp ------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><Highlight kind="normal"></Highlight><Highlight kind="comment">// See https://llvm.org/LICENSE.txt for license information.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><Highlight kind="normal"></Highlight><Highlight kind="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="comment"></Highlight></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><Highlight kind="comment">/// Definitions of RegBankLegalize Rules for all opcodes.</Highlight></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><Highlight kind="comment">/// Implementation of container for all the Rules and search.</Highlight></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><Highlight kind="comment">/// Fast search for most common case when Rule.Predicate checks LLT and</Highlight></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"><Highlight kind="comment">/// uniformity of register in operand 0</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><Highlight kind="normal"></Highlight><Highlight kind="comment">//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><Highlight kind="normal"></Highlight><Highlight kind="comment">//===----------------------------------------------------------------------===//</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuregbanklegalizerules-h">AMDGPURegBankLegalizeRules.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpuinstrinfo-h">AMDGPUInstrInfo.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/gcnsubtarget-h">GCNSubtarget.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/include/llvm/codegen/globalisel/genericmachineinstrs-h">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machineuniformityanalysis-h">llvm/CodeGen/MachineUniformityAnalysis.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/support/amdgpuaddrspace-h">llvm/Support/AMDGPUAddrSpace.h</a>&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24" lineLink="#ad78e062f62e0d6e453941fb4ca843e4d"><Highlight kind="normal"></Highlight><Highlight kind="preprocessor">#define DEBUG&#95;TYPE &quot;amdgpu-regbanklegalize&quot;</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm">llvm</a>;</Highlight></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><Highlight kind="normal"></Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/amdgpu">AMDGPU</a>;</Highlight></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29" lineLink="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a6faef83b6349e9d53a4c816cd468fef6"><Highlight kind="normal"><a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a6faef83b6349e9d53a4c816cd468fef6">RegBankLLTMapping::RegBankLLTMapping</a>(</Highlight></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><Highlight kind="normal">    std::initializer&#95;list&lt;RegBankLLTMappingApplyID&gt; DstOpMappingList,</Highlight></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><Highlight kind="normal">    std::initializer&#95;list&lt;RegBankLLTMappingApplyID&gt; SrcOpMappingList,</Highlight></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0">LoweringMethodID</a> <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a2517f9239d09d0d47fd75f929fd6b974">LoweringMethod</a>)</Highlight></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><Highlight kind="normal">    : <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a7a61a55768d62591ce1e7568064d5215">DstOpMapping</a>(DstOpMappingList), <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a82f302eac56f69e29146affd3c29a02d">SrcOpMapping</a>(SrcOpMappingList),</Highlight></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"><Highlight kind="normal">      <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a2517f9239d09d0d47fd75f929fd6b974">LoweringMethod</a>(<a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping/#a2517f9239d09d0d47fd75f929fd6b974">LoweringMethod</a>) &#123;&#125;</Highlight></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="/docs/api/structs/llvm/amdgpu/predicatemapping/#a7eeb4ecb2aab72f0d2d769728cff73de"><Highlight kind="normal"><a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a7eeb4ecb2aab72f0d2d769728cff73de">PredicateMapping::PredicateMapping</a>(</Highlight></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><Highlight kind="normal">    std::initializer&#95;list&lt;UniformityLLTOpPredicateID&gt; OpList,</Highlight></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38"><Highlight kind="normal">    std::function&lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;)&gt; <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#ab762dba6f923e41cba2a6670adfc0641">TestFunc</a>)</Highlight></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><Highlight kind="normal">    : <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a65268ede43e0bb428450e70588db4d40">OpUniformityAndTypes</a>(OpList), <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#ab762dba6f923e41cba2a6670adfc0641">TestFunc</a>(<a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#ab762dba6f923e41cba2a6670adfc0641">TestFunc</a>) &#123;&#125;</Highlight></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41" lineLink="#ac2bfcc1d9b7f5effd45c65a5f973df13"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="#ac2bfcc1d9b7f5effd45c65a5f973df13">matchUniformityAndLLT</a>(<a href="/docs/api/classes/llvm/register">Register</a> <a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> UniID,</Highlight></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><Highlight kind="normal">                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a02b9df38cfd95dfb86cb5b81234df892">MachineUniformityInfo</a> &amp;MUI,</Highlight></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><Highlight kind="normal">                           </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) &#123;</Highlight></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (UniID) &#123;</Highlight></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a22eabd3566ae5f32cb6f594f4f343399">S1</a>:</Highlight></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1);</Highlight></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#acd57bd926bf1c8815e21e1291a54d151">S16</a>:</Highlight></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16);</Highlight></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a33c95d7d51d4b0b421aaf3d40796b859">S32</a>:</Highlight></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32);</Highlight></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a2b96ee4926f7c19420d19ecaf7adc1a8">S64</a>:</Highlight></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64);</Highlight></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a16c3a14a4de3fbf61469a9c80a01a9ed">P1</a>:</Highlight></CodeLine>
<Link id="l00054" /><CodeLine lineNumber="54"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(1, 64);</Highlight></CodeLine>
<Link id="l00055" /><CodeLine lineNumber="55"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af92b6003daf929bf36028443a9790150">P3</a>:</Highlight></CodeLine>
<Link id="l00056" /><CodeLine lineNumber="56"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(3, 32);</Highlight></CodeLine>
<Link id="l00057" /><CodeLine lineNumber="57"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7f414452d83a1489f791f7164971019a">P4</a>:</Highlight></CodeLine>
<Link id="l00058" /><CodeLine lineNumber="58"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(4, 64);</Highlight></CodeLine>
<Link id="l00059" /><CodeLine lineNumber="59"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a42cbb5784c00f3dd0212fc7bfeebbe90">P5</a>:</Highlight></CodeLine>
<Link id="l00060" /><CodeLine lineNumber="60"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(5, 32);</Highlight></CodeLine>
<Link id="l00061" /><CodeLine lineNumber="61"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aa6f2e5339ef0a03a1aac1a2ded70ee88">B32</a>:</Highlight></CodeLine>
<Link id="l00062" /><CodeLine lineNumber="62"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 32;</Highlight></CodeLine>
<Link id="l00063" /><CodeLine lineNumber="63"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a6177319f039156724113f1ef7ed40b0c">B64</a>:</Highlight></CodeLine>
<Link id="l00064" /><CodeLine lineNumber="64"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 64;</Highlight></CodeLine>
<Link id="l00065" /><CodeLine lineNumber="65"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420adf9dfb559cf5a7298951ba8d91c6d360">B96</a>:</Highlight></CodeLine>
<Link id="l00066" /><CodeLine lineNumber="66"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 96;</Highlight></CodeLine>
<Link id="l00067" /><CodeLine lineNumber="67"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a8e33d0d9c111a50cb39e6060f712acc8">B128</a>:</Highlight></CodeLine>
<Link id="l00068" /><CodeLine lineNumber="68"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 128;</Highlight></CodeLine>
<Link id="l00069" /><CodeLine lineNumber="69"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab48ec0d2d92413d06583513e710645fb">B256</a>:</Highlight></CodeLine>
<Link id="l00070" /><CodeLine lineNumber="70"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 256;</Highlight></CodeLine>
<Link id="l00071" /><CodeLine lineNumber="71"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a2df244739d83957ac71aebd10f256231">B512</a>:</Highlight></CodeLine>
<Link id="l00072" /><CodeLine lineNumber="72"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 512;</Highlight></CodeLine>
<Link id="l00073" /><CodeLine lineNumber="73"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7a410554c7d5aec017fb84e95b95ffff">UniS1</a>:</Highlight></CodeLine>
<Link id="l00074" /><CodeLine lineNumber="74"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00075" /><CodeLine lineNumber="75"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420add4a306f664c8209ecf726d99b5704fd">UniS16</a>:</Highlight></CodeLine>
<Link id="l00076" /><CodeLine lineNumber="76"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00077" /><CodeLine lineNumber="77"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f">UniS32</a>:</Highlight></CodeLine>
<Link id="l00078" /><CodeLine lineNumber="78"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00079" /><CodeLine lineNumber="79"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4a917415d28aa004b6b5390d58c36401">UniS64</a>:</Highlight></CodeLine>
<Link id="l00080" /><CodeLine lineNumber="80"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00081" /><CodeLine lineNumber="81"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a988754bd8189f1fe50f0c35fcd4fe89a">UniP1</a>:</Highlight></CodeLine>
<Link id="l00082" /><CodeLine lineNumber="82"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(1, 64) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00083" /><CodeLine lineNumber="83"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae746790acf7e929808a4600690d1b58d">UniP3</a>:</Highlight></CodeLine>
<Link id="l00084" /><CodeLine lineNumber="84"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(3, 32) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00085" /><CodeLine lineNumber="85"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>:</Highlight></CodeLine>
<Link id="l00086" /><CodeLine lineNumber="86"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(4, 64) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00087" /><CodeLine lineNumber="87"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420adbc949905d6ae3277cf6bc15a3306437">UniP5</a>:</Highlight></CodeLine>
<Link id="l00088" /><CodeLine lineNumber="88"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(5, 32) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00089" /><CodeLine lineNumber="89"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>:</Highlight></CodeLine>
<Link id="l00090" /><CodeLine lineNumber="90"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 32 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00091" /><CodeLine lineNumber="91"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a439c9b575e412dbb0ac9f8e6179b4728">UniB64</a>:</Highlight></CodeLine>
<Link id="l00092" /><CodeLine lineNumber="92"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 64 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00093" /><CodeLine lineNumber="93"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9bb212a131349c1db3f88ca6ee67434b">UniB96</a>:</Highlight></CodeLine>
<Link id="l00094" /><CodeLine lineNumber="94"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 96 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00095" /><CodeLine lineNumber="95"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5010d1330cc47e215b31568774f805cd">UniB128</a>:</Highlight></CodeLine>
<Link id="l00096" /><CodeLine lineNumber="96"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 128 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00097" /><CodeLine lineNumber="97"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6e9d4a12a2dcf16f084720a1ef87941">UniB256</a>:</Highlight></CodeLine>
<Link id="l00098" /><CodeLine lineNumber="98"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 256 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00099" /><CodeLine lineNumber="99"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3a4a82361555b80d3c6297236c83b7e2">UniB512</a>:</Highlight></CodeLine>
<Link id="l00100" /><CodeLine lineNumber="100"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 512 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00101" /><CodeLine lineNumber="101"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420afb78a782d068759a523da387da91d882">DivS1</a>:</Highlight></CodeLine>
<Link id="l00102" /><CodeLine lineNumber="102"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(1) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00103" /><CodeLine lineNumber="103"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9b162f0022f1653589cf67c3b072f9cb">DivS32</a>:</Highlight></CodeLine>
<Link id="l00104" /><CodeLine lineNumber="104"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00105" /><CodeLine lineNumber="105"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4403259502320119000750de688b1afb">DivS64</a>:</Highlight></CodeLine>
<Link id="l00106" /><CodeLine lineNumber="106"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00107" /><CodeLine lineNumber="107"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a2c1df13b184923afc2cb79b16c766f57">DivP1</a>:</Highlight></CodeLine>
<Link id="l00108" /><CodeLine lineNumber="108"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(1, 64) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00109" /><CodeLine lineNumber="109"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a0c598d889a1443817f7ef6dd2f87ea29">DivP3</a>:</Highlight></CodeLine>
<Link id="l00110" /><CodeLine lineNumber="110"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(3, 32) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00111" /><CodeLine lineNumber="111"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ac6b534a26350aaeb0d0217c420def52b">DivP4</a>:</Highlight></CodeLine>
<Link id="l00112" /><CodeLine lineNumber="112"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(4, 64) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00113" /><CodeLine lineNumber="113"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae0af493134959f369c3c548209ce4e64">DivP5</a>:</Highlight></CodeLine>
<Link id="l00114" /><CodeLine lineNumber="114"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(5, 32) &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00115" /><CodeLine lineNumber="115"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9add2fdc05b41903b41ec3336a2fddd1">DivB32</a>:</Highlight></CodeLine>
<Link id="l00116" /><CodeLine lineNumber="116"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 32 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00117" /><CodeLine lineNumber="117"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a74dc7cae50483b84b9d95948079daf40">DivB64</a>:</Highlight></CodeLine>
<Link id="l00118" /><CodeLine lineNumber="118"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 64 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00119" /><CodeLine lineNumber="119"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6171405c4a2d6d5045aa9ee504b651e">DivB96</a>:</Highlight></CodeLine>
<Link id="l00120" /><CodeLine lineNumber="120"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 96 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00121" /><CodeLine lineNumber="121"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a1200c596b10f6b45bd8bb059219c4f12">DivB128</a>:</Highlight></CodeLine>
<Link id="l00122" /><CodeLine lineNumber="122"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 128 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00123" /><CodeLine lineNumber="123"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420acd02fd0cdd6fbc43d3761d3bbcae7f7a">DivB256</a>:</Highlight></CodeLine>
<Link id="l00124" /><CodeLine lineNumber="124"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 256 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00125" /><CodeLine lineNumber="125"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3af22f245908c1446994d885848f46af">DivB512</a>:</Highlight></CodeLine>
<Link id="l00126" /><CodeLine lineNumber="126"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>).getSizeInBits() == 512 &amp;&amp; MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a346e760e49252b524cf93d2bc874174e">isDivergent</a>(<a href="/docs/api/files/lib/lib/codegen/machinesink-cpp/#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</Highlight></CodeLine>
<Link id="l00127" /><CodeLine lineNumber="127"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/lib/target/hexagon/mctargetdesc/hexagonmccodeemitter-cpp/#ae4dfd7b0d66121016d6466d2ff10e8ba">&#95;</a>:</Highlight></CodeLine>
<Link id="l00128" /><CodeLine lineNumber="128"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00129" /><CodeLine lineNumber="129"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00130" /><CodeLine lineNumber="130"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;missing matchUniformityAndLLT&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00131" /><CodeLine lineNumber="131"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00132" /><CodeLine lineNumber="132"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00133" /><CodeLine lineNumber="133"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00134" /><CodeLine lineNumber="134" lineLink="/docs/api/structs/llvm/amdgpu/predicatemapping/#a8566d56fd1d655d436f77922e14a14ee"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a8566d56fd1d655d436f77922e14a14ee">PredicateMapping::match</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00135" /><CodeLine lineNumber="135"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a02b9df38cfd95dfb86cb5b81234df892">MachineUniformityInfo</a> &amp;MUI,</Highlight></CodeLine>
<Link id="l00136" /><CodeLine lineNumber="136"><Highlight kind="normal">                             </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00137" /><CodeLine lineNumber="137"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Check LLT signature.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00138" /><CodeLine lineNumber="138"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> i = 0; i &lt; <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a65268ede43e0bb428450e70588db4d40">OpUniformityAndTypes</a>.size(); ++i) &#123;</Highlight></CodeLine>
<Link id="l00139" /><CodeLine lineNumber="139"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a65268ede43e0bb428450e70588db4d40">OpUniformityAndTypes</a>&#91;i&#93; == <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>) &#123;</Highlight></CodeLine>
<Link id="l00140" /><CodeLine lineNumber="140"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isReg())</Highlight></CodeLine>
<Link id="l00141" /><CodeLine lineNumber="141"><Highlight kind="normal">        </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00142" /><CodeLine lineNumber="142"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">continue</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00143" /><CodeLine lineNumber="143"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00144" /><CodeLine lineNumber="144"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00145" /><CodeLine lineNumber="145"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Remaining IDs check registers.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00146" /><CodeLine lineNumber="146"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).isReg())</Highlight></CodeLine>
<Link id="l00147" /><CodeLine lineNumber="147"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00148" /><CodeLine lineNumber="148"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00149" /><CodeLine lineNumber="149"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!<a href="#ac2bfcc1d9b7f5effd45c65a5f973df13">matchUniformityAndLLT</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i).getReg(),</Highlight></CodeLine>
<Link id="l00150" /><CodeLine lineNumber="150"><Highlight kind="normal">                               <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#a65268ede43e0bb428450e70588db4d40">OpUniformityAndTypes</a>&#91;i&#93;, MUI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</Highlight></CodeLine>
<Link id="l00151" /><CodeLine lineNumber="151"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00152" /><CodeLine lineNumber="152"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00153" /><CodeLine lineNumber="153"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00154" /><CodeLine lineNumber="154"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// More complex check.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00155" /><CodeLine lineNumber="155"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (<a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#ab762dba6f923e41cba2a6670adfc0641">TestFunc</a>)</Highlight></CodeLine>
<Link id="l00156" /><CodeLine lineNumber="156"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/amdgpu/predicatemapping/#ab762dba6f923e41cba2a6670adfc0641">TestFunc</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00157" /><CodeLine lineNumber="157"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00158" /><CodeLine lineNumber="158"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keyword">true</Highlight><Highlight kind="normal">;</Highlight></CodeLine>
<Link id="l00159" /><CodeLine lineNumber="159"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00160" /><CodeLine lineNumber="160"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00161" /><CodeLine lineNumber="161" lineLink="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a07f89aa976892feeef5c08fe6d8ab2fe"><Highlight kind="normal"><a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a07f89aa976892feeef5c08fe6d8ab2fe">SetOfRulesForOpcode::SetOfRulesForOpcode</a>() &#123;&#125;</Highlight></CodeLine>
<Link id="l00162" /><CodeLine lineNumber="162"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00163" /><CodeLine lineNumber="163" lineLink="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#ab93f3fcbe7ae0eb009033bafa647f2a8"><Highlight kind="normal"><a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a07f89aa976892feeef5c08fe6d8ab2fe">SetOfRulesForOpcode::SetOfRulesForOpcode</a>(<a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> FastTypes)</Highlight></CodeLine>
<Link id="l00164" /><CodeLine lineNumber="164"><Highlight kind="normal">    : FastTypes(FastTypes) &#123;&#125;</Highlight></CodeLine>
<Link id="l00165" /><CodeLine lineNumber="165"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00166" /><CodeLine lineNumber="166" lineLink="#ad2488daf071559b63411016a2bf09b95"><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> <a href="#ad2488daf071559b63411016a2bf09b95">LLTToId</a>(<a href="/docs/api/classes/llvm/llt">LLT</a> Ty) &#123;</Highlight></CodeLine>
<Link id="l00167" /><CodeLine lineNumber="167"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(16))</Highlight></CodeLine>
<Link id="l00168" /><CodeLine lineNumber="168"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#acd57bd926bf1c8815e21e1291a54d151">S16</a>;</Highlight></CodeLine>
<Link id="l00169" /><CodeLine lineNumber="169"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32))</Highlight></CodeLine>
<Link id="l00170" /><CodeLine lineNumber="170"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a33c95d7d51d4b0b421aaf3d40796b859">S32</a>;</Highlight></CodeLine>
<Link id="l00171" /><CodeLine lineNumber="171"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64))</Highlight></CodeLine>
<Link id="l00172" /><CodeLine lineNumber="172"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a2b96ee4926f7c19420d19ecaf7adc1a8">S64</a>;</Highlight></CodeLine>
<Link id="l00173" /><CodeLine lineNumber="173"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(2, 16))</Highlight></CodeLine>
<Link id="l00174" /><CodeLine lineNumber="174"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a1a23ce3b10dc058d258a405a87e06a1a">V2S16</a>;</Highlight></CodeLine>
<Link id="l00175" /><CodeLine lineNumber="175"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(2, 32))</Highlight></CodeLine>
<Link id="l00176" /><CodeLine lineNumber="176"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a0b000f228cb40bf4aee0a19815ce4d99">V2S32</a>;</Highlight></CodeLine>
<Link id="l00177" /><CodeLine lineNumber="177"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(3, 32))</Highlight></CodeLine>
<Link id="l00178" /><CodeLine lineNumber="178"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a257279ea49c58180217364b89917c6c3">V3S32</a>;</Highlight></CodeLine>
<Link id="l00179" /><CodeLine lineNumber="179"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(4, 32))</Highlight></CodeLine>
<Link id="l00180" /><CodeLine lineNumber="180"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpulegalizerinfo-cpp/#a0af4f63c268470ef2eac6477d33fdce4">V4S32</a>;</Highlight></CodeLine>
<Link id="l00181" /><CodeLine lineNumber="181"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/lib/target/hexagon/mctargetdesc/hexagonmccodeemitter-cpp/#ae4dfd7b0d66121016d6466d2ff10e8ba">&#95;</a>;</Highlight></CodeLine>
<Link id="l00182" /><CodeLine lineNumber="182"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00183" /><CodeLine lineNumber="183"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00184" /><CodeLine lineNumber="184" lineLink="#a5430de9bfca0f2700d4afb0121e156fe"><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> <a href="#a5430de9bfca0f2700d4afb0121e156fe">LLTToBId</a>(<a href="/docs/api/classes/llvm/llt">LLT</a> Ty) &#123;</Highlight></CodeLine>
<Link id="l00185" /><CodeLine lineNumber="185"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(32) || Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(2, 16) ||</Highlight></CodeLine>
<Link id="l00186" /><CodeLine lineNumber="186"><Highlight kind="normal">      Ty == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(3, 32) || Ty == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(5, 32) ||</Highlight></CodeLine>
<Link id="l00187" /><CodeLine lineNumber="187"><Highlight kind="normal">      Ty == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(6, 32))</Highlight></CodeLine>
<Link id="l00188" /><CodeLine lineNumber="188"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aa6f2e5339ef0a03a1aac1a2ded70ee88">B32</a>;</Highlight></CodeLine>
<Link id="l00189" /><CodeLine lineNumber="189"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#a67021459c7ef8f9a634b4eac7ffd0f96">LLT::scalar</a>(64) || Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(2, 32) ||</Highlight></CodeLine>
<Link id="l00190" /><CodeLine lineNumber="190"><Highlight kind="normal">      Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(4, 16) || Ty == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(1, 64) ||</Highlight></CodeLine>
<Link id="l00191" /><CodeLine lineNumber="191"><Highlight kind="normal">      Ty == <a href="/docs/api/classes/llvm/llt/#a7ff0361855acbbe71b15b8dc6003fbc5">LLT::pointer</a>(4, 64))</Highlight></CodeLine>
<Link id="l00192" /><CodeLine lineNumber="192"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a6177319f039156724113f1ef7ed40b0c">B64</a>;</Highlight></CodeLine>
<Link id="l00193" /><CodeLine lineNumber="193"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(3, 32))</Highlight></CodeLine>
<Link id="l00194" /><CodeLine lineNumber="194"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420adf9dfb559cf5a7298951ba8d91c6d360">B96</a>;</Highlight></CodeLine>
<Link id="l00195" /><CodeLine lineNumber="195"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Ty == <a href="/docs/api/classes/llvm/llt/#acd1eca3232b7b3072543294cd2377a37">LLT::fixed&#95;vector</a>(4, 32))</Highlight></CodeLine>
<Link id="l00196" /><CodeLine lineNumber="196"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a8e33d0d9c111a50cb39e6060f712acc8">B128</a>;</Highlight></CodeLine>
<Link id="l00197" /><CodeLine lineNumber="197"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/files/lib/lib/target/lib/target/hexagon/lib/target/hexagon/mctargetdesc/hexagonmccodeemitter-cpp/#ae4dfd7b0d66121016d6466d2ff10e8ba">&#95;</a>;</Highlight></CodeLine>
<Link id="l00198" /><CodeLine lineNumber="198"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00199" /><CodeLine lineNumber="199"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00200" /><CodeLine lineNumber="200"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping">RegBankLLTMapping</a> &amp;</Highlight></CodeLine>
<Link id="l00201" /><CodeLine lineNumber="201" lineLink="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a8af003ad0cddc27f1ea6484eb93e06ac"><Highlight kind="normal"><a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a8af003ad0cddc27f1ea6484eb93e06ac">SetOfRulesForOpcode::findMappingForMI</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</Highlight></CodeLine>
<Link id="l00202" /><CodeLine lineNumber="202"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</Highlight></CodeLine>
<Link id="l00203" /><CodeLine lineNumber="203"><Highlight kind="normal">                                      </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/#a02b9df38cfd95dfb86cb5b81234df892">MachineUniformityInfo</a> &amp;MUI)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00204" /><CodeLine lineNumber="204"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Search in &quot;Fast Rules&quot;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00205" /><CodeLine lineNumber="205"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Note: if fast rules are enabled, RegBankLLTMapping must be added in each</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00206" /><CodeLine lineNumber="206"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// slot that could &quot;match fast Predicate&quot;. If not, InvalidMapping is</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00207" /><CodeLine lineNumber="207"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// returned which results in failure, does not search &quot;Slow Rules&quot;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00208" /><CodeLine lineNumber="208"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (FastTypes != <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a5f6d4bc34de12684ca978bf780f01db6">NoFastRules</a>) &#123;</Highlight></CodeLine>
<Link id="l00209" /><CodeLine lineNumber="209"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/register">Register</a> Reg = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</Highlight></CodeLine>
<Link id="l00210" /><CodeLine lineNumber="210"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Slot;</Highlight></CodeLine>
<Link id="l00211" /><CodeLine lineNumber="211"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (FastTypes == <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a3cb60658cac73d7fe29209ac74ec4e14">StandardB</a>)</Highlight></CodeLine>
<Link id="l00212" /><CodeLine lineNumber="212"><Highlight kind="normal">      Slot = getFastPredicateSlot(<a href="#a5430de9bfca0f2700d4afb0121e156fe">LLTToBId</a>(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg)));</Highlight></CodeLine>
<Link id="l00213" /><CodeLine lineNumber="213"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00214" /><CodeLine lineNumber="214"><Highlight kind="normal">      Slot = getFastPredicateSlot(<a href="#ad2488daf071559b63411016a2bf09b95">LLTToId</a>(<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getType(Reg)));</Highlight></CodeLine>
<Link id="l00215" /><CodeLine lineNumber="215"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00216" /><CodeLine lineNumber="216"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Slot != -1)</Highlight></CodeLine>
<Link id="l00217" /><CodeLine lineNumber="217"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> MUI.<a href="/docs/api/classes/llvm/genericuniformityinfo/#a48249434dfd225344cb47d4982c9d5cc">isUniform</a>(Reg) ? Uni&#91;Slot&#93; : Div&#91;Slot&#93;;</Highlight></CodeLine>
<Link id="l00218" /><CodeLine lineNumber="218"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00219" /><CodeLine lineNumber="219"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00220" /><CodeLine lineNumber="220"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Slow search for more complex rules.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00221" /><CodeLine lineNumber="221"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/structs/llvm/amdgpu/regbanklegalizerule">RegBankLegalizeRule</a> &amp;Rule : Rules) &#123;</Highlight></CodeLine>
<Link id="l00222" /><CodeLine lineNumber="222"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Rule.Predicate.match(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MUI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64advsimdscalarpass-cpp/#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</Highlight></CodeLine>
<Link id="l00223" /><CodeLine lineNumber="223"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Rule.OperandMapping;</Highlight></CodeLine>
<Link id="l00224" /><CodeLine lineNumber="224"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00225" /><CodeLine lineNumber="225"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00226" /><CodeLine lineNumber="226"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;MI: &quot;</Highlight><Highlight kind="normal">; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.dump(););</Highlight></CodeLine>
<Link id="l00227" /><CodeLine lineNumber="227"><Highlight kind="normal">  <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;None of the rules defined for MI&#39;s opcode matched MI&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00228" /><CodeLine lineNumber="228"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00229" /><CodeLine lineNumber="229"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00230" /><CodeLine lineNumber="230" lineLink="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a7470068678ec66f19572feca028e0111"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#a7470068678ec66f19572feca028e0111">SetOfRulesForOpcode::addRule</a>(<a href="/docs/api/structs/llvm/amdgpu/regbanklegalizerule">RegBankLegalizeRule</a> Rule) &#123;</Highlight></CodeLine>
<Link id="l00231" /><CodeLine lineNumber="231"><Highlight kind="normal">  Rules.push&#95;back(Rule);</Highlight></CodeLine>
<Link id="l00232" /><CodeLine lineNumber="232"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00233" /><CodeLine lineNumber="233"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00234" /><CodeLine lineNumber="234" lineLink="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#acc6e337c1cff745a0a2cda72baabc740"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#acc6e337c1cff745a0a2cda72baabc740">SetOfRulesForOpcode::addFastRuleDivergent</a>(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> Ty,</Highlight></CodeLine>
<Link id="l00235" /><CodeLine lineNumber="235"><Highlight kind="normal">                                               <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping">RegBankLLTMapping</a> RuleApplyIDs) &#123;</Highlight></CodeLine>
<Link id="l00236" /><CodeLine lineNumber="236"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Slot = getFastPredicateSlot(Ty);</Highlight></CodeLine>
<Link id="l00237" /><CodeLine lineNumber="237"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Slot != -1 &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Ty unsupported in this FastRulesTypes&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00238" /><CodeLine lineNumber="238"><Highlight kind="normal">  Div&#91;Slot&#93; = RuleApplyIDs;</Highlight></CodeLine>
<Link id="l00239" /><CodeLine lineNumber="239"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00240" /><CodeLine lineNumber="240"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00241" /><CodeLine lineNumber="241" lineLink="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#aff8df4d76cfbf7e4d5ebcb42e245310d"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">void</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode/#aff8df4d76cfbf7e4d5ebcb42e245310d">SetOfRulesForOpcode::addFastRuleUniform</a>(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> Ty,</Highlight></CodeLine>
<Link id="l00242" /><CodeLine lineNumber="242"><Highlight kind="normal">                                             <a href="/docs/api/structs/llvm/amdgpu/regbanklltmapping">RegBankLLTMapping</a> RuleApplyIDs) &#123;</Highlight></CodeLine>
<Link id="l00243" /><CodeLine lineNumber="243"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> Slot = getFastPredicateSlot(Ty);</Highlight></CodeLine>
<Link id="l00244" /><CodeLine lineNumber="244"><Highlight kind="normal">  <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/silowercontrolflow-cpp/#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Slot != -1 &amp;&amp; </Highlight><Highlight kind="stringliteral">&quot;Ty unsupported in this FastRulesTypes&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00245" /><CodeLine lineNumber="245"><Highlight kind="normal">  Uni&#91;Slot&#93; = RuleApplyIDs;</Highlight></CodeLine>
<Link id="l00246" /><CodeLine lineNumber="246"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00247" /><CodeLine lineNumber="247"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00248" /><CodeLine lineNumber="248"><Highlight kind="normal"></Highlight><Highlight kind="keywordtype">int</Highlight><Highlight kind="normal"> SetOfRulesForOpcode::getFastPredicateSlot(</Highlight></CodeLine>
<Link id="l00249" /><CodeLine lineNumber="249"><Highlight kind="normal">    <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420">UniformityLLTOpPredicateID</a> Ty)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00250" /><CodeLine lineNumber="250"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (FastTypes) &#123;</Highlight></CodeLine>
<Link id="l00251" /><CodeLine lineNumber="251"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34">Standard</a>: &#123;</Highlight></CodeLine>
<Link id="l00252" /><CodeLine lineNumber="252"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Ty) &#123;</Highlight></CodeLine>
<Link id="l00253" /><CodeLine lineNumber="253"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>:</Highlight></CodeLine>
<Link id="l00254" /><CodeLine lineNumber="254"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00255" /><CodeLine lineNumber="255"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a31b15cbedf64ec9894b8d52503e11de5">S16</a>:</Highlight></CodeLine>
<Link id="l00256" /><CodeLine lineNumber="256"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 1;</Highlight></CodeLine>
<Link id="l00257" /><CodeLine lineNumber="257"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a234298685e8cccf9a4436f3ed81f1c8f">S64</a>:</Highlight></CodeLine>
<Link id="l00258" /><CodeLine lineNumber="258"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 2;</Highlight></CodeLine>
<Link id="l00259" /><CodeLine lineNumber="259"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5fbc905296dca83c384025fce8052bf4">V2S16</a>:</Highlight></CodeLine>
<Link id="l00260" /><CodeLine lineNumber="260"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 3;</Highlight></CodeLine>
<Link id="l00261" /><CodeLine lineNumber="261"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00262" /><CodeLine lineNumber="262"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00263" /><CodeLine lineNumber="263"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00264" /><CodeLine lineNumber="264"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00265" /><CodeLine lineNumber="265"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a3cb60658cac73d7fe29209ac74ec4e14">StandardB</a>: &#123;</Highlight></CodeLine>
<Link id="l00266" /><CodeLine lineNumber="266"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Ty) &#123;</Highlight></CodeLine>
<Link id="l00267" /><CodeLine lineNumber="267"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aa6f2e5339ef0a03a1aac1a2ded70ee88">B32</a>:</Highlight></CodeLine>
<Link id="l00268" /><CodeLine lineNumber="268"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00269" /><CodeLine lineNumber="269"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a6177319f039156724113f1ef7ed40b0c">B64</a>:</Highlight></CodeLine>
<Link id="l00270" /><CodeLine lineNumber="270"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 1;</Highlight></CodeLine>
<Link id="l00271" /><CodeLine lineNumber="271"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420adf9dfb559cf5a7298951ba8d91c6d360">B96</a>:</Highlight></CodeLine>
<Link id="l00272" /><CodeLine lineNumber="272"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 2;</Highlight></CodeLine>
<Link id="l00273" /><CodeLine lineNumber="273"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a8e33d0d9c111a50cb39e6060f712acc8">B128</a>:</Highlight></CodeLine>
<Link id="l00274" /><CodeLine lineNumber="274"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 3;</Highlight></CodeLine>
<Link id="l00275" /><CodeLine lineNumber="275"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00276" /><CodeLine lineNumber="276"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00277" /><CodeLine lineNumber="277"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00278" /><CodeLine lineNumber="278"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00279" /><CodeLine lineNumber="279"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a571f015306694174addcb54842a15ac7">Vector</a>: &#123;</Highlight></CodeLine>
<Link id="l00280" /><CodeLine lineNumber="280"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">switch</Highlight><Highlight kind="normal"> (Ty) &#123;</Highlight></CodeLine>
<Link id="l00281" /><CodeLine lineNumber="281"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>:</Highlight></CodeLine>
<Link id="l00282" /><CodeLine lineNumber="282"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 0;</Highlight></CodeLine>
<Link id="l00283" /><CodeLine lineNumber="283"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a5833959e7b933effdfbedb000685d607">V2S32</a>:</Highlight></CodeLine>
<Link id="l00284" /><CodeLine lineNumber="284"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 1;</Highlight></CodeLine>
<Link id="l00285" /><CodeLine lineNumber="285"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a19efe828efa370fb35d0b20910cdc6fe">V3S32</a>:</Highlight></CodeLine>
<Link id="l00286" /><CodeLine lineNumber="286"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 2;</Highlight></CodeLine>
<Link id="l00287" /><CodeLine lineNumber="287"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">case</Highlight><Highlight kind="normal"> <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab547a3c88483f9165fa181394d29953d">V4S32</a>:</Highlight></CodeLine>
<Link id="l00288" /><CodeLine lineNumber="288"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> 3;</Highlight></CodeLine>
<Link id="l00289" /><CodeLine lineNumber="289"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00290" /><CodeLine lineNumber="290"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00291" /><CodeLine lineNumber="291"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00292" /><CodeLine lineNumber="292"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00293" /><CodeLine lineNumber="293"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">default</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00294" /><CodeLine lineNumber="294"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> -1;</Highlight></CodeLine>
<Link id="l00295" /><CodeLine lineNumber="295"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00296" /><CodeLine lineNumber="296"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00297" /><CodeLine lineNumber="297"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00298" /><CodeLine lineNumber="298"><Highlight kind="normal">RegBankLegalizeRules::RuleSetInitializer</Highlight></CodeLine>
<Link id="l00299" /><CodeLine lineNumber="299"><Highlight kind="normal">RegBankLegalizeRules::addRulesForGOpcs(std::initializer&#95;list&lt;unsigned&gt; OpcList,</Highlight></CodeLine>
<Link id="l00300" /><CodeLine lineNumber="300"><Highlight kind="normal">                                       <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> FastTypes) &#123;</Highlight></CodeLine>
<Link id="l00301" /><CodeLine lineNumber="301"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> RuleSetInitializer(OpcList, GRulesAlias, GRules, FastTypes);</Highlight></CodeLine>
<Link id="l00302" /><CodeLine lineNumber="302"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00303" /><CodeLine lineNumber="303"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00304" /><CodeLine lineNumber="304"><Highlight kind="normal">RegBankLegalizeRules::RuleSetInitializer</Highlight></CodeLine>
<Link id="l00305" /><CodeLine lineNumber="305"><Highlight kind="normal">RegBankLegalizeRules::addRulesForIOpcs(std::initializer&#95;list&lt;unsigned&gt; OpcList,</Highlight></CodeLine>
<Link id="l00306" /><CodeLine lineNumber="306"><Highlight kind="normal">                                       <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262">FastRulesTypes</a> FastTypes) &#123;</Highlight></CodeLine>
<Link id="l00307" /><CodeLine lineNumber="307"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> RuleSetInitializer(OpcList, IRulesAlias, IRules, FastTypes);</Highlight></CodeLine>
<Link id="l00308" /><CodeLine lineNumber="308"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00309" /><CodeLine lineNumber="309"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00310" /><CodeLine lineNumber="310"><Highlight kind="normal"></Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpu/setofrulesforopcode">SetOfRulesForOpcode</a> &amp;</Highlight></CodeLine>
<Link id="l00311" /><CodeLine lineNumber="311" lineLink="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#a9252e07afc4bab4136f6c4c970f8e70b"><Highlight kind="normal"><a href="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#a9252e07afc4bab4136f6c4c970f8e70b">RegBankLegalizeRules::getRulesForOpc</a>(<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00312" /><CodeLine lineNumber="312"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Opc = <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</Highlight></CodeLine>
<Link id="l00313" /><CodeLine lineNumber="313"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Opc == AMDGPU::G&#95;INTRINSIC || Opc == AMDGPU::G&#95;INTRINSIC&#95;CONVERGENT ||</Highlight></CodeLine>
<Link id="l00314" /><CodeLine lineNumber="314"><Highlight kind="normal">      Opc == AMDGPU::G&#95;INTRINSIC&#95;W&#95;SIDE&#95;EFFECTS ||</Highlight></CodeLine>
<Link id="l00315" /><CodeLine lineNumber="315"><Highlight kind="normal">      Opc == AMDGPU::G&#95;INTRINSIC&#95;CONVERGENT&#95;W&#95;SIDE&#95;EFFECTS) &#123;</Highlight></CodeLine>
<Link id="l00316" /><CodeLine lineNumber="316"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> IntrID = <a href="/docs/api/namespaces/llvm/#ac4fc845f5ed92de63cd4474f128f5fc5">cast&lt;GIntrinsic&gt;</a>(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>).getIntrinsicID();</Highlight></CodeLine>
<Link id="l00317" /><CodeLine lineNumber="317"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!IRulesAlias.contains(IntrID)) &#123;</Highlight></CodeLine>
<Link id="l00318" /><CodeLine lineNumber="318"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;MI: &quot;</Highlight><Highlight kind="normal">; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.dump(););</Highlight></CodeLine>
<Link id="l00319" /><CodeLine lineNumber="319"><Highlight kind="normal">      <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;No rules defined for intrinsic opcode&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00320" /><CodeLine lineNumber="320"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00321" /><CodeLine lineNumber="321"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> IRules.at(IRulesAlias.at(IntrID));</Highlight></CodeLine>
<Link id="l00322" /><CodeLine lineNumber="322"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00323" /><CodeLine lineNumber="323"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00324" /><CodeLine lineNumber="324"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (!GRulesAlias.contains(Opc)) &#123;</Highlight></CodeLine>
<Link id="l00325" /><CodeLine lineNumber="325"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/debug-h/#a196897517069dda1bdb549e24468f7d7">LLVM&#95;DEBUG</a>(<a href="/docs/api/namespaces/llvm/#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; </Highlight><Highlight kind="stringliteral">&quot;MI: &quot;</Highlight><Highlight kind="normal">; <a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.dump(););</Highlight></CodeLine>
<Link id="l00326" /><CodeLine lineNumber="326"><Highlight kind="normal">    <a href="/docs/api/files/include/include/llvm/include/llvm/support/errorhandling-h/#ace243f5c25697a1107cce46626b3dc94">llvm&#95;unreachable</a>(</Highlight><Highlight kind="stringliteral">&quot;No rules defined for generic opcode&quot;</Highlight><Highlight kind="normal">);</Highlight></CodeLine>
<Link id="l00327" /><CodeLine lineNumber="327"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00328" /><CodeLine lineNumber="328"><Highlight kind="normal">  </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> GRules.at(GRulesAlias.at(Opc));</Highlight></CodeLine>
<Link id="l00329" /><CodeLine lineNumber="329"><Highlight kind="normal">&#125;</Highlight></CodeLine>
<Link id="l00330" /><CodeLine lineNumber="330"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00331" /><CodeLine lineNumber="331"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Syntactic sugar wrapper for predicate lambda that enables &#39;&amp;&amp;&#39;, &#39;||&#39; and &#39;!&#39;.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00332" /><CodeLine lineNumber="332" lineLink="/docs/api/classes/predicate"><Highlight kind="normal"></Highlight><Highlight kind="keyword">class </Highlight><Highlight kind="normal">Predicate &#123;</Highlight></CodeLine>
<Link id="l00333" /><CodeLine lineNumber="333"><Highlight kind="normal"></Highlight><Highlight kind="keyword">private</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00334" /><CodeLine lineNumber="334"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">struct </Highlight><Highlight kind="normal">Elt &#123;</Highlight></CodeLine>
<Link id="l00335" /><CodeLine lineNumber="335"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Save formula composed of Pred, &#39;&amp;&amp;&#39;, &#39;||&#39; and &#39;!&#39; as a jump table.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00336" /><CodeLine lineNumber="336"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Sink ! to Pred. For example !((A &amp;&amp; !B) || C) -&gt; (!A || B) &amp;&amp; !C</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00337" /><CodeLine lineNumber="337"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Sequences of &amp;&amp; and || will be represented by jumps, for example:</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00338" /><CodeLine lineNumber="338"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// (A &amp;&amp; B &amp;&amp; ... X) or (A &amp;&amp; B &amp;&amp; ... X) || Y</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00339" /><CodeLine lineNumber="339"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//   A == true jump to B</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00340" /><CodeLine lineNumber="340"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//   A == false jump to end or Y, result is A(false) or Y</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00341" /><CodeLine lineNumber="341"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// (A || B || ... X) or (A || B || ... X) &amp;&amp; Y</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00342" /><CodeLine lineNumber="342"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//   A == true jump to end or Y, result is A(true) or Y</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00343" /><CodeLine lineNumber="343"><Highlight kind="normal">    </Highlight><Highlight kind="comment">//   A == false jump to B</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00344" /><CodeLine lineNumber="344"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Notice that when negating expression, we simply flip Neg on each Pred</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00345" /><CodeLine lineNumber="345"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// and swap TJumpOffset and FJumpOffset (&amp;&amp; becomes ||, || becomes &amp;&amp;).</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00346" /><CodeLine lineNumber="346"><Highlight kind="normal">    std::function&lt;bool(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;)&gt; Pred;</Highlight></CodeLine>
<Link id="l00347" /><CodeLine lineNumber="347"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Neg; </Highlight><Highlight kind="comment">// Neg of Pred is calculated before jump</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00348" /><CodeLine lineNumber="348"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> TJumpOffset;</Highlight></CodeLine>
<Link id="l00349" /><CodeLine lineNumber="349"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> FJumpOffset;</Highlight></CodeLine>
<Link id="l00350" /><CodeLine lineNumber="350"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00351" /><CodeLine lineNumber="351"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00352" /><CodeLine lineNumber="352"><Highlight kind="normal">  <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;Elt, 8&gt;</a> Expression;</Highlight></CodeLine>
<Link id="l00353" /><CodeLine lineNumber="353"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00354" /><CodeLine lineNumber="354"><Highlight kind="normal">  Predicate(<a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl&lt;Elt&gt;</a> &amp;&amp;Expr) &#123; Expression.<a href="/docs/api/classes/llvm/smallvectorimpl/#abd962b7b01f49ce61ea41ee10c49e313">swap</a>(Expr); &#125;;</Highlight></CodeLine>
<Link id="l00355" /><CodeLine lineNumber="355"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00356" /><CodeLine lineNumber="356"><Highlight kind="normal"></Highlight><Highlight kind="keyword">public</Highlight><Highlight kind="normal">:</Highlight></CodeLine>
<Link id="l00357" /><CodeLine lineNumber="357" lineLink="/docs/api/classes/predicate/#abf76ff207e8f07598ea8d7a3d0ca4d38"><Highlight kind="normal">  <a href="/docs/api/classes/predicate/#abf76ff207e8f07598ea8d7a3d0ca4d38">Predicate</a>(std::function&lt;</Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal">(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;)&gt; Pred) &#123;</Highlight></CodeLine>
<Link id="l00358" /><CodeLine lineNumber="358"><Highlight kind="normal">    Expression.push&#95;back(&#123;Pred, </Highlight><Highlight kind="keyword">false</Highlight><Highlight kind="normal">, 1, 1&#125;);</Highlight></CodeLine>
<Link id="l00359" /><CodeLine lineNumber="359"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00360" /><CodeLine lineNumber="360"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00361" /><CodeLine lineNumber="361" lineLink="/docs/api/classes/predicate/#a6dbb17a4625a1f1fcfe420b9645a9303"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/predicate/#a6dbb17a4625a1f1fcfe420b9645a9303">operator()</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00362" /><CodeLine lineNumber="362"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> Idx = 0;</Highlight></CodeLine>
<Link id="l00363" /><CodeLine lineNumber="363"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ResultIdx = Expression.size();</Highlight></CodeLine>
<Link id="l00364" /><CodeLine lineNumber="364"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> Result;</Highlight></CodeLine>
<Link id="l00365" /><CodeLine lineNumber="365"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">do</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00366" /><CodeLine lineNumber="366"><Highlight kind="normal">      Result = Expression&#91;Idx&#93;.Pred(<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</Highlight></CodeLine>
<Link id="l00367" /><CodeLine lineNumber="367"><Highlight kind="normal">      Result = Expression&#91;Idx&#93;.Neg ? !Result : Result;</Highlight></CodeLine>
<Link id="l00368" /><CodeLine lineNumber="368"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (Result) &#123;</Highlight></CodeLine>
<Link id="l00369" /><CodeLine lineNumber="369"><Highlight kind="normal">        Idx += Expression&#91;Idx&#93;.TJumpOffset;</Highlight></CodeLine>
<Link id="l00370" /><CodeLine lineNumber="370"><Highlight kind="normal">      &#125; </Highlight><Highlight kind="keywordflow">else</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00371" /><CodeLine lineNumber="371"><Highlight kind="normal">        Idx += Expression&#91;Idx&#93;.FJumpOffset;</Highlight></CodeLine>
<Link id="l00372" /><CodeLine lineNumber="372"><Highlight kind="normal">      &#125;</Highlight></CodeLine>
<Link id="l00373" /><CodeLine lineNumber="373"><Highlight kind="normal">    &#125; </Highlight><Highlight kind="keywordflow">while</Highlight><Highlight kind="normal"> ((Idx != ResultIdx));</Highlight></CodeLine>
<Link id="l00374" /><CodeLine lineNumber="374"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00375" /><CodeLine lineNumber="375"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Result;</Highlight></CodeLine>
<Link id="l00376" /><CodeLine lineNumber="376"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00377" /><CodeLine lineNumber="377"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00378" /><CodeLine lineNumber="378" lineLink="/docs/api/classes/predicate/#ae14f1b1c7777993a81b49f9db0c10659"><Highlight kind="normal">  Predicate <a href="/docs/api/classes/predicate/#ae14f1b1c7777993a81b49f9db0c10659">operator!</a>()</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00379" /><CodeLine lineNumber="379"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;Elt, 8&gt;</a> NegExpression;</Highlight></CodeLine>
<Link id="l00380" /><CodeLine lineNumber="380"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> Elt &amp;ExprElt : Expression) &#123;</Highlight></CodeLine>
<Link id="l00381" /><CodeLine lineNumber="381"><Highlight kind="normal">      NegExpression.<a href="/docs/api/classes/llvm/smallvectortemplatebase/#af42bfbc067df27c19ee2fc859df58799">push&#95;back</a>(&#123;ExprElt.Pred, !ExprElt.Neg, ExprElt.FJumpOffset,</Highlight></CodeLine>
<Link id="l00382" /><CodeLine lineNumber="382"><Highlight kind="normal">                               ExprElt.TJumpOffset&#125;);</Highlight></CodeLine>
<Link id="l00383" /><CodeLine lineNumber="383"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00384" /><CodeLine lineNumber="384"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Predicate(std::move(NegExpression));</Highlight></CodeLine>
<Link id="l00385" /><CodeLine lineNumber="385"><Highlight kind="normal">  &#125;;</Highlight></CodeLine>
<Link id="l00386" /><CodeLine lineNumber="386"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00387" /><CodeLine lineNumber="387" lineLink="/docs/api/classes/predicate/#aad484130d00678eaec15a32d2f0c1970"><Highlight kind="normal">  Predicate <a href="/docs/api/classes/predicate/#aad484130d00678eaec15a32d2f0c1970">operator&amp;&amp;</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> Predicate &amp;RHS)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00388" /><CodeLine lineNumber="388"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;Elt, 8&gt;</a> AndExpression = Expression;</Highlight></CodeLine>
<Link id="l00389" /><CodeLine lineNumber="389"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00390" /><CodeLine lineNumber="390"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RHSSize = RHS.Expression.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#a1c479a8c434377c2b8cb056bdfdfc201">size</a>();</Highlight></CodeLine>
<Link id="l00391" /><CodeLine lineNumber="391"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ResultIdx = Expression.size();</Highlight></CodeLine>
<Link id="l00392" /><CodeLine lineNumber="392"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> i = 0; i &lt; ResultIdx; ++i) &#123;</Highlight></CodeLine>
<Link id="l00393" /><CodeLine lineNumber="393"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// LHS results in false, whole expression results in false.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00394" /><CodeLine lineNumber="394"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (i + AndExpression&#91;i&#93;.FJumpOffset == ResultIdx)</Highlight></CodeLine>
<Link id="l00395" /><CodeLine lineNumber="395"><Highlight kind="normal">        AndExpression&#91;i&#93;.FJumpOffset += RHSSize;</Highlight></CodeLine>
<Link id="l00396" /><CodeLine lineNumber="396"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00397" /><CodeLine lineNumber="397"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00398" /><CodeLine lineNumber="398"><Highlight kind="normal">    AndExpression.<a href="/docs/api/classes/llvm/smallvectorimpl/#a7efd1f0c1206d95e4fe01a9b49a57b82">append</a>(RHS.Expression);</Highlight></CodeLine>
<Link id="l00399" /><CodeLine lineNumber="399"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00400" /><CodeLine lineNumber="400"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Predicate(std::move(AndExpression));</Highlight></CodeLine>
<Link id="l00401" /><CodeLine lineNumber="401"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00402" /><CodeLine lineNumber="402"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00403" /><CodeLine lineNumber="403" lineLink="/docs/api/classes/predicate/#a8cc1a53fd1d482890f9da59b0ad880e4"><Highlight kind="normal">  Predicate <a href="/docs/api/classes/predicate/#a8cc1a53fd1d482890f9da59b0ad880e4">operator||</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> Predicate &amp;RHS)</Highlight><Highlight kind="keyword"> const </Highlight><Highlight kind="normal">&#123;</Highlight></CodeLine>
<Link id="l00404" /><CodeLine lineNumber="404"><Highlight kind="normal">    <a href="/docs/api/classes/llvm/smallvector">SmallVector&lt;Elt, 8&gt;</a> OrExpression = Expression;</Highlight></CodeLine>
<Link id="l00405" /><CodeLine lineNumber="405"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00406" /><CodeLine lineNumber="406"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> RHSSize = RHS.Expression.<a href="/docs/api/classes/llvm/smallvectortemplatecommon/#a1c479a8c434377c2b8cb056bdfdfc201">size</a>();</Highlight></CodeLine>
<Link id="l00407" /><CodeLine lineNumber="407"><Highlight kind="normal">    </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> ResultIdx = Expression.size();</Highlight></CodeLine>
<Link id="l00408" /><CodeLine lineNumber="408"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">for</Highlight><Highlight kind="normal"> (</Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> i = 0; i &lt; ResultIdx; ++i) &#123;</Highlight></CodeLine>
<Link id="l00409" /><CodeLine lineNumber="409"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// LHS results in true, whole expression results in true.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00410" /><CodeLine lineNumber="410"><Highlight kind="normal">      </Highlight><Highlight kind="keywordflow">if</Highlight><Highlight kind="normal"> (i + OrExpression&#91;i&#93;.TJumpOffset == ResultIdx)</Highlight></CodeLine>
<Link id="l00411" /><CodeLine lineNumber="411"><Highlight kind="normal">        OrExpression&#91;i&#93;.TJumpOffset += RHSSize;</Highlight></CodeLine>
<Link id="l00412" /><CodeLine lineNumber="412"><Highlight kind="normal">    &#125;</Highlight></CodeLine>
<Link id="l00413" /><CodeLine lineNumber="413"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00414" /><CodeLine lineNumber="414"><Highlight kind="normal">    OrExpression.<a href="/docs/api/classes/llvm/smallvectorimpl/#a7efd1f0c1206d95e4fe01a9b49a57b82">append</a>(RHS.Expression);</Highlight></CodeLine>
<Link id="l00415" /><CodeLine lineNumber="415"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00416" /><CodeLine lineNumber="416"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> Predicate(std::move(OrExpression));</Highlight></CodeLine>
<Link id="l00417" /><CodeLine lineNumber="417"><Highlight kind="normal">  &#125;</Highlight></CodeLine>
<Link id="l00418" /><CodeLine lineNumber="418"><Highlight kind="normal">&#125;;</Highlight></CodeLine>
<Link id="l00419" /><CodeLine lineNumber="419"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00420" /><CodeLine lineNumber="420"><Highlight kind="normal"></Highlight><Highlight kind="comment">// Initialize rules</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00421" /><CodeLine lineNumber="421" lineLink="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#a4b79850edbd4118074e95097dca45fa5"><Highlight kind="normal"><a href="/docs/api/classes/llvm/amdgpu/regbanklegalizerules/#a4b79850edbd4118074e95097dca45fa5">RegBankLegalizeRules::RegBankLegalizeRules</a>(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp;&#95;ST,</Highlight></CodeLine>
<Link id="l00422" /><CodeLine lineNumber="422"><Highlight kind="normal">                                           <a href="/docs/api/classes/llvm/machineregisterinfo">MachineRegisterInfo</a> &amp;&#95;MRI)</Highlight></CodeLine>
<Link id="l00423" /><CodeLine lineNumber="423"><Highlight kind="normal">    : ST(&amp;&#95;ST), MRI(&amp;&#95;MRI) &#123;</Highlight></CodeLine>
<Link id="l00424" /><CodeLine lineNumber="424"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00425" /><CodeLine lineNumber="425"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;ADD&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34">Standard</a>)</Highlight></CodeLine>
<Link id="l00426" /><CodeLine lineNumber="426"><Highlight kind="normal">      .Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00427" /><CodeLine lineNumber="427"><Highlight kind="normal">      .Div(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00428" /><CodeLine lineNumber="428"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00429" /><CodeLine lineNumber="429"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;MUL&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34">Standard</a>).Div(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00430" /><CodeLine lineNumber="430"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00431" /><CodeLine lineNumber="431"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;XOR, G&#95;OR, G&#95;AND&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a3cb60658cac73d7fe29209ac74ec4e14">StandardB</a>)</Highlight></CodeLine>
<Link id="l00432" /><CodeLine lineNumber="432"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7a410554c7d5aec017fb84e95b95ffff">UniS1</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca0a3015745b751740a381cc5534bb2131">Sgpr32Trunc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca832de20e9d87b94efdfc354458787573">Sgpr32AExt</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca832de20e9d87b94efdfc354458787573">Sgpr32AExt</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00433" /><CodeLine lineNumber="433"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420afb78a782d068759a523da387da91d882">DivS1</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00434" /><CodeLine lineNumber="434"><Highlight kind="normal">      .Div(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a6177319f039156724113f1ef7ed40b0c">B64</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3b3e22f9c912ea74f69e0ff0dd6de812">VgprB64</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3b3e22f9c912ea74f69e0ff0dd6de812">VgprB64</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3b3e22f9c912ea74f69e0ff0dd6de812">VgprB64</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0ab1f9f4af76fd81ab378c91c4b00950b6">SplitTo32</a>&#125;);</Highlight></CodeLine>
<Link id="l00435" /><CodeLine lineNumber="435"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00436" /><CodeLine lineNumber="436"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;SHL&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34">Standard</a>)</Highlight></CodeLine>
<Link id="l00437" /><CodeLine lineNumber="437"><Highlight kind="normal">      .Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a234298685e8cccf9a4436f3ed81f1c8f">S64</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcab14bb58a8b905c6b5194f17ccc9b4877">Sgpr64</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcab14bb58a8b905c6b5194f17ccc9b4877">Sgpr64</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00438" /><CodeLine lineNumber="438"><Highlight kind="normal">      .Div(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a234298685e8cccf9a4436f3ed81f1c8f">S64</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca12ef34ac724150aac8ccb203eff11009">Vgpr64</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca12ef34ac724150aac8ccb203eff11009">Vgpr64</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00439" /><CodeLine lineNumber="439"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00440" /><CodeLine lineNumber="440"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// Note: we only write S1 rules for G&#95;IMPLICIT&#95;DEF, G&#95;CONSTANT, G&#95;FCONSTANT</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00441" /><CodeLine lineNumber="441"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// and G&#95;FREEZE here, rest is trivially regbankselected earlier</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00442" /><CodeLine lineNumber="442"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;CONSTANT&#125;)</Highlight></CodeLine>
<Link id="l00443" /><CodeLine lineNumber="443"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7a410554c7d5aec017fb84e95b95ffff">UniS1</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca0a3015745b751740a381cc5534bb2131">Sgpr32Trunc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56">None</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a9cffdde746ee4022f8e90107fe51f8d1">UniCstExt</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00444" /><CodeLine lineNumber="444"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00445" /><CodeLine lineNumber="445"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;ICMP&#125;)</Highlight></CodeLine>
<Link id="l00446" /><CodeLine lineNumber="446"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7a410554c7d5aec017fb84e95b95ffff">UniS1</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca0a3015745b751740a381cc5534bb2131">Sgpr32Trunc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56">None</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00447" /><CodeLine lineNumber="447"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420afb78a782d068759a523da387da91d882">DivS1</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56">None</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00448" /><CodeLine lineNumber="448"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00449" /><CodeLine lineNumber="449"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;FCMP&#125;)</Highlight></CodeLine>
<Link id="l00450" /><CodeLine lineNumber="450"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7a410554c7d5aec017fb84e95b95ffff">UniS1</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcafa044f776f82a3c6275a148ad5fef896">UniInVcc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56">None</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00451" /><CodeLine lineNumber="451"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420afb78a782d068759a523da387da91d882">DivS1</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56">None</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00452" /><CodeLine lineNumber="452"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00453" /><CodeLine lineNumber="453"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;BRCOND&#125;)</Highlight></CodeLine>
<Link id="l00454" /><CodeLine lineNumber="454"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a7a410554c7d5aec017fb84e95b95ffff">UniS1</a>&#125;, &#123;&#123;&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca59eb781daac7d3a0694f5d4d6af0cd26">Sgpr32AExtBoolInReg</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00455" /><CodeLine lineNumber="455"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420afb78a782d068759a523da387da91d882">DivS1</a>&#125;, &#123;&#123;&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00456" /><CodeLine lineNumber="456"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00457" /><CodeLine lineNumber="457"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;BR&#125;).<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>&#125;, &#123;&#123;&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56">None</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00458" /><CodeLine lineNumber="458"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00459" /><CodeLine lineNumber="459"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;SELECT&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a3cb60658cac73d7fe29209ac74ec4e14">StandardB</a>)</Highlight></CodeLine>
<Link id="l00460" /><CodeLine lineNumber="460"><Highlight kind="normal">      .Div(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aa6f2e5339ef0a03a1aac1a2ded70ee88">B32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed25bff8fc6f6613575977db519d9a19">VgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed25bff8fc6f6613575977db519d9a19">VgprB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed25bff8fc6f6613575977db519d9a19">VgprB32</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00461" /><CodeLine lineNumber="461"><Highlight kind="normal">      .Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aa6f2e5339ef0a03a1aac1a2ded70ee88">B32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed59e0c4309b4b465702c47267f56c4a">SgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca59eb781daac7d3a0694f5d4d6af0cd26">Sgpr32AExtBoolInReg</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed59e0c4309b4b465702c47267f56c4a">SgprB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed59e0c4309b4b465702c47267f56c4a">SgprB32</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00462" /><CodeLine lineNumber="462"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00463" /><CodeLine lineNumber="463"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;ANYEXT&#125;).<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f">UniS32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a31b15cbedf64ec9894b8d52503e11de5">S16</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca152e43abebb05d1b0d8856d01c17e488">Sgpr16</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00464" /><CodeLine lineNumber="464"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00465" /><CodeLine lineNumber="465"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// In global-isel G&#95;TRUNC in-reg is treated as no-op, inst selected into COPY.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00466" /><CodeLine lineNumber="466"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// It is up to user to deal with truncated bits.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00467" /><CodeLine lineNumber="467"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;TRUNC&#125;)</Highlight></CodeLine>
<Link id="l00468" /><CodeLine lineNumber="468"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420add4a306f664c8209ecf726d99b5704fd">UniS16</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca152e43abebb05d1b0d8856d01c17e488">Sgpr16</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00469" /><CodeLine lineNumber="469"><Highlight kind="normal">      </Highlight><Highlight kind="comment">// This is non-trivial. VgprToVccCopy is done using compare instruction.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00470" /><CodeLine lineNumber="470"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420afb78a782d068759a523da387da91d882">DivS1</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9b162f0022f1653589cf67c3b072f9cb">DivS32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a725b926ea23c39c30c19e60233e8020b">VgprToVccCopy</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00471" /><CodeLine lineNumber="471"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00472" /><CodeLine lineNumber="472"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;ZEXT, G&#95;SEXT&#125;)</Highlight></CodeLine>
<Link id="l00473" /><CodeLine lineNumber="473"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f">UniS32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9fd6d43097151f643d4c212315e145a9">S1</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca59eb781daac7d3a0694f5d4d6af0cd26">Sgpr32AExtBoolInReg</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0afd81666d5ed77c2111bd783faa875198">UniExtToSel</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00474" /><CodeLine lineNumber="474"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4a917415d28aa004b6b5390d58c36401">UniS64</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcab14bb58a8b905c6b5194f17ccc9b4877">Sgpr64</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a3edacf17439555cbba7826bdba8dac44">Ext32To64</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00475" /><CodeLine lineNumber="475"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4403259502320119000750de688b1afb">DivS64</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca12ef34ac724150aac8ccb203eff11009">Vgpr64</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a3edacf17439555cbba7826bdba8dac44">Ext32To64</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00476" /><CodeLine lineNumber="476"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00477" /><CodeLine lineNumber="477"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> hasUnalignedLoads = ST-&gt;getGeneration() &gt;= <a href="/docs/api/classes/llvm/amdgpusubtarget/#a53c0ee4138bfbf9e0410a65e0eaa36e2a41fdc37fae4d310162da1fea46a8aca8">AMDGPUSubtarget::GFX12</a>;</Highlight></CodeLine>
<Link id="l00478" /><CodeLine lineNumber="478"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> hasSMRDSmall = ST-&gt;hasScalarSubwordLoads();</Highlight></CodeLine>
<Link id="l00479" /><CodeLine lineNumber="479"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00480" /><CodeLine lineNumber="480"><Highlight kind="normal">  Predicate isAlign16(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00481" /><CodeLine lineNumber="481"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (&#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin())-&gt;getAlign() &gt;= <a href="/docs/api/structs/llvm/align">Align</a>(16);</Highlight></CodeLine>
<Link id="l00482" /><CodeLine lineNumber="482"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00483" /><CodeLine lineNumber="483"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00484" /><CodeLine lineNumber="484"><Highlight kind="normal">  Predicate isAlign4(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00485" /><CodeLine lineNumber="485"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (&#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin())-&gt;getAlign() &gt;= <a href="/docs/api/structs/llvm/align">Align</a>(4);</Highlight></CodeLine>
<Link id="l00486" /><CodeLine lineNumber="486"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00487" /><CodeLine lineNumber="487"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00488" /><CodeLine lineNumber="488"><Highlight kind="normal">  Predicate isAtomicMMO(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00489" /><CodeLine lineNumber="489"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (&#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin())-&gt;isAtomic();</Highlight></CodeLine>
<Link id="l00490" /><CodeLine lineNumber="490"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00491" /><CodeLine lineNumber="491"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00492" /><CodeLine lineNumber="492"><Highlight kind="normal">  Predicate isUniMMO(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00493" /><CodeLine lineNumber="493"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/amdgpuinstrinfo/#aa510d94632f7a11fd571d2c2271fb2b5">AMDGPUInstrInfo::isUniformMMO</a>(&#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin());</Highlight></CodeLine>
<Link id="l00494" /><CodeLine lineNumber="494"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00495" /><CodeLine lineNumber="495"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00496" /><CodeLine lineNumber="496"><Highlight kind="normal">  Predicate isConst(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00497" /><CodeLine lineNumber="497"><Highlight kind="normal">    </Highlight><Highlight kind="comment">// Address space in MMO be different then address space on pointer.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00498" /><CodeLine lineNumber="498"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42;MMO = &#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin();</Highlight></CodeLine>
<Link id="l00499" /><CodeLine lineNumber="499"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> AS = MMO-&gt;<a href="/docs/api/classes/llvm/machinememoperand/#a3f583e2bb417139560bde043214d064a">getAddrSpace</a>();</Highlight></CodeLine>
<Link id="l00500" /><CodeLine lineNumber="500"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> AS == <a href="/docs/api/namespaces/llvm/amdgpuas/#a899ad5bfccfc22965a6714929a3dfae1aa6d3112da64eecbdbb50aacb5f8251e8">AMDGPUAS::CONSTANT&#95;ADDRESS</a> ||</Highlight></CodeLine>
<Link id="l00501" /><CodeLine lineNumber="501"><Highlight kind="normal">           AS == <a href="/docs/api/namespaces/llvm/amdgpuas/#a899ad5bfccfc22965a6714929a3dfae1a1caf1e287a5fe7250388d66ed72aa0c1">AMDGPUAS::CONSTANT&#95;ADDRESS&#95;32BIT</a>;</Highlight></CodeLine>
<Link id="l00502" /><CodeLine lineNumber="502"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00503" /><CodeLine lineNumber="503"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00504" /><CodeLine lineNumber="504"><Highlight kind="normal">  Predicate isVolatileMMO(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00505" /><CodeLine lineNumber="505"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (&#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin())-&gt;isVolatile();</Highlight></CodeLine>
<Link id="l00506" /><CodeLine lineNumber="506"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00507" /><CodeLine lineNumber="507"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00508" /><CodeLine lineNumber="508"><Highlight kind="normal">  Predicate isInvMMO(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00509" /><CodeLine lineNumber="509"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (&#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin())-&gt;isInvariant();</Highlight></CodeLine>
<Link id="l00510" /><CodeLine lineNumber="510"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00511" /><CodeLine lineNumber="511"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00512" /><CodeLine lineNumber="512"><Highlight kind="normal">  Predicate isNoClobberMMO(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00513" /><CodeLine lineNumber="513"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (&#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin())-&gt;getFlags() &amp; <a href="/docs/api/namespaces/llvm/#a615f4542f26ca7383f06e780996f8ef3">MONoClobber</a>;</Highlight></CodeLine>
<Link id="l00514" /><CodeLine lineNumber="514"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00515" /><CodeLine lineNumber="515"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00516" /><CodeLine lineNumber="516"><Highlight kind="normal">  Predicate isNaturalAlignedSmall(&#91;&#93;(</Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) -&gt; </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> &#123;</Highlight></CodeLine>
<Link id="l00517" /><CodeLine lineNumber="517"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42;MMO = &#42;<a href="/docs/api/files/lib/lib/codegen/lib/codegen/globalisel/irtranslator-cpp/#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands&#95;begin();</Highlight></CodeLine>
<Link id="l00518" /><CodeLine lineNumber="518"><Highlight kind="normal">    </Highlight><Highlight kind="keyword">const</Highlight><Highlight kind="normal"> </Highlight><Highlight kind="keywordtype">unsigned</Highlight><Highlight kind="normal"> MemSize = 8 &#42; MMO-&gt;<a href="/docs/api/classes/llvm/machinememoperand/#a0ffa31699dee0349f9b9ae1d3ccb21f1">getSize</a>().<a href="/docs/api/classes/llvm/locationsize/#a935a116f6c8690449f4eddd56a99504b">getValue</a>();</Highlight></CodeLine>
<Link id="l00519" /><CodeLine lineNumber="519"><Highlight kind="normal">    </Highlight><Highlight kind="keywordflow">return</Highlight><Highlight kind="normal"> (MemSize == 16 &amp;&amp; MMO-&gt;<a href="/docs/api/classes/llvm/machinememoperand/#abc15369ab4cc583332950b913e2ef1dd">getAlign</a>() &gt;= <a href="/docs/api/structs/llvm/align">Align</a>(2)) ||</Highlight></CodeLine>
<Link id="l00520" /><CodeLine lineNumber="520"><Highlight kind="normal">           (MemSize == 8 &amp;&amp; MMO-&gt;<a href="/docs/api/classes/llvm/machinememoperand/#abc15369ab4cc583332950b913e2ef1dd">getAlign</a>() &gt;= <a href="/docs/api/structs/llvm/align">Align</a>(1));</Highlight></CodeLine>
<Link id="l00521" /><CodeLine lineNumber="521"><Highlight kind="normal">  &#125;);</Highlight></CodeLine>
<Link id="l00522" /><CodeLine lineNumber="522"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00523" /><CodeLine lineNumber="523"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">auto</Highlight><Highlight kind="normal"> isUL = !isAtomicMMO &amp;&amp; isUniMMO &amp;&amp; (isConst || !isVolatileMMO) &amp;&amp;</Highlight></CodeLine>
<Link id="l00524" /><CodeLine lineNumber="524"><Highlight kind="normal">              (isConst || isInvMMO || isNoClobberMMO);</Highlight></CodeLine>
<Link id="l00525" /><CodeLine lineNumber="525"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00526" /><CodeLine lineNumber="526"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// clang-format off</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00527" /><CodeLine lineNumber="527"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;LOAD&#125;)</Highlight></CodeLine>
<Link id="l00528" /><CodeLine lineNumber="528"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9add2fdc05b41903b41ec3336a2fddd1">DivB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a2c1df13b184923afc2cb79b16c766f57">DivP1</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed25bff8fc6f6613575977db519d9a19">VgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00529" /><CodeLine lineNumber="529"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6e9d4a12a2dcf16f084720a1ef87941">UniB256</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a988754bd8189f1fe50f0c35fcd4fe89a">UniP1</a>&#125;, isAlign4 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca8a3118ddf3eeb3aa68d372298dd66e6b">SgprB256</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca74a3a93e203357fddc16a866f46af38b">SgprP1</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00530" /><CodeLine lineNumber="530"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3a4a82361555b80d3c6297236c83b7e2">UniB512</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a988754bd8189f1fe50f0c35fcd4fe89a">UniP1</a>&#125;, isAlign4 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4d3a75d0f42b09bb2a6aaa8e29bd7f35">SgprB512</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca74a3a93e203357fddc16a866f46af38b">SgprP1</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00531" /><CodeLine lineNumber="531"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6e9d4a12a2dcf16f084720a1ef87941">UniB256</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a988754bd8189f1fe50f0c35fcd4fe89a">UniP1</a>&#125;, !isAlign4 || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca696d170f169ad14b2536d2373ec41829">UniInVgprB256</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a43420bdf35c2ae2bf5a867752427a5dd">SplitLoad</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00532" /><CodeLine lineNumber="532"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3a4a82361555b80d3c6297236c83b7e2">UniB512</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a988754bd8189f1fe50f0c35fcd4fe89a">UniP1</a>&#125;, !isAlign4 || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4e7b2533f0aa894335ee546703e014bf">UniInVgprB512</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a43420bdf35c2ae2bf5a867752427a5dd">SplitLoad</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00533" /><CodeLine lineNumber="533"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00534" /><CodeLine lineNumber="534"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9add2fdc05b41903b41ec3336a2fddd1">DivB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae746790acf7e929808a4600690d1b58d">UniP3</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed25bff8fc6f6613575977db519d9a19">VgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcac042ac321dadb1b230afaadeb4816057">VgprP3</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00535" /><CodeLine lineNumber="535"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae746790acf7e929808a4600690d1b58d">UniP3</a>&#125;, isAlign4 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed59e0c4309b4b465702c47267f56c4a">SgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcadc2a6054a110a79fdc0ef91b50cf15f1">SgprP3</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00536" /><CodeLine lineNumber="536"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae746790acf7e929808a4600690d1b58d">UniP3</a>&#125;, !isAlign4 || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3d22e6dc456ca3e7eed8fb46ebc60fd0">UniInVgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcac042ac321dadb1b230afaadeb4816057">VgprP3</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00537" /><CodeLine lineNumber="537"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00538" /><CodeLine lineNumber="538"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420acd02fd0cdd6fbc43d3761d3bbcae7f7a">DivB256</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ac6b534a26350aaeb0d0217c420def52b">DivP4</a>&#125;&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaadd1145675e4849c6bb045cabb65bf9d">VgprB256</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae1f96ab0b266e8039e3d455732e08020">VgprP4</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a43420bdf35c2ae2bf5a867752427a5dd">SplitLoad</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00539" /><CodeLine lineNumber="539"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, isNaturalAlignedSmall &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed59e0c4309b4b465702c47267f56c4a">SgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce">SgprP4</a>&#125;&#125;&#125;, hasSMRDSmall) </Highlight><Highlight kind="comment">// i8 and i16 load</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00540" /><CodeLine lineNumber="540"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, isAlign4 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed59e0c4309b4b465702c47267f56c4a">SgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce">SgprP4</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00541" /><CodeLine lineNumber="541"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9bb212a131349c1db3f88ca6ee67434b">UniB96</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, isAlign16 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca7cb70457b9a7f2d4e550cd18490aec03">SgprB96</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce">SgprP4</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a25f529d266f0d999cd8a687aa220a2f4">WidenLoad</a>&#125;&#125;, !hasUnalignedLoads)</Highlight></CodeLine>
<Link id="l00542" /><CodeLine lineNumber="542"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9bb212a131349c1db3f88ca6ee67434b">UniB96</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, isAlign4 &amp;&amp; !isAlign16 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca7cb70457b9a7f2d4e550cd18490aec03">SgprB96</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce">SgprP4</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a43420bdf35c2ae2bf5a867752427a5dd">SplitLoad</a>&#125;&#125;, !hasUnalignedLoads)</Highlight></CodeLine>
<Link id="l00543" /><CodeLine lineNumber="543"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9bb212a131349c1db3f88ca6ee67434b">UniB96</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, isAlign4 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca7cb70457b9a7f2d4e550cd18490aec03">SgprB96</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce">SgprP4</a>&#125;&#125;&#125;, hasUnalignedLoads)</Highlight></CodeLine>
<Link id="l00544" /><CodeLine lineNumber="544"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6e9d4a12a2dcf16f084720a1ef87941">UniB256</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, isAlign4 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca8a3118ddf3eeb3aa68d372298dd66e6b">SgprB256</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce">SgprP4</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00545" /><CodeLine lineNumber="545"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3a4a82361555b80d3c6297236c83b7e2">UniB512</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, isAlign4 &amp;&amp; isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4d3a75d0f42b09bb2a6aaa8e29bd7f35">SgprB512</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95fe7cbc0903e9839f85044e0d1943ce">SgprP4</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00546" /><CodeLine lineNumber="546"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, !isNaturalAlignedSmall || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3d22e6dc456ca3e7eed8fb46ebc60fd0">UniInVgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae1f96ab0b266e8039e3d455732e08020">VgprP4</a>&#125;&#125;&#125;, hasSMRDSmall) </Highlight><Highlight kind="comment">// i8 and i16 load</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00547" /><CodeLine lineNumber="547"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, !isAlign4 || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3d22e6dc456ca3e7eed8fb46ebc60fd0">UniInVgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae1f96ab0b266e8039e3d455732e08020">VgprP4</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00548" /><CodeLine lineNumber="548"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420af6e9d4a12a2dcf16f084720a1ef87941">UniB256</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, !isAlign4 || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca696d170f169ad14b2536d2373ec41829">UniInVgprB256</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae1f96ab0b266e8039e3d455732e08020">VgprP4</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a43420bdf35c2ae2bf5a867752427a5dd">SplitLoad</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00549" /><CodeLine lineNumber="549"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a3a4a82361555b80d3c6297236c83b7e2">UniB512</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, !isAlign4 || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca4e7b2533f0aa894335ee546703e014bf">UniInVgprB512</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae1f96ab0b266e8039e3d455732e08020">VgprP4</a>&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ae9d530191589ddeb8892e3839cd65ad0a43420bdf35c2ae2bf5a867752427a5dd">SplitLoad</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00550" /><CodeLine lineNumber="550"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00551" /><CodeLine lineNumber="551"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a9add2fdc05b41903b41ec3336a2fddd1">DivB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a42cbb5784c00f3dd0212fc7bfeebbe90">P5</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaed25bff8fc6f6613575977db519d9a19">VgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca95600d5ac08bd4789e3aceb6e7939054">VgprP5</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00552" /><CodeLine lineNumber="552"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00553" /><CodeLine lineNumber="553"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;ZEXTLOAD&#125;) </Highlight><Highlight kind="comment">// i8 and i16 zero-extending loads</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00554" /><CodeLine lineNumber="554"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae746790acf7e929808a4600690d1b58d">UniP3</a>&#125;, !isAlign4 || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3d22e6dc456ca3e7eed8fb46ebc60fd0">UniInVgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcac042ac321dadb1b230afaadeb4816057">VgprP3</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00555" /><CodeLine lineNumber="555"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a4f7512b2db0c88a026ac6b312a2e20ef">UniB32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ae7d7ff3ebc4c6919fe11d44e42e2ffdd">UniP4</a>&#125;, !isAlign4 || !isUL&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3d22e6dc456ca3e7eed8fb46ebc60fd0">UniInVgprB32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcae1f96ab0b266e8039e3d455732e08020">VgprP4</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00556" /><CodeLine lineNumber="556"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// clang-format on</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00557" /><CodeLine lineNumber="557"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00558" /><CodeLine lineNumber="558"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;AMDGPU&#95;BUFFER&#95;LOAD&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262a571f015306694174addcb54842a15ac7">Vector</a>)</Highlight></CodeLine>
<Link id="l00559" /><CodeLine lineNumber="559"><Highlight kind="normal">      .Div(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab547a3c88483f9165fa181394d29953d">V4S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca17343bb745e934dcc1bcf450ff706ca5">VgprV4S32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca9da9b63817b975b16e2146f45e746227">SgprV4S32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;)</Highlight></CodeLine>
<Link id="l00560" /><CodeLine lineNumber="560"><Highlight kind="normal">      .Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab547a3c88483f9165fa181394d29953d">V4S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcab55475fbaf6c160e90a5029936664b6c">UniInVgprV4S32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca9da9b63817b975b16e2146f45e746227">SgprV4S32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00561" /><CodeLine lineNumber="561"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00562" /><CodeLine lineNumber="562"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;STORE&#125;)</Highlight></CodeLine>
<Link id="l00563" /><CodeLine lineNumber="563"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a16c3a14a4de3fbf61469a9c80a01a9ed">P1</a>&#125;, &#123;&#123;&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00564" /><CodeLine lineNumber="564"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a234298685e8cccf9a4436f3ed81f1c8f">S64</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a16c3a14a4de3fbf61469a9c80a01a9ed">P1</a>&#125;, &#123;&#123;&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca12ef34ac724150aac8ccb203eff11009">Vgpr64</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>&#125;&#125;&#125;)</Highlight></CodeLine>
<Link id="l00565" /><CodeLine lineNumber="565"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420ab547a3c88483f9165fa181394d29953d">V4S32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a16c3a14a4de3fbf61469a9c80a01a9ed">P1</a>&#125;, &#123;&#123;&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca17343bb745e934dcc1bcf450ff706ca5">VgprV4S32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00566" /><CodeLine lineNumber="566"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00567" /><CodeLine lineNumber="567"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;PTR&#95;ADD&#125;).<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a2c1df13b184923afc2cb79b16c766f57">DivP1</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca3dd150ca6fcb2e3465d27226d7053555">VgprP1</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca12ef34ac724150aac8ccb203eff11009">Vgpr64</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00568" /><CodeLine lineNumber="568"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00569" /><CodeLine lineNumber="569"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;ABS&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34">Standard</a>).Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a31b15cbedf64ec9894b8d52503e11de5">S16</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca0a3015745b751740a381cc5534bb2131">Sgpr32Trunc</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabb770ecb61a0f3d900d5f8dab5598664">Sgpr32SExt</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00570" /><CodeLine lineNumber="570"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00571" /><CodeLine lineNumber="571"><Highlight kind="normal">  </Highlight><Highlight kind="keywordtype">bool</Highlight><Highlight kind="normal"> hasSALUFloat = ST-&gt;hasSALUFloatInsts();</Highlight></CodeLine>
<Link id="l00572" /><CodeLine lineNumber="572"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00573" /><CodeLine lineNumber="573"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;FADD&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34">Standard</a>)</Highlight></CodeLine>
<Link id="l00574" /><CodeLine lineNumber="574"><Highlight kind="normal">      .Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;, hasSALUFloat)</Highlight></CodeLine>
<Link id="l00575" /><CodeLine lineNumber="575"><Highlight kind="normal">      .Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaa8af1c3a9b1b0e0a977ee3f1a32b5a22">UniInVgprS32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;, !hasSALUFloat)</Highlight></CodeLine>
<Link id="l00576" /><CodeLine lineNumber="576"><Highlight kind="normal">      .Div(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00577" /><CodeLine lineNumber="577"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00578" /><CodeLine lineNumber="578"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;FPTOUI&#125;)</Highlight></CodeLine>
<Link id="l00579" /><CodeLine lineNumber="579"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f">UniS32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;&#125;, hasSALUFloat)</Highlight></CodeLine>
<Link id="l00580" /><CodeLine lineNumber="580"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f">UniS32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaa8af1c3a9b1b0e0a977ee3f1a32b5a22">UniInVgprS32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;&#125;, !hasSALUFloat);</Highlight></CodeLine>
<Link id="l00581" /><CodeLine lineNumber="581"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00582" /><CodeLine lineNumber="582"><Highlight kind="normal">  addRulesForGOpcs(&#123;G&#95;UITOFP&#125;)</Highlight></CodeLine>
<Link id="l00583" /><CodeLine lineNumber="583"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f">UniS32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;&#125;, hasSALUFloat)</Highlight></CodeLine>
<Link id="l00584" /><CodeLine lineNumber="584"><Highlight kind="normal">      .<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a26f1c53b64b980b589c64fd9f61ec50f">UniS32</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaa8af1c3a9b1b0e0a977ee3f1a32b5a22">UniInVgprS32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca1b281c0f05b475aaae25ea8c7f4aea7b">Vgpr32</a>&#125;&#125;&#125;, !hasSALUFloat);</Highlight></CodeLine>
<Link id="l00585" /><CodeLine lineNumber="585"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00586" /><CodeLine lineNumber="586"><Highlight kind="normal">  </Highlight><Highlight kind="keyword">using namespace </Highlight><Highlight kind="normal"><a href="/docs/api/namespaces/llvm/intrinsic">Intrinsic</a>;</Highlight></CodeLine>
<Link id="l00587" /><CodeLine lineNumber="587"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00588" /><CodeLine lineNumber="588"><Highlight kind="normal">  </Highlight><Highlight kind="comment">// This is &quot;intrinsic lane mask&quot; it was set to i32/i64 in llvm-ir.</Highlight><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00589" /><CodeLine lineNumber="589"><Highlight kind="normal">  addRulesForIOpcs(&#123;amdgcn&#95;end&#95;cf&#125;).<a href="/docs/api/classes/llvm/any">Any</a>(&#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420aae917c4fa3b371b4952af2cefe97e856">&#95;</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>&#125;, &#123;&#123;&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcabcb5a7bc1ba76faa744b3d1c460fed56">None</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;&#125;);</Highlight></CodeLine>
<Link id="l00590" /><CodeLine lineNumber="590"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00591" /><CodeLine lineNumber="591"><Highlight kind="normal">  addRulesForIOpcs(&#123;amdgcn&#95;if&#95;break&#125;, <a href="/docs/api/namespaces/llvm/amdgpu/#ad91da66ed72fcfebb39312cb9dea2262abce3f99fab69ba4801804b8c28f73a34">Standard</a>)</Highlight></CodeLine>
<Link id="l00592" /><CodeLine lineNumber="592"><Highlight kind="normal">      .Uni(<a href="/docs/api/namespaces/llvm/amdgpu/#a76e181dec221dc54600e40d350953420a718b53a09511fefc3f83047f21a1d33c">S32</a>, &#123;&#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;, &#123;<a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca26badaa8162c42e49ab3d5999a65f580">IntrId</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dca6669439c12cd7ae7c8fed15359a81e18">Vcc</a>, <a href="/docs/api/namespaces/llvm/amdgpu/#a4554b8c1e903115f6d7c75b0cc8900dcaf5211bf8888c60fbe1b269d2c24f75f9">Sgpr32</a>&#125;&#125;);</Highlight></CodeLine>
<Link id="l00593" /><CodeLine lineNumber="593"><Highlight kind="normal"></Highlight></CodeLine>
<Link id="l00594" /><CodeLine lineNumber="594"><Highlight kind="normal">&#125; </Highlight><Highlight kind="comment">// end initialize rules</Highlight><Highlight kind="normal"></Highlight></CodeLine>

</ProgramListing>


</DoxygenPage>
