mach-mx5: fix the I2C clock parents

The clock from which the I2C timing is derived is the ipg_perclk
not ipg_clk.

I2C bus frequency was lower by a factor of ~8 due to the clock divider
calculation being based on 66.5MHz IPG clock while the bus actually
uses 8MHz ipg_perclk.

Kernel version: 3.0.0-rc2 branch 'imx-for-next' of
git://git.pengutronix.de/git/imx/linux-2.6

Signed-off-by: Lothar Wa√ümann <LW at KARO-electronics.de>
Signed-off-by: Sascha Hauer <s.hauer at pengutronix.de>
---
Index: linux-2.6.38.8/arch/arm/mach-mx5/clock-mx51-mx53.c
===================================================================
--- linux-2.6.38.8.orig/arch/arm/mach-mx5/clock-mx51-mx53.c	2012-03-20 11:02:14.000000000 +0100
+++ linux-2.6.38.8/arch/arm/mach-mx5/clock-mx51-mx53.c	2012-03-20 11:02:32.000000000 +0100
@@ -1198,9 +1198,9 @@
 
 /* I2C */
 DEFINE_CLOCK(i2c1_clk, 0, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG9_OFFSET,
-	NULL, NULL, &ipg_clk, NULL);
+	NULL, NULL, &ipg_perclk, NULL);
 DEFINE_CLOCK(i2c2_clk, 1, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG10_OFFSET,
-	NULL, NULL, &ipg_clk, NULL);
+	NULL, NULL, &ipg_perclk, NULL);
 DEFINE_CLOCK(hsi2c_clk, 0, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG11_OFFSET,
 	NULL, NULL, &ipg_clk, NULL);
 
