--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml NegativeEdgeTriggered_DFF.twx
NegativeEdgeTriggered_DFF.ncd -o NegativeEdgeTriggered_DFF.twr
NegativeEdgeTriggered_DFF.pcf -ucf NOR_DFF.ucf

Design file:              NegativeEdgeTriggered_DFF.ncd
Physical constraint file: NegativeEdgeTriggered_DFF.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLKin          |Q              |    8.693|
CLKin          |XLXN_42        |    6.601|
CLKin          |XLXN_43        |    7.926|
CLKin          |XLXN_46        |    8.688|
CLKin          |notQ           |   10.577|
Din            |Q              |    8.292|
Din            |XLXN_42        |    7.275|
Din            |XLXN_43        |    7.525|
Din            |XLXN_46        |    8.287|
Din            |notQ           |   10.176|
---------------+---------------+---------+


Analysis completed Tue Oct 16 10:33:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 195 MB



