// Seed: 691809899
module module_0 (
    input id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output tri id_4
);
  logic id_5;
  logic id_6;
  assign id_4[(1)-1'b0] = 1;
endmodule
