\subsection{rxiq.\+vhd}
\label{rxiq_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/rxiq.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/rxiq.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00002 \textcolor{keyword}{-- FILE:    rxiq.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION: describe}
00004 \textcolor{keyword}{-- DATE:    Feb 13, 2014}
00005 \textcolor{keyword}{-- AUTHOR(s):   Lime Microsystems}
00006 \textcolor{keyword}{-- REVISIONS:}
00007 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00008 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00009 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00010 \textcolor{vhdlkeyword}{use }ieee.numeric\_std.\textcolor{keywordflow}{all};
00011 
00012 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00013 \textcolor{keyword}{-- Entity declaration}
00014 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00015 \textcolor{keywordflow}{entity }rxiq \textcolor{keywordflow}{is}
00016    \textcolor{keywordflow}{generic}\textcolor{vhdlchar}{(} 
00017       \textcolor{vhdlchar}{dev_family}    \textcolor{vhdlchar}{:} \textcolor{comment}{string} \textcolor{vhdlchar}{:=} \textcolor{keyword}{"Cyclone IV E"};
00018       \textcolor{vhdlchar}{iq_width}      \textcolor{vhdlchar}{:} \textcolor{comment}{integer} \textcolor{vhdlchar}{:=} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{12}
00019    \textcolor{vhdlchar}{)};
00020    \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00021       \textcolor{vhdlchar}{clk}         \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00022       \textcolor{vhdlchar}{reset_n}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00023 \textcolor{keyword}{      --Mode settings}
00024       \textcolor{vhdlchar}{trxiqpulse}    \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{ -- trxiqpulse on: 1; trxiqpulse off: 0}
00025         \textcolor{vhdlchar}{ddr_en}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{ -- DDR: 1; SDR: 0}
00026         \textcolor{vhdlchar}{mimo_en}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{ -- MIMO: 1; SISO: 0}
00027         \textcolor{vhdlchar}{ch_en}           \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ --"01" - Ch. A, "10" - Ch. B, "11" - Ch. A and
       Ch. B.  }
00028         \textcolor{vhdlchar}{fidm}            \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{ -- External Frame ID mode. Frame start at fsync = 0, when 0. Frame
       start at fsync = 1, when 1.}
00029 \textcolor{keyword}{      --Rx interface data }
00030       \textcolor{vhdlchar}{DIQ_h}         \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00031         \textcolor{vhdlchar}{DIQ_l}          \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00032 \textcolor{keyword}{      --fifo ports }
00033       \textcolor{vhdlchar}{fifo_wfull}  \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00034       \textcolor{vhdlchar}{fifo_wrreq}  \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};
00035       \textcolor{vhdlchar}{fifo_wdata}  \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{*}\textcolor{vhdllogic}{4-1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}        
00036         \textcolor{vhdlchar}{)};
00037 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{rxiq};
00038 
00039 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00040 \textcolor{keyword}{-- Architecture}
00041 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00042 \textcolor{keywordflow}{architecture} arch \textcolor{keywordflow}{of} rxiq is
00043 \textcolor{keyword}{--declare signals,  components here}
00044 
00045 \textcolor{keyword}{--inst0 signals}
00046 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_fifo_wrreq} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00047 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_fifo_wdata} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{*}\textcolor{vhdllogic}{4-1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00048 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst0_reset_n}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00049 
00050 \textcolor{keyword}{--inst1 signals}
00051 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst1_fifo_wrreq} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00052 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst1_fifo_wdata} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{*}\textcolor{vhdllogic}{4-1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00053 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{inst1_reset_n}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00054 
00055 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mux_fifo_wrreq}   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00056 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{mux_fifo_wdata}   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{*}\textcolor{vhdllogic}{4-1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00057 
00058 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{fifo_wrreq_reg}   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00059 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{fifo_wdata_reg}   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{iq_width}\textcolor{vhdlchar}{*}\textcolor{vhdllogic}{4-1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00060   
00061 \textcolor{vhdlkeyword}{begin}
00062  
00063  
00064 \textcolor{keyword}{ -- ----------------------------------------------------------------------------}
00065 \textcolor{keyword}{-- Synchronous resets for instances}
00066 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00067 inst0\_reset\_proc : \textcolor{keywordflow}{process}(reset_n, clk)
00068 \textcolor{vhdlkeyword}{begin}
00069    \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00070       inst0\_reset\_n <= '0';
00071    \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00072       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{mimo_en} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00073          inst0\_reset\_n <= '1';
00074       \textcolor{keywordflow}{else} 
00075          inst0\_reset\_n <= '0';
00076       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00077    \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00078 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00079 
00080 inst1\_reset\_proc : \textcolor{keywordflow}{process}(reset_n, clk)
00081 \textcolor{vhdlkeyword}{begin}
00082    \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00083       inst1\_reset\_n <= '0';
00084    \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00085       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{mimo_en} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00086          inst1\_reset\_n <= '1';
00087       \textcolor{keywordflow}{else} 
00088          inst1\_reset\_n <= '0';
00089       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00090    \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00091 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00092  
00093  
00094  inst0\_rxiq\_siso : \textcolor{keywordflow}{entity} work.rxiq_siso
00095    \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map} (
00096       iq_width    => \textcolor{vhdllogic}{12}
00097    \textcolor{vhdlchar}{)}
00098    \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00099       clk         => clk,
00100       reset_n     => inst0_reset_n,
00101       ddr_en       => ddr_en,
00102       fidm         => fidm,
00103       DIQ_h         => DIQ_h,
00104         DIQ_l          => DIQ_l,
00105       fifo_wfull  => fifo_wfull,
00106       fifo_wrreq  => inst0_fifo_wrreq,
00107       fifo_wdata  => inst0_fifo_wdata
00108         \textcolor{vhdlchar}{)};
00109         
00110  inst1\_rxiq\_mimo : \textcolor{keywordflow}{entity} work.rxiq_mimo
00111    \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map} (
00112       iq_width    => \textcolor{vhdllogic}{12}
00113    \textcolor{vhdlchar}{)}
00114    \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00115       clk         => clk,
00116       reset_n     => inst1_reset_n,
00117         trxiqpulse  => trxiqpulse,
00118       ch_en        => ch_en,
00119       fidm         => fidm,
00120       DIQ_h         => DIQ_h,
00121         DIQ_l          => DIQ_l,
00122       fifo_wfull  => fifo_wfull,
00123       fifo_wrreq  => inst1_fifo_wrreq,
00124       fifo_wdata  => inst1_fifo_wdata
00125         \textcolor{vhdlchar}{)};  
00126       
00127 \textcolor{keyword}{ --output mux}
00128 \textcolor{vhdlchar}{mux_fifo_wrreq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{inst0_fifo_wrreq} \textcolor{keywordflow}{when} \textcolor{vhdlchar}{mimo_en}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{else} \textcolor{vhdlchar}{inst1_fifo_wrreq};
00129 \textcolor{vhdlchar}{mux_fifo_wdata} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{inst0_fifo_wdata} \textcolor{keywordflow}{when} \textcolor{vhdlchar}{mimo_en}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{else} \textcolor{vhdlchar}{inst1_fifo_wdata};
00130 
00131 \textcolor{keyword}{--output register}
00132 \textcolor{keywordflow}{process} (reset_n, clk)
00133 \textcolor{vhdlkeyword}{begin }
00134    \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00135       \textcolor{vhdlchar}{fifo_wdata_reg} \textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00136       \textcolor{vhdlchar}{fifo_wrreq_reg} \textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00137    \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00138       \textcolor{vhdlchar}{fifo_wdata_reg} \textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{mux_fifo_wdata};
00139       \textcolor{vhdlchar}{fifo_wrreq_reg} \textcolor{vhdlchar}{<=}\textcolor{vhdlchar}{mux_fifo_wrreq};
00140    \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00141 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00142 
00143 \textcolor{vhdlchar}{fifo_wdata} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{fifo_wdata_reg};
00144 \textcolor{vhdlchar}{fifo_wrreq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{fifo_wrreq_reg} \textcolor{keywordflow}{AND} \textcolor{keywordflow}{NOT} \textcolor{vhdlchar}{fifo_wfull};
00145 
00146 
00147 
00148 
00149   
00150 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{arch};   
00151 
00152 
00153 
00154 
00155 
00156 
\end{DoxyCode}
