var g_data = {"name":"./include/data_transfer_if.vh","src":"`ifndef DATA_TRANSFER_IF\n`define DATA_TRANSFER_IF\n`include \"data_transfer_if.vh\"\n`include \"dram_command_if.vh\"\n\ninterface data_transfer_if ();\n    import dram_pack::*;\n\n    parameter WORD_W = 32;\n\n    logic wr_en, rd_en, clear;\n    logic edge_flag;\n    logic [WORD_W - 1: 0] memstore, memload;\n    logic [2:0] COL_choice;\n    wire [WORD_W - 1 :0] DQ;\n    wire DQS_t, DQS_c, DM_n;\n    \n\n    modport data_trans (\n        input wr_en, rd_en, clear, memstore, COL_choice,\n        inout DQ, DQS_t, DQS_c, DM_n,\n        output memload, edge_flag\n    );\n\nendinterface\n\n`endif","lang":"verilog"};
processSrcData(g_data);