+dvt_init+dvt
+dvt_ext_unmap_all
+define+ASSERTIONS_EN
+dvt_ext_map+SystemVerilog_2012+.vp+.vs+.vsh+.v95+.v95p+.sv+.svh+.svp+.svi+.sva+.v+.vh

-uvm
example/design/dut_toplevel/rtl/sv/dut_params_pkg.svh

//-----------------------------------------------------------------------------
// RTL top-level
//-----------------------------------------------------------------------------
example/design/dut_toplevel/rtl/sv/dut_toplevel.sv
example/design/dut_arbiter/rtl/sv/dut_arbiter.sv
example/design/dut_fifo/rtl/sv/dut_fifo.sv
example/design/dut_input_channel_control/rtl/sv/dut_input_channel_control.sv
example/design/dut_output_control/rtl/sv/dut_output_control.sv
example/design/dut_processing_control/rtl/sv/dut_processing_control.sv
example/design/dut_math_wrapper/rtl/sv/dut_multiplier_9x9_comb.sv
example/design/dut_math_wrapper/rtl/sv/dut_multiplier_18x18_comb.sv
example/design/dut_math_wrapper/rtl/sv/dut_math_wrapper.sv

//-----------------------------------------------------------------------------
// interface property modules
//-----------------------------------------------------------------------------
example/design/dut_toplevel/prop/sv/dut_toplevel_interface_properties.sv
example/formal/common/valid_ready_interface_properties.sv
example/formal/common/req_ack_interface_properties.sv
example/design/dut_input_channel_control/prop/sv/dut_input_channel_control_properties.sv
example/design/dut_output_control/prop/sv/dut_output_control_properties.sv


//-----------------------------------------------------------------------------
// interface property bindings
//-----------------------------------------------------------------------------
example/design/dut_toplevel/prop/sv/dut_toplevel_interface_properties__bind__dut_toplevel.sv
example/design/dut_input_channel_control/prop/sv/dut_input_channel_control_properties__bind__dut_input_channel_control.sv
example/design/dut_output_control/prop/sv/dut_output_control_properties__bind__dut_output_control_properties.sv

//-----------------------------------------------------------------------------
// Testbench
//-----------------------------------------------------------------------------
// Common
+incdir+example/verification/common/example_ivc
example/verification/common/example_ivc/example_ivc_pkg.svh
// IVCs
+incdir+example/verification/ivc/req_ack_ivc
example/verification/ivc/req_ack_ivc/req_ack_ivc_inf.sv
example/verification/ivc/req_ack_ivc/req_ack_ivc_pkg.svh
+incdir+example/verification/ivc/valid_ready_ivc
example/verification/ivc/valid_ready_ivc/valid_ready_ivc_inf.sv
example/verification/ivc/valid_ready_ivc/valid_ready_ivc_pkg.svh
// MVCs
+incdir+example/verification/mvc/dut_mvc
example/verification/mvc/dut_mvc/dut_mvc_pkg.svh
// Stim
+incdir+example/verification/model/dut_tb/stim
example/verification/model/dut_tb/stim/dut_tb_stim_pkg.svh
// UVM Environment
+incdir+example/verification/model/dut_tb/env
example/verification/model/dut_tb/env/dut_tb_env_pkg.svh
// Tests library
+incdir+example/verification/model/dut_tb/tests
example/verification/model/dut_tb/tests/dut_test_base_pkg.svh
// Testbench top
example/verification/model/dut_tb/tb/dut_tb_top.sv

-top dut_tb_top