{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448948374106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448948374107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 00:39:33 2015 " "Processing started: Tue Dec 01 00:39:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448948374107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448948374107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448948374107 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pikachuRam.qip " "Tcl Script File pikachuRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pikachuRam.qip " "set_global_assignment -name QIP_FILE pikachuRam.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1448948374248 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1448948374248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448948375272 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(547) " "Verilog HDL information at FinalProject.v(547): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 547 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(3893) " "Verilog HDL information at FinalProject.v(3893): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3893 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 12 12 " "Found 12 design units, including 12 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlpath " "Found entity 2: controlpath" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "4 animation_frame " "Found entity 4: animation_frame" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3655 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifteen_hz_counter " "Found entity 5: fifteen_hz_counter" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3680 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_hz_clock " "Found entity 6: sixty_hz_clock" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "7 choose_y " "Found entity 7: choose_y" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "8 choose_x " "Found entity 8: choose_x" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "9 choose_c " "Found entity 9: choose_c" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder_y " "Found entity 10: adder_y" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3863 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "11 adder_x " "Found entity 11: adder_x" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""} { "Info" "ISGN_ENTITY_NAME" "12 white_out " "Found entity 12: white_out" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3882 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pikachu3021x3.v 1 1 " "Found 1 design units, including 1 entities, in source file pikachu3021x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 pikachu3021x3 " "Found entity 1: pikachu3021x3" {  } { { "pikachu3021x3.v" "" { Text "W:/FinalProject/pikachu3021x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384776 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/counter_x_y.v " "Can't analyze file -- file output_files/counter_x_y.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1448948384780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawPikachu.v(47) " "Verilog HDL information at drawPikachu.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawPikachu.v" "" { Text "W:/FinalProject/drawPikachu.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawPikachu.v(82) " "Verilog HDL information at drawPikachu.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawPikachu.v" "" { Text "W:/FinalProject/drawPikachu.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawpikachu.v 3 3 " "Found 3 design units, including 3 entities, in source file drawpikachu.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawPikachu " "Found entity 1: drawPikachu" {  } { { "drawPikachu.v" "" { Text "W:/FinalProject/drawPikachu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384784 ""} { "Info" "ISGN_ENTITY_NAME" "2 pika_counter_x_y " "Found entity 2: pika_counter_x_y" {  } { { "drawPikachu.v" "" { Text "W:/FinalProject/drawPikachu.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384784 ""} { "Info" "ISGN_ENTITY_NAME" "3 pika_address_counter " "Found entity 3: pika_address_counter" {  } { { "drawPikachu.v" "" { Text "W:/FinalProject/drawPikachu.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384784 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawHP.v(56) " "Verilog HDL information at drawHP.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "drawHP.v" "" { Text "W:/FinalProject/drawHP.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384789 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawHP.v(91) " "Verilog HDL information at drawHP.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "drawHP.v" "" { Text "W:/FinalProject/drawHP.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawhp.v 3 3 " "Found 3 design units, including 3 entities, in source file drawhp.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawHP " "Found entity 1: drawHP" {  } { { "drawHP.v" "" { Text "W:/FinalProject/drawHP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384790 ""} { "Info" "ISGN_ENTITY_NAME" "2 HP_counter_x_y " "Found entity 2: HP_counter_x_y" {  } { { "drawHP.v" "" { Text "W:/FinalProject/drawHP.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384790 ""} { "Info" "ISGN_ENTITY_NAME" "3 HP_address_counter " "Found entity 3: HP_address_counter" {  } { { "drawHP.v" "" { Text "W:/FinalProject/drawHP.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quick_attack.v 4 4 " "Found 4 design units, including 4 entities, in source file quick_attack.v" { { "Info" "ISGN_ENTITY_NAME" "1 quick_attack " "Found entity 1: quick_attack" {  } { { "quick_attack.v" "" { Text "W:/FinalProject/quick_attack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384796 ""} { "Info" "ISGN_ENTITY_NAME" "2 done_quick_attack_counter " "Found entity 2: done_quick_attack_counter" {  } { { "quick_attack.v" "" { Text "W:/FinalProject/quick_attack.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384796 ""} { "Info" "ISGN_ENTITY_NAME" "3 pika_quick_attack_control " "Found entity 3: pika_quick_attack_control" {  } { { "quick_attack.v" "" { Text "W:/FinalProject/quick_attack.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384796 ""} { "Info" "ISGN_ENTITY_NAME" "4 pika_quick_attack " "Found entity 4: pika_quick_attack" {  } { { "quick_attack.v" "" { Text "W:/FinalProject/quick_attack.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384796 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawMeowth.v(47) " "Verilog HDL information at drawMeowth.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawMeowth.v" "" { Text "W:/FinalProject/drawMeowth.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384802 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawMeowth.v(82) " "Verilog HDL information at drawMeowth.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawMeowth.v" "" { Text "W:/FinalProject/drawMeowth.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawmeowth.v 3 3 " "Found 3 design units, including 3 entities, in source file drawmeowth.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawMeowth " "Found entity 1: drawMeowth" {  } { { "drawMeowth.v" "" { Text "W:/FinalProject/drawMeowth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384803 ""} { "Info" "ISGN_ENTITY_NAME" "2 meowth_counter_x_y " "Found entity 2: meowth_counter_x_y" {  } { { "drawMeowth.v" "" { Text "W:/FinalProject/drawMeowth.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384803 ""} { "Info" "ISGN_ENTITY_NAME" "3 meowth_address_counter " "Found entity 3: meowth_address_counter" {  } { { "drawMeowth.v" "" { Text "W:/FinalProject/drawMeowth.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawTrainer.v(47) " "Verilog HDL information at drawTrainer.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawTrainer.v" "" { Text "W:/FinalProject/drawTrainer.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384808 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawTrainer.v(82) " "Verilog HDL information at drawTrainer.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawTrainer.v" "" { Text "W:/FinalProject/drawTrainer.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawtrainer.v 3 3 " "Found 3 design units, including 3 entities, in source file drawtrainer.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawTrainer " "Found entity 1: drawTrainer" {  } { { "drawTrainer.v" "" { Text "W:/FinalProject/drawTrainer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384809 ""} { "Info" "ISGN_ENTITY_NAME" "2 trainer_counter_x_y " "Found entity 2: trainer_counter_x_y" {  } { { "drawTrainer.v" "" { Text "W:/FinalProject/drawTrainer.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384809 ""} { "Info" "ISGN_ENTITY_NAME" "3 trainer_address_counter " "Found entity 3: trainer_address_counter" {  } { { "drawTrainer.v" "" { Text "W:/FinalProject/drawTrainer.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teamrocket4970x3.v 1 1 " "Found 1 design units, including 1 entities, in source file teamrocket4970x3.v" { { "Info" "ISGN_ENTITY_NAME" "1 teamrocket4970x3 " "Found entity 1: teamrocket4970x3" {  } { { "teamrocket4970x3.v" "" { Text "W:/FinalProject/teamrocket4970x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384813 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "damage.v " "Can't analyze file -- file damage.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1448948384816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meowth_attack.v 3 3 " "Found 3 design units, including 3 entities, in source file meowth_attack.v" { { "Info" "ISGN_ENTITY_NAME" "1 meowth_attack " "Found entity 1: meowth_attack" {  } { { "meowth_attack.v" "" { Text "W:/FinalProject/meowth_attack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384820 ""} { "Info" "ISGN_ENTITY_NAME" "2 meowth_quick_attack_control " "Found entity 2: meowth_quick_attack_control" {  } { { "meowth_attack.v" "" { Text "W:/FinalProject/meowth_attack.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384820 ""} { "Info" "ISGN_ENTITY_NAME" "3 meowth_quick_attack " "Found entity 3: meowth_quick_attack" {  } { { "meowth_attack.v" "" { Text "W:/FinalProject/meowth_attack.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384820 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "damage_meowth.v(75) " "Verilog HDL information at damage_meowth.v(75): always construct contains both blocking and non-blocking assignments" {  } { { "damage_meowth.v" "" { Text "W:/FinalProject/damage_meowth.v" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948384825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "damage_meowth.v 2 2 " "Found 2 design units, including 2 entities, in source file damage_meowth.v" { { "Info" "ISGN_ENTITY_NAME" "1 damage_meowth " "Found entity 1: damage_meowth" {  } { { "damage_meowth.v" "" { Text "W:/FinalProject/damage_meowth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384826 ""} { "Info" "ISGN_ENTITY_NAME" "2 decrement_control_m " "Found entity 2: decrement_control_m" {  } { { "damage_meowth.v" "" { Text "W:/FinalProject/damage_meowth.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thunderbolt.v 5 5 " "Found 5 design units, including 5 entities, in source file thunderbolt.v" { { "Info" "ISGN_ENTITY_NAME" "1 thunderbolt " "Found entity 1: thunderbolt" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384830 ""} { "Info" "ISGN_ENTITY_NAME" "2 done_tb_counter " "Found entity 2: done_tb_counter" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384830 ""} { "Info" "ISGN_ENTITY_NAME" "3 tb_chooser_x " "Found entity 3: tb_chooser_x" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384830 ""} { "Info" "ISGN_ENTITY_NAME" "4 tb_chooser_y " "Found entity 4: tb_chooser_y" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 178 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384830 ""} { "Info" "ISGN_ENTITY_NAME" "5 tb_chooser_colour " "Found entity 5: tb_chooser_colour" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "volt_tackle.v 5 5 " "Found 5 design units, including 5 entities, in source file volt_tackle.v" { { "Info" "ISGN_ENTITY_NAME" "1 volt_tackle " "Found entity 1: volt_tackle" {  } { { "volt_tackle.v" "" { Text "W:/FinalProject/volt_tackle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384837 ""} { "Info" "ISGN_ENTITY_NAME" "2 vt_chooser_x " "Found entity 2: vt_chooser_x" {  } { { "volt_tackle.v" "" { Text "W:/FinalProject/volt_tackle.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384837 ""} { "Info" "ISGN_ENTITY_NAME" "3 vt_chooser_y " "Found entity 3: vt_chooser_y" {  } { { "volt_tackle.v" "" { Text "W:/FinalProject/volt_tackle.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384837 ""} { "Info" "ISGN_ENTITY_NAME" "4 vt_chooser_colour " "Found entity 4: vt_chooser_colour" {  } { { "volt_tackle.v" "" { Text "W:/FinalProject/volt_tackle.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384837 ""} { "Info" "ISGN_ENTITY_NAME" "5 done_vt_counter " "Found entity 5: done_vt_counter" {  } { { "volt_tackle.v" "" { Text "W:/FinalProject/volt_tackle.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948384837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948384837 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done_decrement_p FinalProject.v(169) " "Verilog HDL Implicit Net warning at FinalProject.v(169): created implicit net for \"done_decrement_p\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 169 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948384837 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1448948385843 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "W:/FinalProject/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948385872 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948385872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "FinalProject.v" "VGA" { Text "W:/FinalProject/FinalProject.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385873 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "W:/FinalProject/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948385892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948385892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "W:/FinalProject/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "W:/FinalProject/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "W:/FinalProject/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948385943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE white.mif " "Parameter \"INIT_FILE\" = \"white.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948385946 ""}  } { { "vga_adapter.v" "" { Text "W:/FinalProject/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948385946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g8m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g8m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g8m1 " "Found entity 1: altsyncram_g8m1" {  } { { "db/altsyncram_g8m1.tdf" "" { Text "W:/FinalProject/db/altsyncram_g8m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948386005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g8m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_g8m1:auto_generated " "Elaborating entity \"altsyncram_g8m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_g8m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "W:/FinalProject/db/decode_nma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948386092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_g8m1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_g8m1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_g8m1.tdf" "decode2" { Text "W:/FinalProject/db/altsyncram_g8m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "W:/FinalProject/db/decode_g2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948386150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_g8m1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_g8m1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_g8m1.tdf" "rden_decode_b" { Text "W:/FinalProject/db/altsyncram_g8m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "W:/FinalProject/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948386213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_g8m1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_g8m1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_g8m1.tdf" "mux3" { Text "W:/FinalProject/db/altsyncram_g8m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386214 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "W:/FinalProject/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948386235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "W:/FinalProject/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "W:/FinalProject/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "W:/FinalProject/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948386278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386280 ""}  } { { "vga_pll.v" "" { Text "W:/FinalProject/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948386280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "W:/FinalProject/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948386336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "W:/FinalProject/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386359 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948386359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "W:/FinalProject/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpath controlpath:control " "Elaborating entity \"controlpath\" for hierarchy \"controlpath:control\"" {  } { { "FinalProject.v" "control" { Text "W:/FinalProject/FinalProject.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(957) " "Verilog HDL assignment warning at FinalProject.v(957): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(958) " "Verilog HDL assignment warning at FinalProject.v(958): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(959) " "Verilog HDL assignment warning at FinalProject.v(959): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1000) " "Verilog HDL assignment warning at FinalProject.v(1000): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1001) " "Verilog HDL assignment warning at FinalProject.v(1001): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1002) " "Verilog HDL assignment warning at FinalProject.v(1002): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1044) " "Verilog HDL assignment warning at FinalProject.v(1044): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1045) " "Verilog HDL assignment warning at FinalProject.v(1045): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1046) " "Verilog HDL assignment warning at FinalProject.v(1046): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1087) " "Verilog HDL assignment warning at FinalProject.v(1087): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1088) " "Verilog HDL assignment warning at FinalProject.v(1088): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1089) " "Verilog HDL assignment warning at FinalProject.v(1089): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1130) " "Verilog HDL assignment warning at FinalProject.v(1130): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386373 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1131) " "Verilog HDL assignment warning at FinalProject.v(1131): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1132) " "Verilog HDL assignment warning at FinalProject.v(1132): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1173) " "Verilog HDL assignment warning at FinalProject.v(1173): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1174) " "Verilog HDL assignment warning at FinalProject.v(1174): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1175) " "Verilog HDL assignment warning at FinalProject.v(1175): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1216) " "Verilog HDL assignment warning at FinalProject.v(1216): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1217) " "Verilog HDL assignment warning at FinalProject.v(1217): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1218) " "Verilog HDL assignment warning at FinalProject.v(1218): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1259) " "Verilog HDL assignment warning at FinalProject.v(1259): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386374 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1260) " "Verilog HDL assignment warning at FinalProject.v(1260): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1261) " "Verilog HDL assignment warning at FinalProject.v(1261): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1302) " "Verilog HDL assignment warning at FinalProject.v(1302): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1303) " "Verilog HDL assignment warning at FinalProject.v(1303): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1304) " "Verilog HDL assignment warning at FinalProject.v(1304): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1345) " "Verilog HDL assignment warning at FinalProject.v(1345): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1346) " "Verilog HDL assignment warning at FinalProject.v(1346): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1347) " "Verilog HDL assignment warning at FinalProject.v(1347): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1388) " "Verilog HDL assignment warning at FinalProject.v(1388): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1389) " "Verilog HDL assignment warning at FinalProject.v(1389): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1390) " "Verilog HDL assignment warning at FinalProject.v(1390): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1432) " "Verilog HDL assignment warning at FinalProject.v(1432): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1433) " "Verilog HDL assignment warning at FinalProject.v(1433): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1434) " "Verilog HDL assignment warning at FinalProject.v(1434): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1475) " "Verilog HDL assignment warning at FinalProject.v(1475): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1476) " "Verilog HDL assignment warning at FinalProject.v(1476): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1477) " "Verilog HDL assignment warning at FinalProject.v(1477): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386375 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1518) " "Verilog HDL assignment warning at FinalProject.v(1518): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1519) " "Verilog HDL assignment warning at FinalProject.v(1519): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1520) " "Verilog HDL assignment warning at FinalProject.v(1520): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1561) " "Verilog HDL assignment warning at FinalProject.v(1561): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1562) " "Verilog HDL assignment warning at FinalProject.v(1562): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1563) " "Verilog HDL assignment warning at FinalProject.v(1563): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1605) " "Verilog HDL assignment warning at FinalProject.v(1605): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1606) " "Verilog HDL assignment warning at FinalProject.v(1606): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1607) " "Verilog HDL assignment warning at FinalProject.v(1607): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1641) " "Verilog HDL assignment warning at FinalProject.v(1641): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386376 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1642) " "Verilog HDL assignment warning at FinalProject.v(1642): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1643) " "Verilog HDL assignment warning at FinalProject.v(1643): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1684) " "Verilog HDL assignment warning at FinalProject.v(1684): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1685) " "Verilog HDL assignment warning at FinalProject.v(1685): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1686) " "Verilog HDL assignment warning at FinalProject.v(1686): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1727) " "Verilog HDL assignment warning at FinalProject.v(1727): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1728) " "Verilog HDL assignment warning at FinalProject.v(1728): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1729) " "Verilog HDL assignment warning at FinalProject.v(1729): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1771) " "Verilog HDL assignment warning at FinalProject.v(1771): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1772) " "Verilog HDL assignment warning at FinalProject.v(1772): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1773) " "Verilog HDL assignment warning at FinalProject.v(1773): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1815) " "Verilog HDL assignment warning at FinalProject.v(1815): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1816) " "Verilog HDL assignment warning at FinalProject.v(1816): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1817) " "Verilog HDL assignment warning at FinalProject.v(1817): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1858) " "Verilog HDL assignment warning at FinalProject.v(1858): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1859) " "Verilog HDL assignment warning at FinalProject.v(1859): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386377 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1860) " "Verilog HDL assignment warning at FinalProject.v(1860): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1901) " "Verilog HDL assignment warning at FinalProject.v(1901): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1902) " "Verilog HDL assignment warning at FinalProject.v(1902): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1903) " "Verilog HDL assignment warning at FinalProject.v(1903): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1944) " "Verilog HDL assignment warning at FinalProject.v(1944): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1945) " "Verilog HDL assignment warning at FinalProject.v(1945): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1946) " "Verilog HDL assignment warning at FinalProject.v(1946): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1988) " "Verilog HDL assignment warning at FinalProject.v(1988): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1989) " "Verilog HDL assignment warning at FinalProject.v(1989): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(1990) " "Verilog HDL assignment warning at FinalProject.v(1990): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 1990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2031) " "Verilog HDL assignment warning at FinalProject.v(2031): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2032) " "Verilog HDL assignment warning at FinalProject.v(2032): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2033) " "Verilog HDL assignment warning at FinalProject.v(2033): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2074) " "Verilog HDL assignment warning at FinalProject.v(2074): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2075) " "Verilog HDL assignment warning at FinalProject.v(2075): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386378 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2076) " "Verilog HDL assignment warning at FinalProject.v(2076): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2117) " "Verilog HDL assignment warning at FinalProject.v(2117): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2118) " "Verilog HDL assignment warning at FinalProject.v(2118): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2119) " "Verilog HDL assignment warning at FinalProject.v(2119): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2161) " "Verilog HDL assignment warning at FinalProject.v(2161): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2162) " "Verilog HDL assignment warning at FinalProject.v(2162): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2163) " "Verilog HDL assignment warning at FinalProject.v(2163): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2204) " "Verilog HDL assignment warning at FinalProject.v(2204): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2205) " "Verilog HDL assignment warning at FinalProject.v(2205): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2206) " "Verilog HDL assignment warning at FinalProject.v(2206): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2247) " "Verilog HDL assignment warning at FinalProject.v(2247): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2248) " "Verilog HDL assignment warning at FinalProject.v(2248): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386379 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2249) " "Verilog HDL assignment warning at FinalProject.v(2249): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2290) " "Verilog HDL assignment warning at FinalProject.v(2290): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2291) " "Verilog HDL assignment warning at FinalProject.v(2291): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2292) " "Verilog HDL assignment warning at FinalProject.v(2292): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2333) " "Verilog HDL assignment warning at FinalProject.v(2333): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2334) " "Verilog HDL assignment warning at FinalProject.v(2334): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2335) " "Verilog HDL assignment warning at FinalProject.v(2335): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2376) " "Verilog HDL assignment warning at FinalProject.v(2376): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2377) " "Verilog HDL assignment warning at FinalProject.v(2377): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2378) " "Verilog HDL assignment warning at FinalProject.v(2378): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2419) " "Verilog HDL assignment warning at FinalProject.v(2419): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2420) " "Verilog HDL assignment warning at FinalProject.v(2420): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2421) " "Verilog HDL assignment warning at FinalProject.v(2421): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2462) " "Verilog HDL assignment warning at FinalProject.v(2462): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2463) " "Verilog HDL assignment warning at FinalProject.v(2463): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2464) " "Verilog HDL assignment warning at FinalProject.v(2464): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386380 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2505) " "Verilog HDL assignment warning at FinalProject.v(2505): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2506) " "Verilog HDL assignment warning at FinalProject.v(2506): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2507) " "Verilog HDL assignment warning at FinalProject.v(2507): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2548) " "Verilog HDL assignment warning at FinalProject.v(2548): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2549) " "Verilog HDL assignment warning at FinalProject.v(2549): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2550) " "Verilog HDL assignment warning at FinalProject.v(2550): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2591) " "Verilog HDL assignment warning at FinalProject.v(2591): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2592) " "Verilog HDL assignment warning at FinalProject.v(2592): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2593) " "Verilog HDL assignment warning at FinalProject.v(2593): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386381 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2635) " "Verilog HDL assignment warning at FinalProject.v(2635): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2636) " "Verilog HDL assignment warning at FinalProject.v(2636): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2637) " "Verilog HDL assignment warning at FinalProject.v(2637): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2678) " "Verilog HDL assignment warning at FinalProject.v(2678): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2679) " "Verilog HDL assignment warning at FinalProject.v(2679): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2680) " "Verilog HDL assignment warning at FinalProject.v(2680): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2721) " "Verilog HDL assignment warning at FinalProject.v(2721): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2722) " "Verilog HDL assignment warning at FinalProject.v(2722): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2723) " "Verilog HDL assignment warning at FinalProject.v(2723): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2764) " "Verilog HDL assignment warning at FinalProject.v(2764): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2765) " "Verilog HDL assignment warning at FinalProject.v(2765): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2766) " "Verilog HDL assignment warning at FinalProject.v(2766): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2807) " "Verilog HDL assignment warning at FinalProject.v(2807): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2808) " "Verilog HDL assignment warning at FinalProject.v(2808): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2809) " "Verilog HDL assignment warning at FinalProject.v(2809): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2850) " "Verilog HDL assignment warning at FinalProject.v(2850): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2851) " "Verilog HDL assignment warning at FinalProject.v(2851): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386382 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2852) " "Verilog HDL assignment warning at FinalProject.v(2852): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2893) " "Verilog HDL assignment warning at FinalProject.v(2893): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2894) " "Verilog HDL assignment warning at FinalProject.v(2894): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2895) " "Verilog HDL assignment warning at FinalProject.v(2895): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2936) " "Verilog HDL assignment warning at FinalProject.v(2936): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2937) " "Verilog HDL assignment warning at FinalProject.v(2937): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2938) " "Verilog HDL assignment warning at FinalProject.v(2938): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2979) " "Verilog HDL assignment warning at FinalProject.v(2979): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2980) " "Verilog HDL assignment warning at FinalProject.v(2980): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386383 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(2981) " "Verilog HDL assignment warning at FinalProject.v(2981): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 2981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3022) " "Verilog HDL assignment warning at FinalProject.v(3022): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3023) " "Verilog HDL assignment warning at FinalProject.v(3023): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3024) " "Verilog HDL assignment warning at FinalProject.v(3024): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3066) " "Verilog HDL assignment warning at FinalProject.v(3066): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3067) " "Verilog HDL assignment warning at FinalProject.v(3067): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3068) " "Verilog HDL assignment warning at FinalProject.v(3068): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3110) " "Verilog HDL assignment warning at FinalProject.v(3110): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3111) " "Verilog HDL assignment warning at FinalProject.v(3111): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3112) " "Verilog HDL assignment warning at FinalProject.v(3112): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3153) " "Verilog HDL assignment warning at FinalProject.v(3153): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3154) " "Verilog HDL assignment warning at FinalProject.v(3154): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 FinalProject.v(3155) " "Verilog HDL assignment warning at FinalProject.v(3155): truncated value with size 5 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_animate_vt FinalProject.v(918) " "Verilog HDL Always Construct warning at FinalProject.v(918): inferring latch(es) for variable \"enable_animate_vt\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_p_vt FinalProject.v(918) " "Verilog HDL Always Construct warning at FinalProject.v(918): inferring latch(es) for variable \"enable_p_vt\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448948386384 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_draw_pika_vt FinalProject.v(918) " "Verilog HDL Always Construct warning at FinalProject.v(918): inferring latch(es) for variable \"enable_draw_pika_vt\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "choose_vt FinalProject.v(918) " "Verilog HDL Always Construct warning at FinalProject.v(918): inferring latch(es) for variable \"choose_vt\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_draw_hurt_meowth FinalProject.v(918) " "Verilog HDL Always Construct warning at FinalProject.v(918): inferring latch(es) for variable \"enable_draw_hurt_meowth\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_win_scrn FinalProject.v(918) " "Verilog HDL Always Construct warning at FinalProject.v(918): inferring latch(es) for variable \"enable_win_scrn\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_lose_scrn FinalProject.v(918) " "Verilog HDL Always Construct warning at FinalProject.v(918): inferring latch(es) for variable \"enable_lose_scrn\", which holds its previous value in one or more paths through the always construct" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_lose_scrn FinalProject.v(918) " "Inferred latch for \"enable_lose_scrn\" at FinalProject.v(918)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_win_scrn FinalProject.v(918) " "Inferred latch for \"enable_win_scrn\" at FinalProject.v(918)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_draw_hurt_meowth FinalProject.v(918) " "Inferred latch for \"enable_draw_hurt_meowth\" at FinalProject.v(918)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "choose_vt FinalProject.v(918) " "Inferred latch for \"choose_vt\" at FinalProject.v(918)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_draw_pika_vt FinalProject.v(918) " "Inferred latch for \"enable_draw_pika_vt\" at FinalProject.v(918)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448948386385 "|FinalProject|controlpath:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_p_vt FinalProject.v(918) " "Inferred latch for \"enable_p_vt\" at FinalProject.v(918)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448948386386 "|FinalProject|controlpath:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_animate_vt FinalProject.v(918) " "Inferred latch for \"enable_animate_vt\" at FinalProject.v(918)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 918 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1448948386386 "|FinalProject|controlpath:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data " "Elaborating entity \"datapath\" for hierarchy \"datapath:data\"" {  } { { "FinalProject.v" "data" { Text "W:/FinalProject/FinalProject.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quick_attack datapath:data\|quick_attack:attack_one " "Elaborating entity \"quick_attack\" for hierarchy \"datapath:data\|quick_attack:attack_one\"" {  } { { "FinalProject.v" "attack_one" { Text "W:/FinalProject/FinalProject.v" 3416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "done_quick_attack_counter datapath:data\|quick_attack:attack_one\|done_quick_attack_counter:done " "Elaborating entity \"done_quick_attack_counter\" for hierarchy \"datapath:data\|quick_attack:attack_one\|done_quick_attack_counter:done\"" {  } { { "quick_attack.v" "done" { Text "W:/FinalProject/quick_attack.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 quick_attack.v(78) " "Verilog HDL assignment warning at quick_attack.v(78): truncated value with size 32 to match size of target (1)" {  } { { "quick_attack.v" "" { Text "W:/FinalProject/quick_attack.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386405 "|FinalProject|datapath:data|quick_attack:attack_one|done_quick_attack_counter:done"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 quick_attack.v(87) " "Verilog HDL assignment warning at quick_attack.v(87): truncated value with size 32 to match size of target (6)" {  } { { "quick_attack.v" "" { Text "W:/FinalProject/quick_attack.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386405 "|FinalProject|datapath:data|quick_attack:attack_one|done_quick_attack_counter:done"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "animation_frame datapath:data\|quick_attack:attack_one\|animation_frame:animate " "Elaborating entity \"animation_frame\" for hierarchy \"datapath:data\|quick_attack:attack_one\|animation_frame:animate\"" {  } { { "quick_attack.v" "animate" { Text "W:/FinalProject/quick_attack.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifteen_hz_counter datapath:data\|quick_attack:attack_one\|animation_frame:animate\|fifteen_hz_counter:done_fifteen " "Elaborating entity \"fifteen_hz_counter\" for hierarchy \"datapath:data\|quick_attack:attack_one\|animation_frame:animate\|fifteen_hz_counter:done_fifteen\"" {  } { { "FinalProject.v" "done_fifteen" { Text "W:/FinalProject/FinalProject.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386410 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FinalProject.v(3690) " "Verilog HDL assignment warning at FinalProject.v(3690): truncated value with size 32 to match size of target (1)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386416 "|FinalProject|datapath:data|quick_attack:attack_one|animation_frame:animate|fifteen_hz_counter:done_fifteen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FinalProject.v(3699) " "Verilog HDL assignment warning at FinalProject.v(3699): truncated value with size 32 to match size of target (4)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386416 "|FinalProject|datapath:data|quick_attack:attack_one|animation_frame:animate|fifteen_hz_counter:done_fifteen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_hz_clock datapath:data\|quick_attack:attack_one\|animation_frame:animate\|sixty_hz_clock:sixty_hz " "Elaborating entity \"sixty_hz_clock\" for hierarchy \"datapath:data\|quick_attack:attack_one\|animation_frame:animate\|sixty_hz_clock:sixty_hz\"" {  } { { "FinalProject.v" "sixty_hz" { Text "W:/FinalProject/FinalProject.v" 3676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FinalProject.v(3716) " "Verilog HDL assignment warning at FinalProject.v(3716): truncated value with size 32 to match size of target (1)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386422 "|FinalProject|datapath:data|quick_attack:attack_one|animation_frame:animate|sixty_hz_clock:sixty_hz"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 FinalProject.v(3725) " "Verilog HDL assignment warning at FinalProject.v(3725): truncated value with size 32 to match size of target (15)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386422 "|FinalProject|datapath:data|quick_attack:attack_one|animation_frame:animate|sixty_hz_clock:sixty_hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_quick_attack_control datapath:data\|quick_attack:attack_one\|pika_quick_attack_control:p_qa_control " "Elaborating entity \"pika_quick_attack_control\" for hierarchy \"datapath:data\|quick_attack:attack_one\|pika_quick_attack_control:p_qa_control\"" {  } { { "quick_attack.v" "p_qa_control" { Text "W:/FinalProject/quick_attack.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_quick_attack datapath:data\|quick_attack:attack_one\|pika_quick_attack:p_qa " "Elaborating entity \"pika_quick_attack\" for hierarchy \"datapath:data\|quick_attack:attack_one\|pika_quick_attack:p_qa\"" {  } { { "quick_attack.v" "p_qa" { Text "W:/FinalProject/quick_attack.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 quick_attack.v(123) " "Verilog HDL assignment warning at quick_attack.v(123): truncated value with size 32 to match size of target (9)" {  } { { "quick_attack.v" "" { Text "W:/FinalProject/quick_attack.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386431 "|FinalProject|datapath:data|quick_attack:attack_one|pika_quick_attack:p_qa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 quick_attack.v(125) " "Verilog HDL assignment warning at quick_attack.v(125): truncated value with size 32 to match size of target (9)" {  } { { "quick_attack.v" "" { Text "W:/FinalProject/quick_attack.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386432 "|FinalProject|datapath:data|quick_attack:attack_one|pika_quick_attack:p_qa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_y datapath:data\|quick_attack:attack_one\|adder_y:add_y " "Elaborating entity \"adder_y\" for hierarchy \"datapath:data\|quick_attack:attack_one\|adder_y:add_y\"" {  } { { "quick_attack.v" "add_y" { Text "W:/FinalProject/quick_attack.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_x datapath:data\|quick_attack:attack_one\|adder_x:add_x " "Elaborating entity \"adder_x\" for hierarchy \"datapath:data\|quick_attack:attack_one\|adder_x:add_x\"" {  } { { "quick_attack.v" "add_x" { Text "W:/FinalProject/quick_attack.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawPikachu datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika " "Elaborating entity \"drawPikachu\" for hierarchy \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\"" {  } { { "quick_attack.v" "draw_pika" { Text "W:/FinalProject/quick_attack.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawPikachu.v(17) " "Verilog HDL assignment warning at drawPikachu.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawPikachu.v" "" { Text "W:/FinalProject/drawPikachu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386447 "|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_address_counter datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pika_address_counter:testCount " "Elaborating entity \"pika_address_counter\" for hierarchy \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pika_address_counter:testCount\"" {  } { { "drawPikachu.v" "testCount" { Text "W:/FinalProject/drawPikachu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 drawPikachu.v(89) " "Verilog HDL assignment warning at drawPikachu.v(89): truncated value with size 32 to match size of target (12)" {  } { { "drawPikachu.v" "" { Text "W:/FinalProject/drawPikachu.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386467 "|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pika_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pika_counter_x_y datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pika_counter_x_y:testCountX_Y " "Elaborating entity \"pika_counter_x_y\" for hierarchy \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pika_counter_x_y:testCountX_Y\"" {  } { { "drawPikachu.v" "testCountX_Y" { Text "W:/FinalProject/drawPikachu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pikachu3021x3 datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika " "Elaborating entity \"pikachu3021x3\" for hierarchy \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\"" {  } { { "drawPikachu.v" "pika" { Text "W:/FinalProject/drawPikachu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component\"" {  } { { "pikachu3021x3.v" "altsyncram_component" { Text "W:/FinalProject/pikachu3021x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component\"" {  } { { "pikachu3021x3.v" "" { Text "W:/FinalProject/pikachu3021x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948386503 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/pika/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/pika/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3021 " "Parameter \"numwords_a\" = \"3021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386505 ""}  } { { "pikachu3021x3.v" "" { Text "W:/FinalProject/pikachu3021x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948386505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49s1 " "Found entity 1: altsyncram_49s1" {  } { { "db/altsyncram_49s1.tdf" "" { Text "W:/FinalProject/db/altsyncram_49s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948386559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49s1 datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component\|altsyncram_49s1:auto_generated " "Elaborating entity \"altsyncram_49s1\" for hierarchy \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component\|altsyncram_49s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thunderbolt datapath:data\|thunderbolt:attack_two " "Elaborating entity \"thunderbolt\" for hierarchy \"datapath:data\|thunderbolt:attack_two\"" {  } { { "FinalProject.v" "attack_two" { Text "W:/FinalProject/FinalProject.v" 3433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "done_tb_counter datapath:data\|thunderbolt:attack_two\|done_tb_counter:done " "Elaborating entity \"done_tb_counter\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|done_tb_counter:done\"" {  } { { "thunderbolt.v" "done" { Text "W:/FinalProject/thunderbolt.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 thunderbolt.v(140) " "Verilog HDL assignment warning at thunderbolt.v(140): truncated value with size 32 to match size of target (1)" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386615 "|FinalProject|datapath:data|thunderbolt:attack_two|done_tb_counter:done"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 thunderbolt.v(151) " "Verilog HDL assignment warning at thunderbolt.v(151): truncated value with size 32 to match size of target (3)" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386615 "|FinalProject|datapath:data|thunderbolt:attack_two|done_tb_counter:done"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawthunderpikachu.v(47) " "Verilog HDL information at drawthunderpikachu.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawthunderpikachu.v" "" { Text "W:/FinalProject/drawthunderpikachu.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948386629 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawthunderpikachu.v(82) " "Verilog HDL information at drawthunderpikachu.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawthunderpikachu.v" "" { Text "W:/FinalProject/drawthunderpikachu.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948386630 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawthunderpikachu.v 3 3 " "Using design file drawthunderpikachu.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawThunderPikachu " "Found entity 1: drawThunderPikachu" {  } { { "drawthunderpikachu.v" "" { Text "W:/FinalProject/drawthunderpikachu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386631 ""} { "Info" "ISGN_ENTITY_NAME" "2 thunderpikachu_counter_x_y " "Found entity 2: thunderpikachu_counter_x_y" {  } { { "drawthunderpikachu.v" "" { Text "W:/FinalProject/drawthunderpikachu.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386631 ""} { "Info" "ISGN_ENTITY_NAME" "3 thunderpikachu_address_counter " "Found entity 3: thunderpikachu_address_counter" {  } { { "drawthunderpikachu.v" "" { Text "W:/FinalProject/drawthunderpikachu.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386631 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948386631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawThunderPikachu datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika " "Elaborating entity \"drawThunderPikachu\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\"" {  } { { "thunderbolt.v" "tb_pika" { Text "W:/FinalProject/thunderbolt.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawthunderpikachu.v(17) " "Verilog HDL assignment warning at drawthunderpikachu.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawthunderpikachu.v" "" { Text "W:/FinalProject/drawthunderpikachu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386637 "|FinalProject|datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thunderpikachu_address_counter datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thunderpikachu_address_counter:testCount " "Elaborating entity \"thunderpikachu_address_counter\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thunderpikachu_address_counter:testCount\"" {  } { { "drawthunderpikachu.v" "testCount" { Text "W:/FinalProject/drawthunderpikachu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 drawthunderpikachu.v(89) " "Verilog HDL assignment warning at drawthunderpikachu.v(89): truncated value with size 32 to match size of target (12)" {  } { { "drawthunderpikachu.v" "" { Text "W:/FinalProject/drawthunderpikachu.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386642 "|FinalProject|datapath:data|thunderbolt:attack_two|drawThunderPikachu:tb_pika|thunderpikachu_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thunderpikachu_counter_x_y datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thunderpikachu_counter_x_y:testCountX_Y " "Elaborating entity \"thunderpikachu_counter_x_y\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thunderpikachu_counter_x_y:testCountX_Y\"" {  } { { "drawthunderpikachu.v" "testCountX_Y" { Text "W:/FinalProject/drawthunderpikachu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "thpikachu53x57x3.v 1 1 " "Using design file thpikachu53x57x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 thpikachu53x57x3 " "Found entity 1: thpikachu53x57x3" {  } { { "thpikachu53x57x3.v" "" { Text "W:/FinalProject/thpikachu53x57x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948386659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thpikachu53x57x3 datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu " "Elaborating entity \"thpikachu53x57x3\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\"" {  } { { "drawthunderpikachu.v" "thunderpikachu" { Text "W:/FinalProject/drawthunderpikachu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\|altsyncram:altsyncram_component\"" {  } { { "thpikachu53x57x3.v" "altsyncram_component" { Text "W:/FinalProject/thpikachu53x57x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\|altsyncram:altsyncram_component\"" {  } { { "thpikachu53x57x3.v" "" { Text "W:/FinalProject/thpikachu53x57x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948386685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/thundershock pikachu/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/thundershock pikachu/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3021 " "Parameter \"numwords_a\" = \"3021\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386687 ""}  } { { "thpikachu53x57x3.v" "" { Text "W:/FinalProject/thpikachu53x57x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948386687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mst1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mst1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mst1 " "Found entity 1: altsyncram_mst1" {  } { { "db/altsyncram_mst1.tdf" "" { Text "W:/FinalProject/db/altsyncram_mst1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948386739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mst1 datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\|altsyncram:altsyncram_component\|altsyncram_mst1:auto_generated " "Elaborating entity \"altsyncram_mst1\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawThunderPikachu:tb_pika\|thpikachu53x57x3:thunderpikachu\|altsyncram:altsyncram_component\|altsyncram_mst1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386739 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawlargethunder.v(47) " "Verilog HDL information at drawlargethunder.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawlargethunder.v" "" { Text "W:/FinalProject/drawlargethunder.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948386762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawlargethunder.v(82) " "Verilog HDL information at drawlargethunder.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawlargethunder.v" "" { Text "W:/FinalProject/drawlargethunder.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948386763 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawlargethunder.v 3 3 " "Using design file drawlargethunder.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawLargeThunder " "Found entity 1: drawLargeThunder" {  } { { "drawlargethunder.v" "" { Text "W:/FinalProject/drawlargethunder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386764 ""} { "Info" "ISGN_ENTITY_NAME" "2 largethunder_counter_x_y " "Found entity 2: largethunder_counter_x_y" {  } { { "drawlargethunder.v" "" { Text "W:/FinalProject/drawlargethunder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386764 ""} { "Info" "ISGN_ENTITY_NAME" "3 largethunder_address_counter " "Found entity 3: largethunder_address_counter" {  } { { "drawlargethunder.v" "" { Text "W:/FinalProject/drawlargethunder.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948386764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawLargeThunder datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb " "Elaborating entity \"drawLargeThunder\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\"" {  } { { "thunderbolt.v" "L_tb" { Text "W:/FinalProject/thunderbolt.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawlargethunder.v(17) " "Verilog HDL assignment warning at drawlargethunder.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawlargethunder.v" "" { Text "W:/FinalProject/drawlargethunder.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386770 "|FinalProject|datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "largethunder_address_counter datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder_address_counter:testCount " "Elaborating entity \"largethunder_address_counter\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder_address_counter:testCount\"" {  } { { "drawlargethunder.v" "testCount" { Text "W:/FinalProject/drawlargethunder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386771 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 drawlargethunder.v(89) " "Verilog HDL assignment warning at drawlargethunder.v(89): truncated value with size 32 to match size of target (12)" {  } { { "drawlargethunder.v" "" { Text "W:/FinalProject/drawlargethunder.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386777 "|FinalProject|datapath:data|thunderbolt:attack_two|drawLargeThunder:L_tb|largethunder_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "largethunder_counter_x_y datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder_counter_x_y:testCountX_Y " "Elaborating entity \"largethunder_counter_x_y\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder_counter_x_y:testCountX_Y\"" {  } { { "drawlargethunder.v" "testCountX_Y" { Text "W:/FinalProject/drawlargethunder.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "largethunder63x56x3.v 1 1 " "Using design file largethunder63x56x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 largethunder63x56x3 " "Found entity 1: largethunder63x56x3" {  } { { "largethunder63x56x3.v" "" { Text "W:/FinalProject/largethunder63x56x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948386794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "largethunder63x56x3 datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder " "Elaborating entity \"largethunder63x56x3\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\"" {  } { { "drawlargethunder.v" "largethunder" { Text "W:/FinalProject/drawlargethunder.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\|altsyncram:altsyncram_component\"" {  } { { "largethunder63x56x3.v" "altsyncram_component" { Text "W:/FinalProject/largethunder63x56x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\|altsyncram:altsyncram_component\"" {  } { { "largethunder63x56x3.v" "" { Text "W:/FinalProject/largethunder63x56x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948386821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/large thunder/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/large thunder/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3528 " "Parameter \"numwords_a\" = \"3528\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386823 ""}  } { { "largethunder63x56x3.v" "" { Text "W:/FinalProject/largethunder63x56x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948386823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g5t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g5t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g5t1 " "Found entity 1: altsyncram_g5t1" {  } { { "db/altsyncram_g5t1.tdf" "" { Text "W:/FinalProject/db/altsyncram_g5t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948386874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g5t1 datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\|altsyncram:altsyncram_component\|altsyncram_g5t1:auto_generated " "Elaborating entity \"altsyncram_g5t1\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawLargeThunder:L_tb\|largethunder63x56x3:largethunder\|altsyncram:altsyncram_component\|altsyncram_g5t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawmediumthunder.v(47) " "Verilog HDL information at drawmediumthunder.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawmediumthunder.v" "" { Text "W:/FinalProject/drawmediumthunder.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948386895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawmediumthunder.v(82) " "Verilog HDL information at drawmediumthunder.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawmediumthunder.v" "" { Text "W:/FinalProject/drawmediumthunder.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948386895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawmediumthunder.v 3 3 " "Using design file drawmediumthunder.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawMediumThunder " "Found entity 1: drawMediumThunder" {  } { { "drawmediumthunder.v" "" { Text "W:/FinalProject/drawmediumthunder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386897 ""} { "Info" "ISGN_ENTITY_NAME" "2 mediumthunder_counter_x_y " "Found entity 2: mediumthunder_counter_x_y" {  } { { "drawmediumthunder.v" "" { Text "W:/FinalProject/drawmediumthunder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386897 ""} { "Info" "ISGN_ENTITY_NAME" "3 mediumthunder_address_counter " "Found entity 3: mediumthunder_address_counter" {  } { { "drawmediumthunder.v" "" { Text "W:/FinalProject/drawmediumthunder.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948386897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawMediumThunder datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb " "Elaborating entity \"drawMediumThunder\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\"" {  } { { "thunderbolt.v" "M_tb" { Text "W:/FinalProject/thunderbolt.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawmediumthunder.v(17) " "Verilog HDL assignment warning at drawmediumthunder.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawmediumthunder.v" "" { Text "W:/FinalProject/drawmediumthunder.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386903 "|FinalProject|datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mediumthunder_address_counter datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder_address_counter:testCount " "Elaborating entity \"mediumthunder_address_counter\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder_address_counter:testCount\"" {  } { { "drawmediumthunder.v" "testCount" { Text "W:/FinalProject/drawmediumthunder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 drawmediumthunder.v(89) " "Verilog HDL assignment warning at drawmediumthunder.v(89): truncated value with size 32 to match size of target (12)" {  } { { "drawmediumthunder.v" "" { Text "W:/FinalProject/drawmediumthunder.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948386906 "|FinalProject|datapath:data|thunderbolt:attack_two|drawMediumThunder:M_tb|mediumthunder_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mediumthunder_counter_x_y datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder_counter_x_y:testCountX_Y " "Elaborating entity \"mediumthunder_counter_x_y\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder_counter_x_y:testCountX_Y\"" {  } { { "drawmediumthunder.v" "testCountX_Y" { Text "W:/FinalProject/drawmediumthunder.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386907 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mediumthunder44x47x3.v 1 1 " "Using design file mediumthunder44x47x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mediumthunder44x47x3 " "Found entity 1: mediumthunder44x47x3" {  } { { "mediumthunder44x47x3.v" "" { Text "W:/FinalProject/mediumthunder44x47x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948386925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948386925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mediumthunder44x47x3 datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder " "Elaborating entity \"mediumthunder44x47x3\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\"" {  } { { "drawmediumthunder.v" "mediumthunder" { Text "W:/FinalProject/drawmediumthunder.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\|altsyncram:altsyncram_component\"" {  } { { "mediumthunder44x47x3.v" "altsyncram_component" { Text "W:/FinalProject/mediumthunder44x47x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\|altsyncram:altsyncram_component\"" {  } { { "mediumthunder44x47x3.v" "" { Text "W:/FinalProject/mediumthunder44x47x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948386982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/medium thunder/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/medium thunder/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2068 " "Parameter \"numwords_a\" = \"2068\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948386985 ""}  } { { "mediumthunder44x47x3.v" "" { Text "W:/FinalProject/mediumthunder44x47x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948386985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49t1 " "Found entity 1: altsyncram_49t1" {  } { { "db/altsyncram_49t1.tdf" "" { Text "W:/FinalProject/db/altsyncram_49t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948387037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49t1 datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\|altsyncram:altsyncram_component\|altsyncram_49t1:auto_generated " "Elaborating entity \"altsyncram_49t1\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawMediumThunder:M_tb\|mediumthunder44x47x3:mediumthunder\|altsyncram:altsyncram_component\|altsyncram_49t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387037 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawsmallthunder.v(47) " "Verilog HDL information at drawsmallthunder.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawsmallthunder.v" "" { Text "W:/FinalProject/drawsmallthunder.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948387061 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawsmallthunder.v(82) " "Verilog HDL information at drawsmallthunder.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawsmallthunder.v" "" { Text "W:/FinalProject/drawsmallthunder.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948387062 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawsmallthunder.v 3 3 " "Using design file drawsmallthunder.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawSmallThunder " "Found entity 1: drawSmallThunder" {  } { { "drawsmallthunder.v" "" { Text "W:/FinalProject/drawsmallthunder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387063 ""} { "Info" "ISGN_ENTITY_NAME" "2 smallthunder_counter_x_y " "Found entity 2: smallthunder_counter_x_y" {  } { { "drawsmallthunder.v" "" { Text "W:/FinalProject/drawsmallthunder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387063 ""} { "Info" "ISGN_ENTITY_NAME" "3 smallthunder_address_counter " "Found entity 3: smallthunder_address_counter" {  } { { "drawsmallthunder.v" "" { Text "W:/FinalProject/drawsmallthunder.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawSmallThunder datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb " "Elaborating entity \"drawSmallThunder\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\"" {  } { { "thunderbolt.v" "S_tb" { Text "W:/FinalProject/thunderbolt.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawsmallthunder.v(17) " "Verilog HDL assignment warning at drawsmallthunder.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawsmallthunder.v" "" { Text "W:/FinalProject/drawsmallthunder.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387068 "|FinalProject|datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallthunder_address_counter datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder_address_counter:testCount " "Elaborating entity \"smallthunder_address_counter\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder_address_counter:testCount\"" {  } { { "drawsmallthunder.v" "testCount" { Text "W:/FinalProject/drawsmallthunder.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387068 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawsmallthunder.v(89) " "Verilog HDL assignment warning at drawsmallthunder.v(89): truncated value with size 32 to match size of target (10)" {  } { { "drawsmallthunder.v" "" { Text "W:/FinalProject/drawsmallthunder.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387076 "|FinalProject|datapath:data|thunderbolt:attack_two|drawSmallThunder:S_tb|smallthunder_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallthunder_counter_x_y datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder_counter_x_y:testCountX_Y " "Elaborating entity \"smallthunder_counter_x_y\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder_counter_x_y:testCountX_Y\"" {  } { { "drawsmallthunder.v" "testCountX_Y" { Text "W:/FinalProject/drawsmallthunder.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "smallthunder36x28x3.v 1 1 " "Using design file smallthunder36x28x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 smallthunder36x28x3 " "Found entity 1: smallthunder36x28x3" {  } { { "smallthunder36x28x3.v" "" { Text "W:/FinalProject/smallthunder36x28x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387133 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smallthunder36x28x3 datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder " "Elaborating entity \"smallthunder36x28x3\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\"" {  } { { "drawsmallthunder.v" "smallthunder" { Text "W:/FinalProject/drawsmallthunder.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\|altsyncram:altsyncram_component\"" {  } { { "smallthunder36x28x3.v" "altsyncram_component" { Text "W:/FinalProject/smallthunder36x28x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\|altsyncram:altsyncram_component\"" {  } { { "smallthunder36x28x3.v" "" { Text "W:/FinalProject/smallthunder36x28x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948387158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/small thunder/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/small thunder/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1008 " "Parameter \"numwords_a\" = \"1008\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387159 ""}  } { { "smallthunder36x28x3.v" "" { Text "W:/FinalProject/smallthunder36x28x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948387159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5t1 " "Found entity 1: altsyncram_j5t1" {  } { { "db/altsyncram_j5t1.tdf" "" { Text "W:/FinalProject/db/altsyncram_j5t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948387211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j5t1 datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\|altsyncram:altsyncram_component\|altsyncram_j5t1:auto_generated " "Elaborating entity \"altsyncram_j5t1\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|drawSmallThunder:S_tb\|smallthunder36x28x3:smallthunder\|altsyncram:altsyncram_component\|altsyncram_j5t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tb_chooser_x datapath:data\|thunderbolt:attack_two\|tb_chooser_x:x " "Elaborating entity \"tb_chooser_x\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|tb_chooser_x:x\"" {  } { { "thunderbolt.v" "x" { Text "W:/FinalProject/thunderbolt.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387226 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thunderbolt.v(168) " "Verilog HDL Case Statement information at thunderbolt.v(168): all case item expressions in this case statement are onehot" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1448948387232 "|FinalProject|datapath:data|thunderbolt:attack_two|tb_chooser_x:x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tb_chooser_y datapath:data\|thunderbolt:attack_two\|tb_chooser_y:y " "Elaborating entity \"tb_chooser_y\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|tb_chooser_y:y\"" {  } { { "thunderbolt.v" "y" { Text "W:/FinalProject/thunderbolt.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387233 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thunderbolt.v(188) " "Verilog HDL Case Statement information at thunderbolt.v(188): all case item expressions in this case statement are onehot" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1448948387239 "|FinalProject|datapath:data|thunderbolt:attack_two|tb_chooser_y:y"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tb_chooser_colour datapath:data\|thunderbolt:attack_two\|tb_chooser_colour:c " "Elaborating entity \"tb_chooser_colour\" for hierarchy \"datapath:data\|thunderbolt:attack_two\|tb_chooser_colour:c\"" {  } { { "thunderbolt.v" "c" { Text "W:/FinalProject/thunderbolt.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387239 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "thunderbolt.v(208) " "Verilog HDL Case Statement information at thunderbolt.v(208): all case item expressions in this case statement are onehot" {  } { { "thunderbolt.v" "" { Text "W:/FinalProject/thunderbolt.v" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1448948387243 "|FinalProject|datapath:data|thunderbolt:attack_two|tb_chooser_colour:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "volt_tackle datapath:data\|volt_tackle:attack_three " "Elaborating entity \"volt_tackle\" for hierarchy \"datapath:data\|volt_tackle:attack_three\"" {  } { { "FinalProject.v" "attack_three" { Text "W:/FinalProject/FinalProject.v" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "done_vt_counter datapath:data\|volt_tackle:attack_three\|done_vt_counter:done_vt_c " "Elaborating entity \"done_vt_counter\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|done_vt_counter:done_vt_c\"" {  } { { "volt_tackle.v" "done_vt_c" { Text "W:/FinalProject/volt_tackle.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 volt_tackle.v(167) " "Verilog HDL assignment warning at volt_tackle.v(167): truncated value with size 32 to match size of target (1)" {  } { { "volt_tackle.v" "" { Text "W:/FinalProject/volt_tackle.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387252 "|FinalProject|datapath:data|volt_tackle:attack_three|done_vt_counter:done_vt_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 volt_tackle.v(168) " "Verilog HDL assignment warning at volt_tackle.v(168): truncated value with size 32 to match size of target (1)" {  } { { "volt_tackle.v" "" { Text "W:/FinalProject/volt_tackle.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387252 "|FinalProject|datapath:data|volt_tackle:attack_three|done_vt_counter:done_vt_c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 volt_tackle.v(179) " "Verilog HDL assignment warning at volt_tackle.v(179): truncated value with size 32 to match size of target (6)" {  } { { "volt_tackle.v" "" { Text "W:/FinalProject/volt_tackle.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387252 "|FinalProject|datapath:data|volt_tackle:attack_three|done_vt_counter:done_vt_c"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawvtmeowth.v(47) " "Verilog HDL information at drawvtmeowth.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawvtmeowth.v" "" { Text "W:/FinalProject/drawvtmeowth.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948387275 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawvtmeowth.v(82) " "Verilog HDL information at drawvtmeowth.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawvtmeowth.v" "" { Text "W:/FinalProject/drawvtmeowth.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948387275 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawvtmeowth.v 3 3 " "Using design file drawvtmeowth.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawVTMeowth " "Found entity 1: drawVTMeowth" {  } { { "drawvtmeowth.v" "" { Text "W:/FinalProject/drawvtmeowth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387276 ""} { "Info" "ISGN_ENTITY_NAME" "2 vtmeowth_counter_x_y " "Found entity 2: vtmeowth_counter_x_y" {  } { { "drawvtmeowth.v" "" { Text "W:/FinalProject/drawvtmeowth.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387276 ""} { "Info" "ISGN_ENTITY_NAME" "3 vtmeowth_address_counter " "Found entity 3: vtmeowth_address_counter" {  } { { "drawvtmeowth.v" "" { Text "W:/FinalProject/drawvtmeowth.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawVTMeowth datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth " "Elaborating entity \"drawVTMeowth\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\"" {  } { { "volt_tackle.v" "draw_hurt_meowth" { Text "W:/FinalProject/volt_tackle.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawvtmeowth.v(17) " "Verilog HDL assignment warning at drawvtmeowth.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawvtmeowth.v" "" { Text "W:/FinalProject/drawvtmeowth.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387282 "|FinalProject|datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vtmeowth_address_counter datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth_address_counter:testCount " "Elaborating entity \"vtmeowth_address_counter\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth_address_counter:testCount\"" {  } { { "drawvtmeowth.v" "testCount" { Text "W:/FinalProject/drawvtmeowth.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387282 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 drawvtmeowth.v(89) " "Verilog HDL assignment warning at drawvtmeowth.v(89): truncated value with size 32 to match size of target (13)" {  } { { "drawvtmeowth.v" "" { Text "W:/FinalProject/drawvtmeowth.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387286 "|FinalProject|datapath:data|volt_tackle:attack_three|drawVTMeowth:draw_hurt_meowth|vtmeowth_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vtmeowth_counter_x_y datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth_counter_x_y:testCountX_Y " "Elaborating entity \"vtmeowth_counter_x_y\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth_counter_x_y:testCountX_Y\"" {  } { { "drawvtmeowth.v" "testCountX_Y" { Text "W:/FinalProject/drawvtmeowth.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vtmeowth73x65x3.v 1 1 " "Using design file vtmeowth73x65x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vtmeowth73x65x3 " "Found entity 1: vtmeowth73x65x3" {  } { { "vtmeowth73x65x3.v" "" { Text "W:/FinalProject/vtmeowth73x65x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387306 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vtmeowth73x65x3 datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth " "Elaborating entity \"vtmeowth73x65x3\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\"" {  } { { "drawvtmeowth.v" "vtmeowth" { Text "W:/FinalProject/drawvtmeowth.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\|altsyncram:altsyncram_component\"" {  } { { "vtmeowth73x65x3.v" "altsyncram_component" { Text "W:/FinalProject/vtmeowth73x65x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\|altsyncram:altsyncram_component\"" {  } { { "vtmeowth73x65x3.v" "" { Text "W:/FinalProject/vtmeowth73x65x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948387354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/meowth hurt/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/meowth hurt/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4745 " "Parameter \"numwords_a\" = \"4745\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387356 ""}  } { { "vtmeowth73x65x3.v" "" { Text "W:/FinalProject/vtmeowth73x65x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948387356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50t1 " "Found entity 1: altsyncram_50t1" {  } { { "db/altsyncram_50t1.tdf" "" { Text "W:/FinalProject/db/altsyncram_50t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948387408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_50t1 datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\|altsyncram:altsyncram_component\|altsyncram_50t1:auto_generated " "Elaborating entity \"altsyncram_50t1\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|drawVTMeowth:draw_hurt_meowth\|vtmeowth73x65x3:vtmeowth\|altsyncram:altsyncram_component\|altsyncram_50t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vt_chooser_x datapath:data\|volt_tackle:attack_three\|vt_chooser_x:x " "Elaborating entity \"vt_chooser_x\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|vt_chooser_x:x\"" {  } { { "volt_tackle.v" "x" { Text "W:/FinalProject/volt_tackle.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vt_chooser_y datapath:data\|volt_tackle:attack_three\|vt_chooser_y:y " "Elaborating entity \"vt_chooser_y\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|vt_chooser_y:y\"" {  } { { "volt_tackle.v" "y" { Text "W:/FinalProject/volt_tackle.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vt_chooser_colour datapath:data\|volt_tackle:attack_three\|vt_chooser_colour:colour " "Elaborating entity \"vt_chooser_colour\" for hierarchy \"datapath:data\|volt_tackle:attack_three\|vt_chooser_colour:colour\"" {  } { { "volt_tackle.v" "colour" { Text "W:/FinalProject/volt_tackle.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meowth_attack datapath:data\|meowth_attack:enemy_attack " "Elaborating entity \"meowth_attack\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\"" {  } { { "FinalProject.v" "enemy_attack" { Text "W:/FinalProject/FinalProject.v" 3461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meowth_quick_attack_control datapath:data\|meowth_attack:enemy_attack\|meowth_quick_attack_control:m_qa_control " "Elaborating entity \"meowth_quick_attack_control\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\|meowth_quick_attack_control:m_qa_control\"" {  } { { "meowth_attack.v" "m_qa_control" { Text "W:/FinalProject/meowth_attack.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meowth_quick_attack datapath:data\|meowth_attack:enemy_attack\|meowth_quick_attack:m_qa " "Elaborating entity \"meowth_quick_attack\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\|meowth_quick_attack:m_qa\"" {  } { { "meowth_attack.v" "m_qa" { Text "W:/FinalProject/meowth_attack.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387476 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 meowth_attack.v(101) " "Verilog HDL assignment warning at meowth_attack.v(101): truncated value with size 32 to match size of target (9)" {  } { { "meowth_attack.v" "" { Text "W:/FinalProject/meowth_attack.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387481 "|FinalProject|datapath:data|meowth_attack:enemy_attack|meowth_quick_attack:m_qa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 meowth_attack.v(103) " "Verilog HDL assignment warning at meowth_attack.v(103): truncated value with size 32 to match size of target (9)" {  } { { "meowth_attack.v" "" { Text "W:/FinalProject/meowth_attack.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387481 "|FinalProject|datapath:data|meowth_attack:enemy_attack|meowth_quick_attack:m_qa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawMeowth datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth " "Elaborating entity \"drawMeowth\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\"" {  } { { "meowth_attack.v" "draw_meowth" { Text "W:/FinalProject/meowth_attack.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawMeowth.v(17) " "Verilog HDL assignment warning at drawMeowth.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawMeowth.v" "" { Text "W:/FinalProject/drawMeowth.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387487 "|FinalProject|datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meowth_address_counter datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth_address_counter:testCount " "Elaborating entity \"meowth_address_counter\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth_address_counter:testCount\"" {  } { { "drawMeowth.v" "testCount" { Text "W:/FinalProject/drawMeowth.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 drawMeowth.v(89) " "Verilog HDL assignment warning at drawMeowth.v(89): truncated value with size 32 to match size of target (12)" {  } { { "drawMeowth.v" "" { Text "W:/FinalProject/drawMeowth.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387493 "|FinalProject|datapath:data|meowth_attack:enemy_attack|drawMeowth:draw_meowth|meowth_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meowth_counter_x_y datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth_counter_x_y:testCountX_Y " "Elaborating entity \"meowth_counter_x_y\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth_counter_x_y:testCountX_Y\"" {  } { { "drawMeowth.v" "testCountX_Y" { Text "W:/FinalProject/drawMeowth.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387493 ""}
{ "Warning" "WSGN_SEARCH_FILE" "meowth3843x3.v 1 1 " "Using design file meowth3843x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 meowth3843x3 " "Found entity 1: meowth3843x3" {  } { { "meowth3843x3.v" "" { Text "W:/FinalProject/meowth3843x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meowth3843x3 datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth " "Elaborating entity \"meowth3843x3\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\"" {  } { { "drawMeowth.v" "meowth" { Text "W:/FinalProject/drawMeowth.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\|altsyncram:altsyncram_component\"" {  } { { "meowth3843x3.v" "altsyncram_component" { Text "W:/FinalProject/meowth3843x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\|altsyncram:altsyncram_component\"" {  } { { "meowth3843x3.v" "" { Text "W:/FinalProject/meowth3843x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948387534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/meowth/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/meowth/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3843 " "Parameter \"numwords_a\" = \"3843\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387536 ""}  } { { "meowth3843x3.v" "" { Text "W:/FinalProject/meowth3843x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948387536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgs1 " "Found entity 1: altsyncram_vgs1" {  } { { "db/altsyncram_vgs1.tdf" "" { Text "W:/FinalProject/db/altsyncram_vgs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948387587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgs1 datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\|altsyncram:altsyncram_component\|altsyncram_vgs1:auto_generated " "Elaborating entity \"altsyncram_vgs1\" for hierarchy \"datapath:data\|meowth_attack:enemy_attack\|drawMeowth:draw_meowth\|meowth3843x3:meowth\|altsyncram:altsyncram_component\|altsyncram_vgs1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387588 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawtitlescreen.v(47) " "Verilog HDL information at drawtitlescreen.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawtitlescreen.v" "" { Text "W:/FinalProject/drawtitlescreen.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948387614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawtitlescreen.v(82) " "Verilog HDL information at drawtitlescreen.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawtitlescreen.v" "" { Text "W:/FinalProject/drawtitlescreen.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948387615 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawtitlescreen.v 3 3 " "Using design file drawtitlescreen.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawTitleScreen " "Found entity 1: drawTitleScreen" {  } { { "drawtitlescreen.v" "" { Text "W:/FinalProject/drawtitlescreen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387616 ""} { "Info" "ISGN_ENTITY_NAME" "2 title_counter_x_y " "Found entity 2: title_counter_x_y" {  } { { "drawtitlescreen.v" "" { Text "W:/FinalProject/drawtitlescreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387616 ""} { "Info" "ISGN_ENTITY_NAME" "3 title_address_counter " "Found entity 3: title_address_counter" {  } { { "drawtitlescreen.v" "" { Text "W:/FinalProject/drawtitlescreen.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387616 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawTitleScreen datapath:data\|drawTitleScreen:title " "Elaborating entity \"drawTitleScreen\" for hierarchy \"datapath:data\|drawTitleScreen:title\"" {  } { { "FinalProject.v" "title" { Text "W:/FinalProject/FinalProject.v" 3473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387616 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawtitlescreen.v(17) " "Verilog HDL assignment warning at drawtitlescreen.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawtitlescreen.v" "" { Text "W:/FinalProject/drawtitlescreen.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387621 "|FinalProject|datapath:data|drawTitleScreen:title"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_address_counter datapath:data\|drawTitleScreen:title\|title_address_counter:testCount " "Elaborating entity \"title_address_counter\" for hierarchy \"datapath:data\|drawTitleScreen:title\|title_address_counter:testCount\"" {  } { { "drawtitlescreen.v" "testCount" { Text "W:/FinalProject/drawtitlescreen.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 drawtitlescreen.v(89) " "Verilog HDL assignment warning at drawtitlescreen.v(89): truncated value with size 32 to match size of target (17)" {  } { { "drawtitlescreen.v" "" { Text "W:/FinalProject/drawtitlescreen.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387640 "|FinalProject|datapath:data|drawTitleScreen:title|title_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title_counter_x_y datapath:data\|drawTitleScreen:title\|title_counter_x_y:testCountX_Y " "Elaborating entity \"title_counter_x_y\" for hierarchy \"datapath:data\|drawTitleScreen:title\|title_counter_x_y:testCountX_Y\"" {  } { { "drawtitlescreen.v" "testCountX_Y" { Text "W:/FinalProject/drawtitlescreen.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387641 ""}
{ "Warning" "WSGN_SEARCH_FILE" "title320x240.v 1 1 " "Using design file title320x240.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 title320x240 " "Found entity 1: title320x240" {  } { { "title320x240.v" "" { Text "W:/FinalProject/title320x240.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387658 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "title320x240 datapath:data\|drawTitleScreen:title\|title320x240:title " "Elaborating entity \"title320x240\" for hierarchy \"datapath:data\|drawTitleScreen:title\|title320x240:title\"" {  } { { "drawtitlescreen.v" "title" { Text "W:/FinalProject/drawtitlescreen.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|drawTitleScreen:title\|title320x240:title\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|drawTitleScreen:title\|title320x240:title\|altsyncram:altsyncram_component\"" {  } { { "title320x240.v" "altsyncram_component" { Text "W:/FinalProject/title320x240.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|drawTitleScreen:title\|title320x240:title\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|drawTitleScreen:title\|title320x240:title\|altsyncram:altsyncram_component\"" {  } { { "title320x240.v" "" { Text "W:/FinalProject/title320x240.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948387691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|drawTitleScreen:title\|title320x240:title\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|drawTitleScreen:title\|title320x240:title\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/draw title/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/draw title/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387693 ""}  } { { "title320x240.v" "" { Text "W:/FinalProject/title320x240.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948387693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jts1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jts1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jts1 " "Found entity 1: altsyncram_jts1" {  } { { "db/altsyncram_jts1.tdf" "" { Text "W:/FinalProject/db/altsyncram_jts1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948387749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jts1 datapath:data\|drawTitleScreen:title\|title320x240:title\|altsyncram:altsyncram_component\|altsyncram_jts1:auto_generated " "Elaborating entity \"altsyncram_jts1\" for hierarchy \"datapath:data\|drawTitleScreen:title\|title320x240:title\|altsyncram:altsyncram_component\|altsyncram_jts1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawHP datapath:data\|drawHP:meowth_HP " "Elaborating entity \"drawHP\" for hierarchy \"datapath:data\|drawHP:meowth_HP\"" {  } { { "FinalProject.v" "meowth_HP" { Text "W:/FinalProject/FinalProject.v" 3484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387794 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawHP.v(26) " "Verilog HDL assignment warning at drawHP.v(26): truncated value with size 32 to match size of target (1)" {  } { { "drawHP.v" "" { Text "W:/FinalProject/drawHP.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387814 "|FinalProject|datapath:data|drawHP:meowth_HP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_address_counter datapath:data\|drawHP:meowth_HP\|HP_address_counter:testCount " "Elaborating entity \"HP_address_counter\" for hierarchy \"datapath:data\|drawHP:meowth_HP\|HP_address_counter:testCount\"" {  } { { "drawHP.v" "testCount" { Text "W:/FinalProject/drawHP.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 drawHP.v(98) " "Verilog HDL assignment warning at drawHP.v(98): truncated value with size 32 to match size of target (13)" {  } { { "drawHP.v" "" { Text "W:/FinalProject/drawHP.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387819 "|FinalProject|datapath:data|drawHP:meowth_HP|HP_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_counter_x_y datapath:data\|drawHP:meowth_HP\|HP_counter_x_y:testCountX_Y " "Elaborating entity \"HP_counter_x_y\" for hierarchy \"datapath:data\|drawHP:meowth_HP\|HP_counter_x_y:testCountX_Y\"" {  } { { "drawHP.v" "testCountX_Y" { Text "W:/FinalProject/drawHP.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hp5069x3.v 1 1 " "Using design file hp5069x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HP5069x3 " "Found entity 1: HP5069x3" {  } { { "hp5069x3.v" "" { Text "W:/FinalProject/hp5069x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387839 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP5069x3 datapath:data\|drawHP:meowth_HP\|HP5069x3:HP " "Elaborating entity \"HP5069x3\" for hierarchy \"datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\"" {  } { { "drawHP.v" "HP" { Text "W:/FinalProject/drawHP.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\|altsyncram:altsyncram_component\"" {  } { { "hp5069x3.v" "altsyncram_component" { Text "W:/FinalProject/hp5069x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\|altsyncram:altsyncram_component\"" {  } { { "hp5069x3.v" "" { Text "W:/FinalProject/hp5069x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948387856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/hpbar/HP_BAR.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/hpbar/HP_BAR.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5069 " "Parameter \"numwords_a\" = \"5069\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387858 ""}  } { { "hp5069x3.v" "" { Text "W:/FinalProject/hp5069x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948387858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qr1 " "Found entity 1: altsyncram_2qr1" {  } { { "db/altsyncram_2qr1.tdf" "" { Text "W:/FinalProject/db/altsyncram_2qr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948387908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2qr1 datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\|altsyncram:altsyncram_component\|altsyncram_2qr1:auto_generated " "Elaborating entity \"altsyncram_2qr1\" for hierarchy \"datapath:data\|drawHP:meowth_HP\|HP5069x3:HP\|altsyncram:altsyncram_component\|altsyncram_2qr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawteamrocket.v(47) " "Verilog HDL information at drawteamrocket.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawteamrocket.v" "" { Text "W:/FinalProject/drawteamrocket.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948387938 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawteamrocket.v(82) " "Verilog HDL information at drawteamrocket.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawteamrocket.v" "" { Text "W:/FinalProject/drawteamrocket.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948387938 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawteamrocket.v 3 3 " "Using design file drawteamrocket.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawTeamRocket " "Found entity 1: drawTeamRocket" {  } { { "drawteamrocket.v" "" { Text "W:/FinalProject/drawteamrocket.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387939 ""} { "Info" "ISGN_ENTITY_NAME" "2 teamrocket_counter_x_y " "Found entity 2: teamrocket_counter_x_y" {  } { { "drawteamrocket.v" "" { Text "W:/FinalProject/drawteamrocket.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387939 ""} { "Info" "ISGN_ENTITY_NAME" "3 teamrocket_address_counter " "Found entity 3: teamrocket_address_counter" {  } { { "drawteamrocket.v" "" { Text "W:/FinalProject/drawteamrocket.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948387939 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948387939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawTeamRocket datapath:data\|drawTeamRocket:team_rocket " "Elaborating entity \"drawTeamRocket\" for hierarchy \"datapath:data\|drawTeamRocket:team_rocket\"" {  } { { "FinalProject.v" "team_rocket" { Text "W:/FinalProject/FinalProject.v" 3505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawteamrocket.v(17) " "Verilog HDL assignment warning at drawteamrocket.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawteamrocket.v" "" { Text "W:/FinalProject/drawteamrocket.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387946 "|FinalProject|datapath:data|drawTeamRocket:team_rocket"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teamrocket_address_counter datapath:data\|drawTeamRocket:team_rocket\|teamrocket_address_counter:testCount " "Elaborating entity \"teamrocket_address_counter\" for hierarchy \"datapath:data\|drawTeamRocket:team_rocket\|teamrocket_address_counter:testCount\"" {  } { { "drawteamrocket.v" "testCount" { Text "W:/FinalProject/drawteamrocket.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 drawteamrocket.v(89) " "Verilog HDL assignment warning at drawteamrocket.v(89): truncated value with size 32 to match size of target (13)" {  } { { "drawteamrocket.v" "" { Text "W:/FinalProject/drawteamrocket.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948387952 "|FinalProject|datapath:data|drawTeamRocket:team_rocket|teamrocket_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teamrocket_counter_x_y datapath:data\|drawTeamRocket:team_rocket\|teamrocket_counter_x_y:testCountX_Y " "Elaborating entity \"teamrocket_counter_x_y\" for hierarchy \"datapath:data\|drawTeamRocket:team_rocket\|teamrocket_counter_x_y:testCountX_Y\"" {  } { { "drawteamrocket.v" "testCountX_Y" { Text "W:/FinalProject/drawteamrocket.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teamrocket4970x3 datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket " "Elaborating entity \"teamrocket4970x3\" for hierarchy \"datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\"" {  } { { "drawteamrocket.v" "teamrocket" { Text "W:/FinalProject/drawteamrocket.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948387964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\|altsyncram:altsyncram_component\"" {  } { { "teamrocket4970x3.v" "altsyncram_component" { Text "W:/FinalProject/teamrocket4970x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\|altsyncram:altsyncram_component\"" {  } { { "teamrocket4970x3.v" "" { Text "W:/FinalProject/teamrocket4970x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948388011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/team rocket/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/team rocket/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4970 " "Parameter \"numwords_a\" = \"4970\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388013 ""}  } { { "teamrocket4970x3.v" "" { Text "W:/FinalProject/teamrocket4970x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948388013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tus1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tus1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tus1 " "Found entity 1: altsyncram_tus1" {  } { { "db/altsyncram_tus1.tdf" "" { Text "W:/FinalProject/db/altsyncram_tus1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948388062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tus1 datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\|altsyncram:altsyncram_component\|altsyncram_tus1:auto_generated " "Elaborating entity \"altsyncram_tus1\" for hierarchy \"datapath:data\|drawTeamRocket:team_rocket\|teamrocket4970x3:teamrocket\|altsyncram:altsyncram_component\|altsyncram_tus1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawTrainer datapath:data\|drawTrainer:trainer " "Elaborating entity \"drawTrainer\" for hierarchy \"datapath:data\|drawTrainer:trainer\"" {  } { { "FinalProject.v" "trainer" { Text "W:/FinalProject/FinalProject.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawTrainer.v(17) " "Verilog HDL assignment warning at drawTrainer.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawTrainer.v" "" { Text "W:/FinalProject/drawTrainer.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388082 "|FinalProject|datapath:data|drawTrainer:trainer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trainer_address_counter datapath:data\|drawTrainer:trainer\|trainer_address_counter:testCount " "Elaborating entity \"trainer_address_counter\" for hierarchy \"datapath:data\|drawTrainer:trainer\|trainer_address_counter:testCount\"" {  } { { "drawTrainer.v" "testCount" { Text "W:/FinalProject/drawTrainer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 drawTrainer.v(89) " "Verilog HDL assignment warning at drawTrainer.v(89): truncated value with size 32 to match size of target (12)" {  } { { "drawTrainer.v" "" { Text "W:/FinalProject/drawTrainer.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388088 "|FinalProject|datapath:data|drawTrainer:trainer|trainer_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trainer_counter_x_y datapath:data\|drawTrainer:trainer\|trainer_counter_x_y:testCountX_Y " "Elaborating entity \"trainer_counter_x_y\" for hierarchy \"datapath:data\|drawTrainer:trainer\|trainer_counter_x_y:testCountX_Y\"" {  } { { "drawTrainer.v" "testCountX_Y" { Text "W:/FinalProject/drawTrainer.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388088 ""}
{ "Warning" "WSGN_SEARCH_FILE" "trainer3717x3.v 1 1 " "Using design file trainer3717x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 trainer3717x3 " "Found entity 1: trainer3717x3" {  } { { "trainer3717x3.v" "" { Text "W:/FinalProject/trainer3717x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trainer3717x3 datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer " "Elaborating entity \"trainer3717x3\" for hierarchy \"datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\"" {  } { { "drawTrainer.v" "trainer" { Text "W:/FinalProject/drawTrainer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\|altsyncram:altsyncram_component\"" {  } { { "trainer3717x3.v" "altsyncram_component" { Text "W:/FinalProject/trainer3717x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\|altsyncram:altsyncram_component\"" {  } { { "trainer3717x3.v" "" { Text "W:/FinalProject/trainer3717x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948388135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/trainer graphic/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/trainer graphic/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3717 " "Parameter \"numwords_a\" = \"3717\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388137 ""}  } { { "trainer3717x3.v" "" { Text "W:/FinalProject/trainer3717x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948388137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubt1 " "Found entity 1: altsyncram_ubt1" {  } { { "db/altsyncram_ubt1.tdf" "" { Text "W:/FinalProject/db/altsyncram_ubt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948388189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubt1 datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\|altsyncram:altsyncram_component\|altsyncram_ubt1:auto_generated " "Elaborating entity \"altsyncram_ubt1\" for hierarchy \"datapath:data\|drawTrainer:trainer\|trainer3717x3:trainer\|altsyncram:altsyncram_component\|altsyncram_ubt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawattackmenu.v(47) " "Verilog HDL information at drawattackmenu.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawattackmenu.v" "" { Text "W:/FinalProject/drawattackmenu.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948388216 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawattackmenu.v(82) " "Verilog HDL information at drawattackmenu.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawattackmenu.v" "" { Text "W:/FinalProject/drawattackmenu.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948388217 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawattackmenu.v 3 3 " "Using design file drawattackmenu.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawAttackMenu " "Found entity 1: drawAttackMenu" {  } { { "drawattackmenu.v" "" { Text "W:/FinalProject/drawattackmenu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388218 ""} { "Info" "ISGN_ENTITY_NAME" "2 attackmenu_counter_x_y " "Found entity 2: attackmenu_counter_x_y" {  } { { "drawattackmenu.v" "" { Text "W:/FinalProject/drawattackmenu.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388218 ""} { "Info" "ISGN_ENTITY_NAME" "3 attackmenu_address_counter " "Found entity 3: attackmenu_address_counter" {  } { { "drawattackmenu.v" "" { Text "W:/FinalProject/drawattackmenu.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawAttackMenu datapath:data\|drawAttackMenu:Menu " "Elaborating entity \"drawAttackMenu\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\"" {  } { { "FinalProject.v" "Menu" { Text "W:/FinalProject/FinalProject.v" 3527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawattackmenu.v(17) " "Verilog HDL assignment warning at drawattackmenu.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawattackmenu.v" "" { Text "W:/FinalProject/drawattackmenu.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388229 "|FinalProject|datapath:data|drawAttackMenu:Menu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attackmenu_address_counter datapath:data\|drawAttackMenu:Menu\|attackmenu_address_counter:testCount " "Elaborating entity \"attackmenu_address_counter\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\|attackmenu_address_counter:testCount\"" {  } { { "drawattackmenu.v" "testCount" { Text "W:/FinalProject/drawattackmenu.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388230 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 drawattackmenu.v(89) " "Verilog HDL assignment warning at drawattackmenu.v(89): truncated value with size 32 to match size of target (16)" {  } { { "drawattackmenu.v" "" { Text "W:/FinalProject/drawattackmenu.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388236 "|FinalProject|datapath:data|drawAttackMenu:Menu|attackmenu_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attackmenu_counter_x_y datapath:data\|drawAttackMenu:Menu\|attackmenu_counter_x_y:testCountX_Y " "Elaborating entity \"attackmenu_counter_x_y\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\|attackmenu_counter_x_y:testCountX_Y\"" {  } { { "drawattackmenu.v" "testCountX_Y" { Text "W:/FinalProject/drawattackmenu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "attackmenu13430x3.v 1 1 " "Using design file attackmenu13430x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 attackmenu13430x3 " "Found entity 1: attackmenu13430x3" {  } { { "attackmenu13430x3.v" "" { Text "W:/FinalProject/attackmenu13430x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388255 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attackmenu13430x3 datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu " "Elaborating entity \"attackmenu13430x3\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\"" {  } { { "drawattackmenu.v" "attackmenu" { Text "W:/FinalProject/drawattackmenu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\"" {  } { { "attackmenu13430x3.v" "altsyncram_component" { Text "W:/FinalProject/attackmenu13430x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\"" {  } { { "attackmenu13430x3.v" "" { Text "W:/FinalProject/attackmenu13430x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948388280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/attack menu/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/attack menu/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 13430 " "Parameter \"numwords_a\" = \"13430\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388281 ""}  } { { "attackmenu13430x3.v" "" { Text "W:/FinalProject/attackmenu13430x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948388281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_30t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_30t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_30t1 " "Found entity 1: altsyncram_30t1" {  } { { "db/altsyncram_30t1.tdf" "" { Text "W:/FinalProject/db/altsyncram_30t1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948388333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_30t1 datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\|altsyncram_30t1:auto_generated " "Elaborating entity \"altsyncram_30t1\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\|altsyncram_30t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "W:/FinalProject/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948388392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\|altsyncram_30t1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\|altsyncram_30t1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_30t1.tdf" "decode3" { Text "W:/FinalProject/db/altsyncram_30t1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "W:/FinalProject/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948388449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\|altsyncram_30t1:auto_generated\|decode_u0a:rden_decode " "Elaborating entity \"decode_u0a\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\|altsyncram_30t1:auto_generated\|decode_u0a:rden_decode\"" {  } { { "db/altsyncram_30t1.tdf" "rden_decode" { Text "W:/FinalProject/db/altsyncram_30t1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gfb " "Found entity 1: mux_gfb" {  } { { "db/mux_gfb.tdf" "" { Text "W:/FinalProject/db/mux_gfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948388504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gfb datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\|altsyncram_30t1:auto_generated\|mux_gfb:mux2 " "Elaborating entity \"mux_gfb\" for hierarchy \"datapath:data\|drawAttackMenu:Menu\|attackmenu13430x3:attackmenu\|altsyncram:altsyncram_component\|altsyncram_30t1:auto_generated\|mux_gfb:mux2\"" {  } { { "db/altsyncram_30t1.tdf" "mux2" { Text "W:/FinalProject/db/altsyncram_30t1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388505 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawteam.v(47) " "Verilog HDL information at drawteam.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawteam.v" "" { Text "W:/FinalProject/drawteam.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948388533 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawteam.v(82) " "Verilog HDL information at drawteam.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawteam.v" "" { Text "W:/FinalProject/drawteam.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948388534 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawteam.v 3 3 " "Using design file drawteam.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawTeam " "Found entity 1: drawTeam" {  } { { "drawteam.v" "" { Text "W:/FinalProject/drawteam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388535 ""} { "Info" "ISGN_ENTITY_NAME" "2 team_counter_x_y " "Found entity 2: team_counter_x_y" {  } { { "drawteam.v" "" { Text "W:/FinalProject/drawteam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388535 ""} { "Info" "ISGN_ENTITY_NAME" "3 team_address_counter " "Found entity 3: team_address_counter" {  } { { "drawteam.v" "" { Text "W:/FinalProject/drawteam.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388535 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawTeam datapath:data\|drawTeam:team_menu " "Elaborating entity \"drawTeam\" for hierarchy \"datapath:data\|drawTeam:team_menu\"" {  } { { "FinalProject.v" "team_menu" { Text "W:/FinalProject/FinalProject.v" 3538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawteam.v(17) " "Verilog HDL assignment warning at drawteam.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawteam.v" "" { Text "W:/FinalProject/drawteam.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388543 "|FinalProject|datapath:data|drawTeam:team_menu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "team_address_counter datapath:data\|drawTeam:team_menu\|team_address_counter:testCount " "Elaborating entity \"team_address_counter\" for hierarchy \"datapath:data\|drawTeam:team_menu\|team_address_counter:testCount\"" {  } { { "drawteam.v" "testCount" { Text "W:/FinalProject/drawteam.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 drawteam.v(89) " "Verilog HDL assignment warning at drawteam.v(89): truncated value with size 32 to match size of target (16)" {  } { { "drawteam.v" "" { Text "W:/FinalProject/drawteam.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388547 "|FinalProject|datapath:data|drawTeam:team_menu|team_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "team_counter_x_y datapath:data\|drawTeam:team_menu\|team_counter_x_y:testCountX_Y " "Elaborating entity \"team_counter_x_y\" for hierarchy \"datapath:data\|drawTeam:team_menu\|team_counter_x_y:testCountX_Y\"" {  } { { "drawteam.v" "testCountX_Y" { Text "W:/FinalProject/drawteam.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "team13430x3.v 1 1 " "Using design file team13430x3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 team13430x3 " "Found entity 1: team13430x3" {  } { { "team13430x3.v" "" { Text "W:/FinalProject/team13430x3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388581 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "team13430x3 datapath:data\|drawTeam:team_menu\|team13430x3:team " "Elaborating entity \"team13430x3\" for hierarchy \"datapath:data\|drawTeam:team_menu\|team13430x3:team\"" {  } { { "drawteam.v" "team" { Text "W:/FinalProject/drawteam.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|drawTeam:team_menu\|team13430x3:team\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|drawTeam:team_menu\|team13430x3:team\|altsyncram:altsyncram_component\"" {  } { { "team13430x3.v" "altsyncram_component" { Text "W:/FinalProject/team13430x3.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|drawTeam:team_menu\|team13430x3:team\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|drawTeam:team_menu\|team13430x3:team\|altsyncram:altsyncram_component\"" {  } { { "team13430x3.v" "" { Text "W:/FinalProject/team13430x3.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948388607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|drawTeam:team_menu\|team13430x3:team\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|drawTeam:team_menu\|team13430x3:team\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/team/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/team/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 13430 " "Parameter \"numwords_a\" = \"13430\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388610 ""}  } { { "team13430x3.v" "" { Text "W:/FinalProject/team13430x3.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948388610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tas1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tas1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tas1 " "Found entity 1: altsyncram_tas1" {  } { { "db/altsyncram_tas1.tdf" "" { Text "W:/FinalProject/db/altsyncram_tas1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948388662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tas1 datapath:data\|drawTeam:team_menu\|team13430x3:team\|altsyncram:altsyncram_component\|altsyncram_tas1:auto_generated " "Elaborating entity \"altsyncram_tas1\" for hierarchy \"datapath:data\|drawTeam:team_menu\|team13430x3:team\|altsyncram:altsyncram_component\|altsyncram_tas1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "damage_pika.v(88) " "Verilog HDL information at damage_pika.v(88): always construct contains both blocking and non-blocking assignments" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 88 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948388696 ""}
{ "Warning" "WSGN_SEARCH_FILE" "damage_pika.v 8 8 " "Using design file damage_pika.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 damage_pika " "Found entity 1: damage_pika" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388698 ""} { "Info" "ISGN_ENTITY_NAME" "2 decrement_control " "Found entity 2: decrement_control" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388698 ""} { "Info" "ISGN_ENTITY_NAME" "3 DMG_calculator " "Found entity 3: DMG_calculator" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388698 ""} { "Info" "ISGN_ENTITY_NAME" "4 out_DMG " "Found entity 4: out_DMG" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388698 ""} { "Info" "ISGN_ENTITY_NAME" "5 HP_calc " "Found entity 5: HP_calc" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388698 ""} { "Info" "ISGN_ENTITY_NAME" "6 DMG_reg " "Found entity 6: DMG_reg" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388698 ""} { "Info" "ISGN_ENTITY_NAME" "7 DMG_LUT " "Found entity 7: DMG_LUT" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388698 ""} { "Info" "ISGN_ENTITY_NAME" "8 DMG_chooser " "Found entity 8: DMG_chooser" {  } { { "damage_pika.v" "" { Text "W:/FinalProject/damage_pika.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388698 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "damage_pika datapath:data\|damage_pika:pika_damage " "Elaborating entity \"damage_pika\" for hierarchy \"datapath:data\|damage_pika:pika_damage\"" {  } { { "FinalProject.v" "pika_damage" { Text "W:/FinalProject/FinalProject.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_DMG datapath:data\|damage_pika:pika_damage\|out_DMG:DMG " "Elaborating entity \"out_DMG\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|out_DMG:DMG\"" {  } { { "damage_pika.v" "DMG" { Text "W:/FinalProject/damage_pika.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMG_chooser datapath:data\|damage_pika:pika_damage\|out_DMG:DMG\|DMG_chooser:choose_DMG " "Elaborating entity \"DMG_chooser\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|out_DMG:DMG\|DMG_chooser:choose_DMG\"" {  } { { "damage_pika.v" "choose_DMG" { Text "W:/FinalProject/damage_pika.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMG_reg datapath:data\|damage_pika:pika_damage\|out_DMG:DMG\|DMG_reg:DMG " "Elaborating entity \"DMG_reg\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|out_DMG:DMG\|DMG_reg:DMG\"" {  } { { "damage_pika.v" "DMG" { Text "W:/FinalProject/damage_pika.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMG_LUT datapath:data\|damage_pika:pika_damage\|out_DMG:DMG\|DMG_LUT:lut " "Elaborating entity \"DMG_LUT\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|out_DMG:DMG\|DMG_LUT:lut\"" {  } { { "damage_pika.v" "lut" { Text "W:/FinalProject/damage_pika.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HP_calc datapath:data\|damage_pika:pika_damage\|HP_calc:HP " "Elaborating entity \"HP_calc\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|HP_calc:HP\"" {  } { { "damage_pika.v" "HP" { Text "W:/FinalProject/damage_pika.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMG_calculator datapath:data\|damage_pika:pika_damage\|DMG_calculator:d_calc " "Elaborating entity \"DMG_calculator\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|DMG_calculator:d_calc\"" {  } { { "damage_pika.v" "d_calc" { Text "W:/FinalProject/damage_pika.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrement_control datapath:data\|damage_pika:pika_damage\|decrement_control:d_control " "Elaborating entity \"decrement_control\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|decrement_control:d_control\"" {  } { { "damage_pika.v" "d_control" { Text "W:/FinalProject/damage_pika.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388775 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawwhite.v 2 2 " "Using design file drawwhite.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawWhite " "Found entity 1: drawWhite" {  } { { "drawwhite.v" "" { Text "W:/FinalProject/drawwhite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388790 ""} { "Info" "ISGN_ENTITY_NAME" "2 white_counter_x_y " "Found entity 2: white_counter_x_y" {  } { { "drawwhite.v" "" { Text "W:/FinalProject/drawwhite.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawWhite datapath:data\|damage_pika:pika_damage\|drawWhite:white " "Elaborating entity \"drawWhite\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|drawWhite:white\"" {  } { { "damage_pika.v" "white" { Text "W:/FinalProject/damage_pika.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawwhite.v(17) " "Verilog HDL assignment warning at drawwhite.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawwhite.v" "" { Text "W:/FinalProject/drawwhite.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388796 "|FinalProject|datapath:data|damage:pika_damage|drawWhite:white"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "white_counter_x_y datapath:data\|damage_pika:pika_damage\|drawWhite:white\|white_counter_x_y:testCountX_Y " "Elaborating entity \"white_counter_x_y\" for hierarchy \"datapath:data\|damage_pika:pika_damage\|drawWhite:white\|white_counter_x_y:testCountX_Y\"" {  } { { "drawwhite.v" "testCountX_Y" { Text "W:/FinalProject/drawwhite.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "damage_meowth datapath:data\|damage_meowth:meowth_damage " "Elaborating entity \"damage_meowth\" for hierarchy \"datapath:data\|damage_meowth:meowth_damage\"" {  } { { "FinalProject.v" "meowth_damage" { Text "W:/FinalProject/FinalProject.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decrement_control_m datapath:data\|damage_meowth:meowth_damage\|decrement_control_m:d_control " "Elaborating entity \"decrement_control_m\" for hierarchy \"datapath:data\|damage_meowth:meowth_damage\|decrement_control_m:d_control\"" {  } { { "damage_meowth.v" "d_control" { Text "W:/FinalProject/damage_meowth.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "white_out datapath:data\|white_out:clear_screen " "Elaborating entity \"white_out\" for hierarchy \"datapath:data\|white_out:clear_screen\"" {  } { { "FinalProject.v" "clear_screen" { Text "W:/FinalProject/FinalProject.v" 3573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FinalProject.v(3891) " "Verilog HDL assignment warning at FinalProject.v(3891): truncated value with size 32 to match size of target (1)" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388870 "|FinalProject|datapath:data|white_out:clear_screen"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawwin.v(47) " "Verilog HDL information at drawwin.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawwin.v" "" { Text "W:/FinalProject/drawwin.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948388890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawwin.v(82) " "Verilog HDL information at drawwin.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawwin.v" "" { Text "W:/FinalProject/drawwin.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948388890 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawwin.v 3 3 " "Using design file drawwin.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawWin " "Found entity 1: drawWin" {  } { { "drawwin.v" "" { Text "W:/FinalProject/drawwin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388891 ""} { "Info" "ISGN_ENTITY_NAME" "2 win_counter_x_y " "Found entity 2: win_counter_x_y" {  } { { "drawwin.v" "" { Text "W:/FinalProject/drawwin.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388891 ""} { "Info" "ISGN_ENTITY_NAME" "3 win_address_counter " "Found entity 3: win_address_counter" {  } { { "drawwin.v" "" { Text "W:/FinalProject/drawwin.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388891 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawWin datapath:data\|drawWin:win " "Elaborating entity \"drawWin\" for hierarchy \"datapath:data\|drawWin:win\"" {  } { { "FinalProject.v" "win" { Text "W:/FinalProject/FinalProject.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawwin.v(17) " "Verilog HDL assignment warning at drawwin.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawwin.v" "" { Text "W:/FinalProject/drawwin.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388897 "|FinalProject|datapath:data|drawWin:win"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_address_counter datapath:data\|drawWin:win\|win_address_counter:testCount " "Elaborating entity \"win_address_counter\" for hierarchy \"datapath:data\|drawWin:win\|win_address_counter:testCount\"" {  } { { "drawwin.v" "testCount" { Text "W:/FinalProject/drawwin.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388898 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 drawwin.v(89) " "Verilog HDL assignment warning at drawwin.v(89): truncated value with size 32 to match size of target (17)" {  } { { "drawwin.v" "" { Text "W:/FinalProject/drawwin.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948388902 "|FinalProject|datapath:data|drawWin:win|win_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_counter_x_y datapath:data\|drawWin:win\|win_counter_x_y:testCountX_Y " "Elaborating entity \"win_counter_x_y\" for hierarchy \"datapath:data\|drawWin:win\|win_counter_x_y:testCountX_Y\"" {  } { { "drawwin.v" "testCountX_Y" { Text "W:/FinalProject/drawwin.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388902 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gamewin320x240.v 1 1 " "Using design file gamewin320x240.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gamewin320x240 " "Found entity 1: gamewin320x240" {  } { { "gamewin320x240.v" "" { Text "W:/FinalProject/gamewin320x240.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948388920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948388920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamewin320x240 datapath:data\|drawWin:win\|gamewin320x240:win " "Elaborating entity \"gamewin320x240\" for hierarchy \"datapath:data\|drawWin:win\|gamewin320x240:win\"" {  } { { "drawwin.v" "win" { Text "W:/FinalProject/drawwin.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|drawWin:win\|gamewin320x240:win\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|drawWin:win\|gamewin320x240:win\|altsyncram:altsyncram_component\"" {  } { { "gamewin320x240.v" "altsyncram_component" { Text "W:/FinalProject/gamewin320x240.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|drawWin:win\|gamewin320x240:win\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|drawWin:win\|gamewin320x240:win\|altsyncram:altsyncram_component\"" {  } { { "gamewin320x240.v" "" { Text "W:/FinalProject/gamewin320x240.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948388953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|drawWin:win\|gamewin320x240:win\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|drawWin:win\|gamewin320x240:win\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/end game win/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/end game win/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948388955 ""}  } { { "gamewin320x240.v" "" { Text "W:/FinalProject/gamewin320x240.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948388955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_21t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_21t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_21t1 " "Found entity 1: altsyncram_21t1" {  } { { "db/altsyncram_21t1.tdf" "" { Text "W:/FinalProject/db/altsyncram_21t1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948389013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948389013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_21t1 datapath:data\|drawWin:win\|gamewin320x240:win\|altsyncram:altsyncram_component\|altsyncram_21t1:auto_generated " "Elaborating entity \"altsyncram_21t1\" for hierarchy \"datapath:data\|drawWin:win\|gamewin320x240:win\|altsyncram:altsyncram_component\|altsyncram_21t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawlose.v(47) " "Verilog HDL information at drawlose.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "drawlose.v" "" { Text "W:/FinalProject/drawlose.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948389092 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawlose.v(82) " "Verilog HDL information at drawlose.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "drawlose.v" "" { Text "W:/FinalProject/drawlose.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1448948389092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "drawlose.v 3 3 " "Using design file drawlose.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 drawLose " "Found entity 1: drawLose" {  } { { "drawlose.v" "" { Text "W:/FinalProject/drawlose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948389093 ""} { "Info" "ISGN_ENTITY_NAME" "2 lose_counter_x_y " "Found entity 2: lose_counter_x_y" {  } { { "drawlose.v" "" { Text "W:/FinalProject/drawlose.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948389093 ""} { "Info" "ISGN_ENTITY_NAME" "3 lose_address_counter " "Found entity 3: lose_address_counter" {  } { { "drawlose.v" "" { Text "W:/FinalProject/drawlose.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948389093 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948389093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawLose datapath:data\|drawLose:lose " "Elaborating entity \"drawLose\" for hierarchy \"datapath:data\|drawLose:lose\"" {  } { { "FinalProject.v" "lose" { Text "W:/FinalProject/FinalProject.v" 3596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drawlose.v(17) " "Verilog HDL assignment warning at drawlose.v(17): truncated value with size 32 to match size of target (1)" {  } { { "drawlose.v" "" { Text "W:/FinalProject/drawlose.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948389100 "|FinalProject|datapath:data|drawLose:lose"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lose_address_counter datapath:data\|drawLose:lose\|lose_address_counter:testCount " "Elaborating entity \"lose_address_counter\" for hierarchy \"datapath:data\|drawLose:lose\|lose_address_counter:testCount\"" {  } { { "drawlose.v" "testCount" { Text "W:/FinalProject/drawlose.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 drawlose.v(89) " "Verilog HDL assignment warning at drawlose.v(89): truncated value with size 32 to match size of target (17)" {  } { { "drawlose.v" "" { Text "W:/FinalProject/drawlose.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1448948389125 "|FinalProject|datapath:data|drawLose:lose|lose_address_counter:testCount"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lose_counter_x_y datapath:data\|drawLose:lose\|lose_counter_x_y:testCountX_Y " "Elaborating entity \"lose_counter_x_y\" for hierarchy \"datapath:data\|drawLose:lose\|lose_counter_x_y:testCountX_Y\"" {  } { { "drawlose.v" "testCountX_Y" { Text "W:/FinalProject/drawlose.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "gamelose320x240.v 1 1 " "Using design file gamelose320x240.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gamelose320x240 " "Found entity 1: gamelose320x240" {  } { { "gamelose320x240.v" "" { Text "W:/FinalProject/gamelose320x240.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948389146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1448948389146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamelose320x240 datapath:data\|drawLose:lose\|gamelose320x240:lose " "Elaborating entity \"gamelose320x240\" for hierarchy \"datapath:data\|drawLose:lose\|gamelose320x240:lose\"" {  } { { "drawlose.v" "lose" { Text "W:/FinalProject/drawlose.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath:data\|drawLose:lose\|gamelose320x240:lose\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath:data\|drawLose:lose\|gamelose320x240:lose\|altsyncram:altsyncram_component\"" {  } { { "gamelose320x240.v" "altsyncram_component" { Text "W:/FinalProject/gamelose320x240.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:data\|drawLose:lose\|gamelose320x240:lose\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath:data\|drawLose:lose\|gamelose320x240:lose\|altsyncram:altsyncram_component\"" {  } { { "gamelose320x240.v" "" { Text "W:/FinalProject/gamelose320x240.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948389177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:data\|drawLose:lose\|gamelose320x240:lose\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath:data\|drawLose:lose\|gamelose320x240:lose\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../FinalProjectFiles/Sprites/end game/image.colour.mif " "Parameter \"init_file\" = \"../FinalProjectFiles/Sprites/end game/image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389179 ""}  } { { "gamelose320x240.v" "" { Text "W:/FinalProject/gamelose320x240.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1448948389179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kls1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kls1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kls1 " "Found entity 1: altsyncram_kls1" {  } { { "db/altsyncram_kls1.tdf" "" { Text "W:/FinalProject/db/altsyncram_kls1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1448948389235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1448948389235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kls1 datapath:data\|drawLose:lose\|gamelose320x240:lose\|altsyncram:altsyncram_component\|altsyncram_kls1:auto_generated " "Elaborating entity \"altsyncram_kls1\" for hierarchy \"datapath:data\|drawLose:lose\|gamelose320x240:lose\|altsyncram:altsyncram_component\|altsyncram_kls1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_y datapath:data\|choose_y:y " "Elaborating entity \"choose_y\" for hierarchy \"datapath:data\|choose_y:y\"" {  } { { "FinalProject.v" "y" { Text "W:/FinalProject/FinalProject.v" 3615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_x datapath:data\|choose_x:x " "Elaborating entity \"choose_x\" for hierarchy \"datapath:data\|choose_x:x\"" {  } { { "FinalProject.v" "x" { Text "W:/FinalProject/FinalProject.v" 3634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_c datapath:data\|choose_c:colour " "Elaborating entity \"choose_c\" for hierarchy \"datapath:data\|choose_c:colour\"" {  } { { "FinalProject.v" "colour" { Text "W:/FinalProject/FinalProject.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1448948389318 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 FinalProject.v(3844) " "Verilog HDL Always Construct warning at FinalProject.v(3844): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3844 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in2 FinalProject.v(3845) " "Verilog HDL Always Construct warning at FinalProject.v(3845): variable \"in2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3845 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in3 FinalProject.v(3846) " "Verilog HDL Always Construct warning at FinalProject.v(3846): variable \"in3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3846 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in4 FinalProject.v(3847) " "Verilog HDL Always Construct warning at FinalProject.v(3847): variable \"in4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3847 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in5 FinalProject.v(3848) " "Verilog HDL Always Construct warning at FinalProject.v(3848): variable \"in5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3848 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in6 FinalProject.v(3849) " "Verilog HDL Always Construct warning at FinalProject.v(3849): variable \"in6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3849 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in7 FinalProject.v(3850) " "Verilog HDL Always Construct warning at FinalProject.v(3850): variable \"in7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3850 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in8 FinalProject.v(3851) " "Verilog HDL Always Construct warning at FinalProject.v(3851): variable \"in8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3851 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in9 FinalProject.v(3852) " "Verilog HDL Always Construct warning at FinalProject.v(3852): variable \"in9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3852 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in10 FinalProject.v(3853) " "Verilog HDL Always Construct warning at FinalProject.v(3853): variable \"in10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3853 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in11 FinalProject.v(3854) " "Verilog HDL Always Construct warning at FinalProject.v(3854): variable \"in11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3854 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in12 FinalProject.v(3855) " "Verilog HDL Always Construct warning at FinalProject.v(3855): variable \"in12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3855 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389324 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in13 FinalProject.v(3856) " "Verilog HDL Always Construct warning at FinalProject.v(3856): variable \"in13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3856 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389325 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in14 FinalProject.v(3857) " "Verilog HDL Always Construct warning at FinalProject.v(3857): variable \"in14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3857 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389325 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in1 FinalProject.v(3858) " "Verilog HDL Always Construct warning at FinalProject.v(3858): variable \"in1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 3858 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1448948389325 "|FinalProject|datapath:data|choose_c:colour"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1448948391316 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1448948392043 "|FinalProject|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1448948392043 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1448948392204 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1448948393605 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/FinalProject/output_files/FinalProject.map.smsg " "Generated suppressed messages file W:/FinalProject/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1448948393921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1448948394501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394501 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1448948394656 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/FinalProject/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1448948394656 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "FinalProject.v" "" { Text "W:/FinalProject/FinalProject.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1448948394872 "|FinalProject|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1448948394872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1913 " "Implemented 1913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1448948394880 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1448948394880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1694 " "Implemented 1694 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1448948394880 ""} { "Info" "ICUT_CUT_TM_RAMS" "168 " "Implemented 168 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1448948394880 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1448948394880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1448948394880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 273 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 273 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448948395055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 00:39:55 2015 " "Processing ended: Tue Dec 01 00:39:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448948395055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448948395055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448948395055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448948395055 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pikachuRam.qip " "Tcl Script File pikachuRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pikachuRam.qip " "set_global_assignment -name QIP_FILE pikachuRam.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1448948398343 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1448948398343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448948398646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448948398647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 00:39:57 2015 " "Processing started: Tue Dec 01 00:39:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448948398647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1448948398647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1448948398647 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1448948398757 ""}
{ "Info" "0" "" "Project  = FinalProject" {  } {  } 0 0 "Project  = FinalProject" 0 0 "Fitter" 0 0 1448948398757 ""}
{ "Info" "0" "" "Revision = FinalProject" {  } {  } 0 0 "Revision = FinalProject" 0 0 "Fitter" 0 0 1448948398757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1448948399260 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FinalProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FinalProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1448948399517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448948399563 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1448948399563 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1448948399660 ""}  } { { "db/altpll_80u.tdf" "" { Text "W:/FinalProject/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1448948399660 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1448948399683 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component\|altsyncram_49s1:auto_generated\|ram_block1a2 " "Atom \"datapath:data\|quick_attack:attack_one\|drawPikachu:draw_pika\|pikachu3021x3:pika\|altsyncram:altsyncram_component\|altsyncram_49s1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1448948399711 "|FinalProject|datapath:data|quick_attack:attack_one|drawPikachu:draw_pika|pikachu3021x3:pika|altsyncram:altsyncram_component|altsyncram_49s1:auto_generated|ram_block1a2"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1448948399711 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1448948400171 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1448948400350 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1448948400405 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 50 " "No exact pin location assignment(s) for 6 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1448948400655 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1448948412225 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1448948412345 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1448948412345 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 65 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 65 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1448948412346 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1448948412346 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 972 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 972 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1448948412347 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1448948412347 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448948412438 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1448948413755 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1448948413758 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1448948413759 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1448948413773 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948413788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948413788 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948413788 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1448948413788 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1448948413806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1448948413807 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1448948413808 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1448948413877 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448948413881 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1448948413890 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1448948413895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1448948413895 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1448948413898 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1448948414133 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1448948414136 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1448948414136 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1448948414352 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1448948414352 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448948414369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1448948420022 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1448948420677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448948423692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1448948426022 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1448948428428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448948428429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1448948430907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X11_Y23 X21_Y34 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y23 to location X21_Y34" {  } { { "loc" "" { Generic "W:/FinalProject/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X11_Y23 to location X21_Y34"} { { 12 { 0 ""} 11 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1448948438619 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1448948438619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448948443449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1448948443450 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1448948443450 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.01 " "Total time spent on timing analysis during the Fitter is 4.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1448948446550 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448948446813 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448948448547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1448948448716 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1448948450358 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1448948455452 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1448948455831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/FinalProject/output_files/FinalProject.fit.smsg " "Generated suppressed messages file W:/FinalProject/output_files/FinalProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1448948456135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 224 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2555 " "Peak virtual memory: 2555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448948458179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 00:40:58 2015 " "Processing ended: Tue Dec 01 00:40:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448948458179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448948458179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448948458179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1448948458179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1448948461151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448948461152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 00:41:00 2015 " "Processing started: Tue Dec 01 00:41:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448948461152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1448948461152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1448948461152 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pikachuRam.qip " "Tcl Script File pikachuRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pikachuRam.qip " "set_global_assignment -name QIP_FILE pikachuRam.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1448948461276 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1448948461276 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1448948470901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448948474625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 00:41:14 2015 " "Processing ended: Tue Dec 01 00:41:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448948474625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448948474625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448948474625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1448948474625 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1448948475337 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pikachuRam.qip " "Tcl Script File pikachuRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pikachuRam.qip " "set_global_assignment -name QIP_FILE pikachuRam.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1448948476893 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1448948476893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1448948477215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448948477216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 00:41:16 2015 " "Processing started: Tue Dec 01 00:41:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448948477216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448948477216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FinalProject -c FinalProject " "Command: quartus_sta FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448948477216 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1448948477300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1448948478447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1448948478492 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1448948478492 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1448948479741 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FinalProject.sdc " "Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1448948480053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1448948480054 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480085 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480085 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480085 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480085 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1448948480086 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlpath:control\|presentstate.update_HP controlpath:control\|presentstate.update_HP " "create_clock -period 1.000 -name controlpath:control\|presentstate.update_HP controlpath:control\|presentstate.update_HP" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480088 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480088 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480112 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480112 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1448948480112 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1448948480130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480131 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1448948480134 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1448948480216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1448948480424 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448948480424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.506 " "Worst-case setup slack is -4.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.506             -27.010 controlpath:control\|presentstate.update_HP  " "   -4.506             -27.010 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.402           -2618.656 CLOCK_50  " "   -3.402           -2618.656 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.464               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.464               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948480440 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.033 " "Worst-case hold slack is -0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033              -0.033 CLOCK_50  " "   -0.033              -0.033 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.420               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.490               0.000 controlpath:control\|presentstate.update_HP  " "    2.490               0.000 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948480481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448948480494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448948480517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.318 " "Worst-case minimum pulse width slack is 0.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 controlpath:control\|presentstate.update_HP  " "    0.318               0.000 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.862               0.000 CLOCK_50  " "    8.862               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.767               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.767               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948480535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948480535 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1448948480764 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1448948480821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1448948483415 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483713 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483713 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1448948483713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1448948483826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448948483826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.560 " "Worst-case setup slack is -4.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.560             -27.367 controlpath:control\|presentstate.update_HP  " "   -4.560             -27.367 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.108           -2286.947 CLOCK_50  " "   -3.108           -2286.947 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.727               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   33.727               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948483841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.335 " "Worst-case hold slack is -0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335              -0.812 CLOCK_50  " "   -0.335              -0.812 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.399               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.541               0.000 controlpath:control\|presentstate.update_HP  " "    2.541               0.000 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948483882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448948483898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448948483914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.367 " "Worst-case minimum pulse width slack is 0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 controlpath:control\|presentstate.update_HP  " "    0.367               0.000 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.811               0.000 CLOCK_50  " "    8.811               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.746               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.746               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948483932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948483932 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1448948484135 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1448948484382 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1448948486882 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487175 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1448948487175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1448948487203 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448948487203 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.364 " "Worst-case setup slack is -2.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.364           -1467.150 CLOCK_50  " "   -2.364           -1467.150 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.042             -11.789 controlpath:control\|presentstate.update_HP  " "   -2.042             -11.789 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.237               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.237               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948487217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 CLOCK_50  " "    0.160               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.243               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 controlpath:control\|presentstate.update_HP  " "    1.311               0.000 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948487257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448948487271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448948487286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.342 " "Worst-case minimum pulse width slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 controlpath:control\|presentstate.update_HP  " "    0.342               0.000 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.805               0.000 CLOCK_50  " "    8.805               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.887               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.887               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948487304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948487304 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1448948487511 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488221 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1448948488221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1448948488248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1448948488248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.941 " "Worst-case setup slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941             -11.219 controlpath:control\|presentstate.update_HP  " "   -1.941             -11.219 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.773           -1006.208 CLOCK_50  " "   -1.773           -1006.208 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.851               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   35.851               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948488265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.020 " "Worst-case hold slack is -0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.020 CLOCK_50  " "   -0.020              -0.020 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.219               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.306               0.000 controlpath:control\|presentstate.update_HP  " "    1.306               0.000 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948488306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448948488332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1448948488345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.377 " "Worst-case minimum pulse width slack is 0.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 controlpath:control\|presentstate.update_HP  " "    0.377               0.000 controlpath:control\|presentstate.update_HP " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.799               0.000 CLOCK_50  " "    8.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.884               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1448948488361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1448948488361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1448948490451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1448948490451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1159 " "Peak virtual memory: 1159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448948490713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 00:41:30 2015 " "Processing ended: Tue Dec 01 00:41:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448948490713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448948490713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448948490713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448948490713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1448948493458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1448948493458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 00:41:33 2015 " "Processing started: Tue Dec 01 00:41:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1448948493458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1448948493458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1448948493459 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pikachuRam.qip " "Tcl Script File pikachuRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pikachuRam.qip " "set_global_assignment -name QIP_FILE pikachuRam.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1448948493892 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1448948493892 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1448948495267 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FinalProject.vho W:/FinalProject/simulation/modelsim/ simulation " "Generated file FinalProject.vho in folder \"W:/FinalProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1448948496690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1448948496902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 00:41:36 2015 " "Processing ended: Tue Dec 01 00:41:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1448948496902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1448948496902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1448948496902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448948496902 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 507 s " "Quartus II Full Compilation was successful. 0 errors, 507 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1448948497632 ""}
