TimeQuest Timing Analyzer report for pll_test
Fri Dec 02 15:35:52 2016
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Fast 1200mV 0C Model Metastability Report
 49. Multicorner Timing Analysis Summary
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Board Trace Model Assignments
 55. Input Transition Times
 56. Signal Integrity Metrics (Slow 1200mv 0c Model)
 57. Signal Integrity Metrics (Slow 1200mv 85c Model)
 58. Signal Integrity Metrics (Fast 1200mv 0c Model)
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; pll_test                                          ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  50.0%      ;
;     3-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; clk                                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { clk }                                                    ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk    ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0] ; { sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 175.84 MHz ; 175.84 MHz      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.313 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.715 ; 0.000         ;
; clk                                                    ; 9.934 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 4.313 ; timer_cnt[28]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.582      ;
; 4.604 ; timer_cnt[19]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 5.292      ;
; 4.624 ; timer_cnt[31]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.271      ;
; 4.625 ; timer_cnt[27]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.270      ;
; 4.634 ; timer_cnt[22]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 5.249      ;
; 4.634 ; timer_cnt[24]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.261      ;
; 4.658 ; timer_cnt[16]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.237      ;
; 4.698 ; timer_cnt[18]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.197      ;
; 4.751 ; timer_cnt[30]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.144      ;
; 4.797 ; timer_cnt[11]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 5.085      ;
; 4.809 ; timer_cnt[6]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 5.073      ;
; 4.856 ; timer_cnt[26]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 5.039      ;
; 4.906 ; timer_cnt[4]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.976      ;
; 4.980 ; timer_cnt[1]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.938      ;
; 4.988 ; timer_cnt[23]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.908      ;
; 4.990 ; timer_cnt[20]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.906      ;
; 5.003 ; timer_cnt[5]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.879      ;
; 5.012 ; timer_cnt[25]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.884      ;
; 5.069 ; timer_cnt[10]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.813      ;
; 5.074 ; timer_cnt[29]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 4.821      ;
; 5.078 ; timer_cnt[0]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.840      ;
; 5.088 ; timer_cnt[28]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.830      ;
; 5.088 ; timer_cnt[28]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.830      ;
; 5.088 ; timer_cnt[28]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.830      ;
; 5.088 ; timer_cnt[28]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.830      ;
; 5.093 ; timer_cnt[21]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 4.803      ;
; 5.128 ; timer_cnt[3]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.790      ;
; 5.133 ; timer_cnt[12]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.750      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[12]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.147 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.773      ;
; 5.203 ; timer_cnt[7]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.680      ;
; 5.224 ; timer_cnt[2]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.694      ;
; 5.266 ; timer_cnt[7]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.653      ;
; 5.274 ; timer_cnt[5]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.644      ;
; 5.288 ; timer_cnt[0]                                                                                                                ; timer_cnt[17]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.630      ;
; 5.290 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.629      ;
; 5.293 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.626      ;
; 5.303 ; timer_cnt[8]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 4.579      ;
; 5.311 ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                               ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.608      ;
; 5.314 ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                               ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.605      ;
; 5.330 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.590      ;
; 5.334 ; timer_cnt[17]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 4.549      ;
; 5.360 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.560      ;
; 5.369 ; timer_cnt[4]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.549      ;
; 5.376 ; timer_cnt[19]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.543      ;
; 5.376 ; timer_cnt[19]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.543      ;
; 5.376 ; timer_cnt[19]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.543      ;
; 5.377 ; timer_cnt[19]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.542      ;
; 5.383 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.537      ;
; 5.391 ; timer_cnt[28]                                                                                                               ; timer_cnt[19]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.527      ;
; 5.398 ; timer_cnt[1]                                                                                                                ; timer_cnt[17]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.520      ;
; 5.399 ; timer_cnt[31]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.519      ;
; 5.399 ; timer_cnt[31]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.519      ;
; 5.399 ; timer_cnt[31]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.519      ;
; 5.399 ; timer_cnt[31]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.519      ;
; 5.400 ; timer_cnt[27]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.518      ;
; 5.400 ; timer_cnt[27]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.518      ;
; 5.400 ; timer_cnt[27]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.518      ;
; 5.400 ; timer_cnt[27]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.518      ;
; 5.406 ; timer_cnt[22]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.500      ;
; 5.406 ; timer_cnt[22]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.500      ;
; 5.406 ; timer_cnt[22]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.500      ;
; 5.407 ; timer_cnt[22]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 4.499      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                               ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.510      ;
; 5.409 ; timer_cnt[24]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.509      ;
; 5.409 ; timer_cnt[24]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.509      ;
; 5.409 ; timer_cnt[24]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.509      ;
; 5.409 ; timer_cnt[24]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.509      ;
; 5.411 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                               ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.508      ;
; 5.413 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.507      ;
; 5.433 ; timer_cnt[16]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.485      ;
; 5.433 ; timer_cnt[16]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.485      ;
; 5.433 ; timer_cnt[16]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.485      ;
; 5.433 ; timer_cnt[16]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.485      ;
; 5.434 ; timer_cnt[2]                                                                                                                ; timer_cnt[17]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.484      ;
; 5.446 ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                              ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.473      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
; 5.448 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 4.472      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.453 ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                              ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data_en                                                                                                                                ; uart_rx:uart_rx_m0|rx_data_en                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wr_state.S_WR_SEND                                                                                                                                           ; wr_state.S_WR_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data[5]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[5]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data[3]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[3]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data[2]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[2]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.472 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.185      ;
; 0.473 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.186      ;
; 0.491 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.204      ;
; 0.499 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.212      ;
; 0.500 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.504 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.217      ;
; 0.507 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.160      ;
; 0.509 ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                              ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.164      ;
; 0.512 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.165      ;
; 0.517 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.518 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.171      ;
; 0.519 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.172      ;
; 0.520 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.233      ;
; 0.522 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.175      ;
; 0.526 ; uart_rx:uart_rx_m0|state.S_BIT3                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT4                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.530 ; uart_rx:uart_rx_m0|state.S_BIT4                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT5                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.823      ;
; 0.534 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.543 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.836      ;
; 0.558 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.211      ;
; 0.566 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.859      ;
; 0.570 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.863      ;
; 0.570 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.863      ;
; 0.575 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.228      ;
; 0.688 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.981      ;
; 0.699 ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.707 ; uart_rx:uart_rx_m0|state.S_START                                                                                                                             ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.710 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.003      ;
; 0.720 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 1.433      ;
; 0.721 ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT1                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.014      ;
; 0.725 ; uart_rx:uart_rx_m0|state.S_BIT1                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT2                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.725 ; uart_rx:uart_rx_m0|state.S_BIT5                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT6                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.749 ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                                              ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                                              ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.758 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.759 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; timer_cnt[30]                                                                                                                                                ; timer_cnt[30]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; timer_cnt[24]                                                                                                                                                ; timer_cnt[24]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; timer_cnt[26]                                                                                                                                                ; timer_cnt[26]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; timer_cnt[28]                                                                                                                                                ; timer_cnt[28]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.059      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[16]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[18]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[19]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[20]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[21]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[23]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[24]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[25]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[26]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[27]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[28]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[29]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[30]                                                                                                                                                ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[31]                                                                                                                                                ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[0]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[11]                                                                                                                             ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[1]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[2]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[3]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[4]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[5]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[6]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[7]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[8]                                                                                                                              ;
; 4.721 ; 4.941        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[9]                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[0]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[1]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[2]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[3]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[4]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[5]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[6]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_wrreq                                                                                                                                                    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[0]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[1]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[2]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[3]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[4]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[5]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[6]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[7]                                                                                                                                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0] ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[2]                                                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data_en                                                                                                                                ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rxd_d0                                                                                                                                    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_IDLE                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_START                                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[12]                                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[13]                                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[14]                                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[15]                                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT1                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT2                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                              ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|txd                                                                                                                                       ;
; 4.722 ; 4.942        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wr_state.S_WR_SEND                                                                                                                                           ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_rdreq                                                                                                                                                    ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                           ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                           ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_SEND                                                                                                                                           ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[0]                                                                                                                                                 ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[10]                                                                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[11]                                                                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[12]                                                                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[13]                                                                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[14]                                                                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[15]                                                                                                                                                ;
; 4.723 ; 4.943        ; 0.220          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[17]                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; rst_n     ; clk        ; 6.778 ; 6.920 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; rxd       ; clk        ; 3.155 ; 3.322 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; rst_n     ; clk        ; -6.057 ; -6.189 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; rxd       ; clk        ; -2.444 ; -2.606 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; txd       ; clk        ; 6.271 ; 6.310 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; txd       ; clk        ; 5.639 ; 5.678 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 192.16 MHz ; 192.16 MHz      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.796 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.717 ; 0.000         ;
; clk                                                    ; 9.943 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 4.796 ; timer_cnt[28]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.116      ;
; 4.876 ; timer_cnt[22]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 5.022      ;
; 4.885 ; timer_cnt[19]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.027      ;
; 5.052 ; timer_cnt[6]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.846      ;
; 5.055 ; timer_cnt[24]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.857      ;
; 5.074 ; timer_cnt[31]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.838      ;
; 5.075 ; timer_cnt[27]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.837      ;
; 5.077 ; timer_cnt[16]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.835      ;
; 5.120 ; timer_cnt[18]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.792      ;
; 5.158 ; timer_cnt[4]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.740      ;
; 5.176 ; timer_cnt[30]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.736      ;
; 5.190 ; timer_cnt[11]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.708      ;
; 5.232 ; timer_cnt[5]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.666      ;
; 5.242 ; timer_cnt[23]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.670      ;
; 5.245 ; timer_cnt[20]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.667      ;
; 5.259 ; timer_cnt[26]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.653      ;
; 5.338 ; timer_cnt[25]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.574      ;
; 5.340 ; timer_cnt[21]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.572      ;
; 5.379 ; timer_cnt[12]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.519      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[12]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.409 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.520      ;
; 5.432 ; timer_cnt[29]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 4.480      ;
; 5.433 ; timer_cnt[10]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.465      ;
; 5.454 ; timer_cnt[1]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.474      ;
; 5.488 ; timer_cnt[28]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.440      ;
; 5.488 ; timer_cnt[28]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.440      ;
; 5.488 ; timer_cnt[28]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.440      ;
; 5.488 ; timer_cnt[28]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.440      ;
; 5.490 ; timer_cnt[7]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.408      ;
; 5.544 ; timer_cnt[0]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.384      ;
; 5.582 ; timer_cnt[3]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.346      ;
; 5.601 ; timer_cnt[8]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.297      ;
; 5.623 ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                               ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.304      ;
; 5.623 ; timer_cnt[22]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.291      ;
; 5.623 ; timer_cnt[22]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.291      ;
; 5.623 ; timer_cnt[22]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.291      ;
; 5.623 ; timer_cnt[22]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 4.291      ;
; 5.625 ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                               ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.302      ;
; 5.628 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.299      ;
; 5.630 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.297      ;
; 5.632 ; timer_cnt[19]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.296      ;
; 5.632 ; timer_cnt[19]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.296      ;
; 5.632 ; timer_cnt[19]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.296      ;
; 5.632 ; timer_cnt[19]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.296      ;
; 5.666 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.263      ;
; 5.669 ; timer_cnt[2]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.259      ;
; 5.690 ; timer_cnt[17]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.208      ;
; 5.694 ; timer_cnt[0]                                                                                                                ; timer_cnt[17]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.234      ;
; 5.695 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.234      ;
; 5.697 ; timer_cnt[7]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.231      ;
; 5.705 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.225      ;
; 5.708 ; timer_cnt[5]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.220      ;
; 5.722 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.207      ;
; 5.722 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.207      ;
; 5.723 ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                               ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.204      ;
; 5.725 ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                               ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.202      ;
; 5.733 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                               ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.194      ;
; 5.734 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 4.196      ;
; 5.735 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                               ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.192      ;
; 5.740 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|state.S_START                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.189      ;
; 5.752 ; timer_cnt[28]                                                                                                               ; timer_cnt[19]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.176      ;
; 5.754 ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                              ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.173      ;
; 5.755 ; timer_cnt[9]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 4.143      ;
; 5.756 ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                              ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 4.171      ;
; 5.786 ; timer_cnt[31]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.142      ;
; 5.786 ; timer_cnt[31]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.142      ;
; 5.786 ; timer_cnt[31]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.142      ;
; 5.786 ; timer_cnt[31]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.142      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[12]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.790 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.139      ;
; 5.792 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.137      ;
; 5.794 ; timer_cnt[4]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 4.134      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.401 ; wr_state.S_WR_SEND                                                                                                                                           ; wr_state.S_WR_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_m0|rx_data[5]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[5]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_m0|rx_data[3]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[3]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                              ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_m0|rx_data_en                                                                                                                                ; uart_rx:uart_rx_m0|rx_data_en                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_m0|rx_data[2]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[2]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.442 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.079      ;
; 0.443 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.080      ;
; 0.460 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.097      ;
; 0.464 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.731      ;
; 0.466 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.103      ;
; 0.469 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.472 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.109      ;
; 0.476 ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                              ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.056      ;
; 0.476 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.481 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.061      ;
; 0.483 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.063      ;
; 0.486 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.123      ;
; 0.487 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.067      ;
; 0.490 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.070      ;
; 0.490 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.070      ;
; 0.491 ; uart_rx:uart_rx_m0|state.S_BIT3                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT4                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.495 ; uart_rx:uart_rx_m0|state.S_BIT4                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT5                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.763      ;
; 0.498 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.766      ;
; 0.507 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.775      ;
; 0.523 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.103      ;
; 0.527 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.794      ;
; 0.530 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.531 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.538 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.118      ;
; 0.613 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.881      ;
; 0.636 ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT1                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.645 ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.654 ; uart_rx:uart_rx_m0|state.S_START                                                                                                                             ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.921      ;
; 0.654 ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.658 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.926      ;
; 0.660 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.662 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.407      ; 1.299      ;
; 0.667 ; uart_rx:uart_rx_m0|state.S_BIT1                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT2                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; uart_rx:uart_rx_m0|state.S_BIT5                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT6                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.681 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.949      ;
; 0.684 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.698 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                                              ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.701 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.701 ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                                              ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.703 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; uart_rx:uart_rx_m0|bit_cnt[12]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[12]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.979      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[16]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[18]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[19]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[20]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[21]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[23]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[24]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[25]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[26]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[27]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[28]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[29]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[30]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[31]                                                                                                                    ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[0]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[11]                                                                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[1]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[2]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[3]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[4]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[5]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[6]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[7]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[8]                                                                                                  ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[9]                                                                                                  ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[12]                                                                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[13]                                                                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[14]                                                                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[15]                                                                                                 ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[0]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[1]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[2]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[3]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[4]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[5]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[6]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_wrreq                                                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[0]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[1]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[2]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[3]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[4]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[5]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[6]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[7]                                                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[12]                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                   ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                    ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT1                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT2                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT3                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT4                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT5                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT6                                                                                                  ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; wr_state.S_WR_SEND                                                                                                               ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_rdreq                                                                                                                        ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_FIFO                                                                                                               ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_IDLE                                                                                                               ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_SEND                                                                                                               ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[12]                                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[13]                                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[14]                                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[15]                                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[17]                                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[22]                                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[7]                                                                                                                     ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[2]                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[3]                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[5]                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rx_data_en                                                                                                    ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rxd_d0                                                                                                        ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|rxd_d1                                                                                                        ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                  ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                  ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_IDLE                                                                                                  ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_START                                                                                                 ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                  ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                 ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT0                                                                                                  ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT1                                                                                                  ;
; 4.720 ; 4.936        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|state.S_BIT2                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; rst_n     ; clk        ; 6.090 ; 5.996 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; rxd       ; clk        ; 2.749 ; 3.046 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; rst_n     ; clk        ; -5.446 ; -5.355 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; rxd       ; clk        ; -2.117 ; -2.403 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; txd       ; clk        ; 5.719 ; 5.945 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; txd       ; clk        ; 5.141 ; 5.359 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 7.527 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.159 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.735 ; 0.000         ;
; clk                                                    ; 9.594 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 7.527 ; timer_cnt[19]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.414      ;
; 7.531 ; timer_cnt[28]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.410      ;
; 7.555 ; timer_cnt[22]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.379      ;
; 7.607 ; timer_cnt[24]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.334      ;
; 7.615 ; timer_cnt[27]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.326      ;
; 7.617 ; timer_cnt[6]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.316      ;
; 7.617 ; timer_cnt[16]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.324      ;
; 7.639 ; timer_cnt[31]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.302      ;
; 7.641 ; timer_cnt[18]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.300      ;
; 7.642 ; timer_cnt[4]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.291      ;
; 7.681 ; timer_cnt[30]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.260      ;
; 7.687 ; timer_cnt[20]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.254      ;
; 7.690 ; timer_cnt[23]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.251      ;
; 7.699 ; timer_cnt[11]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.234      ;
; 7.703 ; timer_cnt[26]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.238      ;
; 7.715 ; timer_cnt[5]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.218      ;
; 7.719 ; timer_cnt[25]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.222      ;
; 7.751 ; timer_cnt[21]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.190      ;
; 7.781 ; timer_cnt[1]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.168      ;
; 7.788 ; timer_cnt[12]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.146      ;
; 7.812 ; timer_cnt[10]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.121      ;
; 7.813 ; timer_cnt[29]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.128      ;
; 7.829 ; timer_cnt[0]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.120      ;
; 7.852 ; timer_cnt[3]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.097      ;
; 7.866 ; timer_cnt[17]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.068      ;
; 7.867 ; timer_cnt[7]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 2.067      ;
; 7.895 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.055      ;
; 7.897 ; timer_cnt[2]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.052      ;
; 7.899 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.051      ;
; 7.900 ; timer_cnt[8]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.033      ;
; 7.910 ; timer_cnt[7]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.040      ;
; 7.920 ; timer_cnt[5]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.029      ;
; 7.925 ; timer_cnt[19]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.025      ;
; 7.925 ; timer_cnt[19]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.025      ;
; 7.926 ; timer_cnt[19]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.024      ;
; 7.926 ; timer_cnt[19]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.024      ;
; 7.927 ; timer_cnt[1]                                                                                                                ; timer_cnt[17]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.022      ;
; 7.929 ; timer_cnt[28]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.021      ;
; 7.929 ; timer_cnt[28]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.021      ;
; 7.930 ; timer_cnt[28]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.020      ;
; 7.930 ; timer_cnt[28]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.020      ;
; 7.937 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.013      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[12]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[0]                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[2]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.012      ;
; 7.939 ; uart_rx:uart_rx_m0|bit_cnt[14]                                                                                              ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.011      ;
; 7.941 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.010      ;
; 7.941 ; timer_cnt[0]                                                                                                                ; timer_cnt[17]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.008      ;
; 7.942 ; timer_cnt[15]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.992      ;
; 7.943 ; timer_cnt[13]                                                                                                               ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 1.991      ;
; 7.943 ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                               ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.007      ;
; 7.945 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.006      ;
; 7.945 ; uart_rx:uart_rx_m0|bit_cnt[8]                                                                                               ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.005      ;
; 7.953 ; timer_cnt[22]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.990      ;
; 7.953 ; timer_cnt[22]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.990      ;
; 7.954 ; timer_cnt[22]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.989      ;
; 7.954 ; timer_cnt[22]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 1.989      ;
; 7.959 ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                               ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.991      ;
; 7.961 ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                               ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.989      ;
; 7.963 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.987      ;
; 7.964 ; timer_cnt[4]                                                                                                                ; timer_cnt[22]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.985      ;
; 7.967 ; uart_rx:uart_rx_m0|rx_data_en                                                                                               ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.983      ;
; 7.971 ; timer_cnt[9]                                                                                                                ; wr_state.S_WR_SEND                                                                                                                                           ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 1.962      ;
; 7.974 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                               ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.976      ;
; 7.976 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                               ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.974      ;
; 7.990 ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                              ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.960      ;
; 7.992 ; uart_rx:uart_rx_m0|bit_cnt[10]                                                                                              ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.958      ;
; 7.998 ; timer_cnt[3]                                                                                                                ; timer_cnt[17]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.951      ;
; 8.005 ; timer_cnt[24]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.945      ;
; 8.005 ; timer_cnt[24]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.945      ;
; 8.006 ; timer_cnt[24]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.944      ;
; 8.006 ; timer_cnt[24]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.944      ;
; 8.009 ; timer_cnt[2]                                                                                                                ; timer_cnt[17]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 1.940      ;
; 8.009 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.942      ;
; 8.013 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 1.938      ;
; 8.013 ; timer_cnt[27]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.937      ;
; 8.013 ; timer_cnt[27]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.937      ;
; 8.014 ; timer_cnt[27]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.936      ;
; 8.014 ; timer_cnt[27]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.936      ;
; 8.015 ; timer_cnt[6]                                                                                                                ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.927      ;
; 8.015 ; timer_cnt[16]                                                                                                               ; timer_cnt[20]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.935      ;
; 8.015 ; timer_cnt[6]                                                                                                                ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.927      ;
; 8.015 ; timer_cnt[16]                                                                                                               ; timer_cnt[21]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.935      ;
; 8.016 ; timer_cnt[6]                                                                                                                ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.926      ;
; 8.016 ; timer_cnt[16]                                                                                                               ; timer_cnt[23]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.934      ;
; 8.016 ; timer_cnt[6]                                                                                                                ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 1.926      ;
; 8.016 ; timer_cnt[16]                                                                                                               ; timer_cnt[25]                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 1.934      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                     ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.159 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.477      ;
; 0.159 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.477      ;
; 0.167 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.485      ;
; 0.170 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.488      ;
; 0.171 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.489      ;
; 0.177 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.495      ;
; 0.186 ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                              ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_m0|rx_data_en                                                                                                                                ; uart_rx:uart_rx_m0|rx_data_en                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_m0|rx_data[2]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[2]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:uart_tx_m0|state.S_START                                                                                                                             ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wr_state.S_WR_SEND                                                                                                                                           ; wr_state.S_WR_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_m0|rx_data[5]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[5]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[4]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_m0|rx_data[3]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[3]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rd_state.S_RD_IDLE                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; buf_rdreq                                                                                                                                                    ; buf_rdreq                                                                                                                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                  ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.475      ;
; 0.192 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.478      ;
; 0.192 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.478      ;
; 0.194 ; rd_state.S_RD_FIFO                                                                                                                                           ; rd_state.S_RD_SEND                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[4]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.482      ;
; 0.196 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.482      ;
; 0.196 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.482      ;
; 0.197 ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                              ; uart_tx:uart_tx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.202 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; uart_rx:uart_rx_m0|state.S_BIT3                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT4                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; byte_cnt[7]                                                                                                                                                  ; byte_cnt[7]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; uart_rx:uart_rx_m0|state.S_BIT4                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT5                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; rd_state.S_RD_SEND                                                                                                                                           ; buf_rdreq                                                                                                                                                                   ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.212 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.498      ;
; 0.213 ; rd_state.S_RD_SEND                                                                                                                                           ; rd_state.S_RD_IDLE                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                             ; rd_state.S_RD_FIFO                                                                                                                                                          ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.215 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.501      ;
; 0.223 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.226 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[0]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.227 ; uart_rx:uart_rx_m0|rxd_d1                                                                                                                                    ; uart_rx:uart_rx_m0|rx_data[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.258 ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT7                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.379      ;
; 0.266 ; uart_tx:uart_tx_m0|state.S_BIT3                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT4                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 0.585      ;
; 0.271 ; uart_rx:uart_rx_m0|state.S_START                                                                                                                             ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; uart_rx:uart_rx_m0|state.S_BIT0                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT1                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; uart_tx:uart_tx_m0|state.S_BIT5                                                                                                                              ; uart_tx:uart_tx_m0|state.S_BIT6                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.278 ; uart_rx:uart_rx_m0|state.S_BIT1                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT2                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; uart_rx:uart_rx_m0|state.S_BIT5                                                                                                                              ; uart_rx:uart_rx_m0|state.S_BIT6                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.284 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|bit_timer[10]                                                                                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                              ; uart_tx:uart_tx_m0|txd                                                                                                                                                      ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.290 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_START                                                                                                                                            ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; uart_rx:uart_rx_m0|rx_data[1]                                                                                                                                ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.616      ;
; 0.293 ; rd_state.S_RD_SEND                                                                                                                                           ; uart_tx:uart_tx_m0|state.S_IDLE                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.297 ; uart_rx:uart_rx_m0|rx_data[3]                                                                                                                                ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.622      ;
; 0.300 ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                                              ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.301 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; uart_rx:uart_rx_m0|state.S_BIT7                                                                                                                              ; uart_rx:uart_rx_m0|rx_data[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; uart_rx:uart_rx_m0|state.S_STOP                                                                                                                              ; uart_rx:uart_rx_m0|rx_data_en                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; timer_cnt[1]                                                                                                                                                 ; timer_cnt[1]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; timer_cnt[3]                                                                                                                                                 ; timer_cnt[3]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; timer_cnt[5]                                                                                                                                                 ; timer_cnt[5]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; timer_cnt[11]                                                                                                                                                ; timer_cnt[11]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[15]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; timer_cnt[6]                                                                                                                                                 ; timer_cnt[6]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; timer_cnt[9]                                                                                                                                                 ; timer_cnt[9]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; timer_cnt[31]                                                                                                                                                ; timer_cnt[31]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[1]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[3]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[5]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[11]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                               ; uart_rx:uart_rx_m0|bit_cnt[13]                                                                                                                                              ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; byte_cnt[5]                                                                                                                                                  ; byte_cnt[5]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_cnt[2]                                                                                                                                                 ; timer_cnt[2]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; timer_cnt[4]                                                                                                                                                 ; timer_cnt[4]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; timer_cnt[8]                                                                                                                                                 ; timer_cnt[8]                                                                                                                                                                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; timer_cnt[16]                                                                                                                                                ; timer_cnt[16]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_cnt[27]                                                                                                                                                ; timer_cnt[27]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; timer_cnt[29]                                                                                                                                                ; timer_cnt[29]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6] ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[5]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[6]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[7]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[9]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; byte_cnt[4]                                                                                                                                                  ; byte_cnt[4]                                                                                                                                                                 ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; timer_cnt[10]                                                                                                                                                ; timer_cnt[10]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; timer_cnt[18]                                                                                                                                                ; timer_cnt[18]                                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[6]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                        ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[7]                                       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                              ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                ; uart_rx:uart_rx_m0|bit_cnt[4]                                                                                                                                               ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[0]                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[1]                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[2]                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[3]                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[4]                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[5]                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[6]                                                                                                                                         ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:uart_tx_m0|tx_data_latch[7]                                                                                                                                         ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 4.738 ; 4.968        ; 0.230          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[12]                                                                                                                                                               ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[13]                                                                                                                                                               ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[14]                                                                                                                                                               ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[15]                                                                                                                                                               ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[17]                                                                                                                                                               ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[22]                                                                                                                                                               ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[7]                                                                                                                                                                ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[0]                                             ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[1]                                             ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[2]                                             ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[3]                                             ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[4]                                             ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[5]                                             ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[6]                                             ;
; 4.795 ; 4.979        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:wr_ptr|counter_reg_bit[7]                                             ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[0]                                                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[10]                                                                                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[11]                                                                                                                                                               ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[1]                                                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[2]                                                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[3]                                                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[4]                                                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[5]                                                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[6]                                                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[8]                                                                                                                                                                ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[9]                                                                                                                                                                ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[0]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[1]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[2]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[3]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[4]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[5]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_data[6]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_rdreq                                                                                                                                                                   ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_rdreq                                                                                                                                                                   ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; buf_wrreq                                                                                                                                                                   ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[0]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[1]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[2]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[3]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[4]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[5]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[6]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; byte_cnt[7]                                                                                                                                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                                          ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_FIFO                                                                                                                                                          ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                                          ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_IDLE                                                                                                                                                          ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_SEND                                                                                                                                                          ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rd_state.S_RD_SEND                                                                                                                                                          ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[16]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[16]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[18]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[18]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[19]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[20]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[21]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[23]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[24]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[24]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[25]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[26]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[26]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[27]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[27]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[28]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[28]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[29]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[29]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[30]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[30]                                                                                                                                                               ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[31]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; timer_cnt[31]                                                                                                                                                               ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_full                                                 ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|b_non_empty                                            ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[0]                ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[1]                ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[2]                ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[3]                ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[4]                ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[5]                ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[6]                ;
; 4.798 ; 4.982        ; 0.184          ; Low Pulse Width  ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|a_fefifo_08f:fifo_state|cntr_fo7:count_usedw|counter_reg_bit[7]                ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[0]                                       ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[1]                                       ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[2]                                       ;
; 4.798 ; 5.014        ; 0.216          ; High Pulse Width ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_buf:uart_buf_m0|scfifo:scfifo_component|scfifo_f441:auto_generated|a_dpfifo_ma41:dpfifo|cntr_3ob:rd_ptr_count|counter_reg_bit[3]                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                      ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                      ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                      ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; rst_n     ; clk        ; 3.119 ; 3.775 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; rxd       ; clk        ; 1.598 ; 1.860 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; rst_n     ; clk        ; -2.783 ; -3.428 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; rxd       ; clk        ; -1.269 ; -1.536 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; txd       ; clk        ; 3.075 ; 2.867 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; txd       ; clk        ; 2.777 ; 2.577 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+---------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 4.313 ; 0.159 ; N/A      ; N/A     ; 4.715               ;
;  clk                                                    ; N/A   ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 4.313 ; 0.159 ; N/A      ; N/A     ; 4.715               ;
; Design-wide TNS                                         ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                    ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; rst_n     ; clk        ; 6.778 ; 6.920 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; rxd       ; clk        ; 3.155 ; 3.322 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+
; rst_n     ; clk        ; -2.783 ; -3.428 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; rxd       ; clk        ; -1.269 ; -1.536 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; txd       ; clk        ; 6.271 ; 6.310 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+
; txd       ; clk        ; 2.777 ; 2.577 ; Rise       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; txd           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rxd                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; txd           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 3071     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 3071     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 154   ; 154  ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Fri Dec 02 15:35:49 2016
Info: Command: quartus_sta pll_test -c pll_test
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pll_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {sys_pll_m0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]} {sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.313
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.313         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.453         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.715         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.934         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.796
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.796         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.717
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.717         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.943         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.527         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.159
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.159         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.735
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.735         0.000 sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.594         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Fri Dec 02 15:35:52 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


