

================================================================
== Vivado HLS Report for 'set_out_buffer_to_0'
================================================================
* Date:           Tue Nov 28 10:42:32 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        Prova_casa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1001|  1001|  1001|  1001|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  999|  999|         2|          1|          1|   999|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([999 x i27]* @partial_outputfm_0, [999 x i27]* @partial_outputfm_1, [999 x i27]* @partial_outputfm_2, [999 x i27]* @partial_outputfm_3, [999 x i27]* @partial_outputfm_4, [999 x i27]* @partial_outputfm_5, [999 x i27]* @partial_outputfm_6, [999 x i27]* @partial_outputfm_7, [999 x i27]* @partial_outputfm_8, [999 x i27]* @partial_outputfm_9, [999 x i27]* @partial_outputfm_10, [999 x i27]* @partial_outputfm_11, [999 x i27]* @partial_outputfm_12, [999 x i27]* @partial_outputfm_13, [999 x i27]* @partial_outputfm_14, [999 x i27]* @partial_outputfm_15, [999 x i27]* @partial_outputfm_16, [999 x i27]* @partial_outputfm_17, [999 x i27]* @partial_outputfm_18, [999 x i27]* @partial_outputfm_19, [999 x i27]* @partial_outputfm_20, [999 x i27]* @partial_outputfm_21, [999 x i27]* @partial_outputfm_22, [999 x i27]* @partial_outputfm_23, [999 x i27]* @partial_outputfm_24, [999 x i27]* @partial_outputfm_25, [999 x i27]* @partial_outputfm_26, [999 x i27]* @partial_outputfm_27, [1 x i8]* @p_str, [12 x i8]* @p_str24, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %.preheader" [Prova_casa/src/zhang_convolution_quant.c:49]

 <State 2> : 4.51ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%r = phi i6 [ 0, %0 ], [ %tmp_mid2_v, %.preheader.preheader ]" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%c = phi i5 [ 0, %0 ], [ %c_1, %.preheader.preheader ]"
ST_2 : Operation 10 [1/1] (1.77ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -25"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.95ns)   --->   "%indvar_flatten_next = add i10 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.preheader.preheader"
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%r_1 = add i6 %r, 1" [Prova_casa/src/zhang_convolution_quant.c:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %c, -5" [Prova_casa/src/zhang_convolution_quant.c:50]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.37ns)   --->   "%c_mid2 = select i1 %exitcond, i5 0, i5 %c" [Prova_casa/src/zhang_convolution_quant.c:50]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.37ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i6 %r_1, i6 %r" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%c_1 = add i5 %c_mid2, 1" [Prova_casa/src/zhang_convolution_quant.c:50]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 9.63ns
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999)"
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i6 %tmp_mid2_v to i11" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 20 [1/1] (3.36ns)   --->   "%tmp = mul i11 %tmp_mid2_cast, 27" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [Prova_casa/src/zhang_convolution_quant.c:50]
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:51]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %c_mid2 to i11" [Prova_casa/src/zhang_convolution_quant.c:50]
ST_3 : Operation 24 [1/1] (3.02ns)   --->   "%tmp_2 = add i11 %tmp, %tmp_cast" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i11 %tmp_2 to i64" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%partial_outputfm_0_a = getelementptr [999 x i27]* @partial_outputfm_0, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%partial_outputfm_1_a = getelementptr [999 x i27]* @partial_outputfm_1, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%partial_outputfm_10_s = getelementptr [999 x i27]* @partial_outputfm_10, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%partial_outputfm_11_s = getelementptr [999 x i27]* @partial_outputfm_11, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%partial_outputfm_12_s = getelementptr [999 x i27]* @partial_outputfm_12, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%partial_outputfm_13_s = getelementptr [999 x i27]* @partial_outputfm_13, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%partial_outputfm_14_s = getelementptr [999 x i27]* @partial_outputfm_14, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%partial_outputfm_15_s = getelementptr [999 x i27]* @partial_outputfm_15, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%partial_outputfm_16_s = getelementptr [999 x i27]* @partial_outputfm_16, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%partial_outputfm_17_s = getelementptr [999 x i27]* @partial_outputfm_17, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%partial_outputfm_18_s = getelementptr [999 x i27]* @partial_outputfm_18, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%partial_outputfm_19_s = getelementptr [999 x i27]* @partial_outputfm_19, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%partial_outputfm_2_a = getelementptr [999 x i27]* @partial_outputfm_2, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%partial_outputfm_20_s = getelementptr [999 x i27]* @partial_outputfm_20, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%partial_outputfm_21_s = getelementptr [999 x i27]* @partial_outputfm_21, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%partial_outputfm_22_s = getelementptr [999 x i27]* @partial_outputfm_22, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%partial_outputfm_23_s = getelementptr [999 x i27]* @partial_outputfm_23, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%partial_outputfm_24_s = getelementptr [999 x i27]* @partial_outputfm_24, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%partial_outputfm_25_s = getelementptr [999 x i27]* @partial_outputfm_25, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%partial_outputfm_26_s = getelementptr [999 x i27]* @partial_outputfm_26, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%partial_outputfm_27_s = getelementptr [999 x i27]* @partial_outputfm_27, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%partial_outputfm_3_a = getelementptr [999 x i27]* @partial_outputfm_3, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%partial_outputfm_4_a = getelementptr [999 x i27]* @partial_outputfm_4, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%partial_outputfm_5_a = getelementptr [999 x i27]* @partial_outputfm_5, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%partial_outputfm_6_a = getelementptr [999 x i27]* @partial_outputfm_6, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%partial_outputfm_7_a = getelementptr [999 x i27]* @partial_outputfm_7, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%partial_outputfm_8_a = getelementptr [999 x i27]* @partial_outputfm_8, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%partial_outputfm_9_a = getelementptr [999 x i27]* @partial_outputfm_9, i64 0, i64 %tmp_2_cast" [Prova_casa/src/zhang_convolution_quant.c:54]
ST_3 : Operation 54 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_0_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_1_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 56 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_2_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_3_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_4_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_5_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 60 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_6_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 61 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_7_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 62 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_8_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_9_a, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 64 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_10_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 65 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_11_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 66 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_12_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 67 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_13_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_14_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_15_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 70 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_16_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 71 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_17_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 72 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_18_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 73 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_19_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 74 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_20_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 75 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_21_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_22_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 77 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_23_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 78 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_24_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_25_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 80 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_26_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 81 [1/1] (3.25ns)   --->   "store i27 0, i27* %partial_outputfm_27_s, align 4" [Prova_casa/src/zhang_convolution_quant.c:54]   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 999> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_1)" [Prova_casa/src/zhang_convolution_quant.c:56]
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader" [Prova_casa/src/zhang_convolution_quant.c:50]

 <State 4> : 0.00ns
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "ret void" [Prova_casa/src/zhang_convolution_quant.c:58]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [32]  (1.77 ns)

 <State 2>: 4.51ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', Prova_casa/src/zhang_convolution_quant.c:50) [34]  (0 ns)
	'icmp' operation ('exitcond', Prova_casa/src/zhang_convolution_quant.c:50) [41]  (1.36 ns)
	'select' operation ('c_mid2', Prova_casa/src/zhang_convolution_quant.c:50) [42]  (1.37 ns)
	'add' operation ('c', Prova_casa/src/zhang_convolution_quant.c:50) [108]  (1.78 ns)

 <State 3>: 9.63ns
The critical path consists of the following:
	'mul' operation ('tmp', Prova_casa/src/zhang_convolution_quant.c:54) [45]  (3.36 ns)
	'add' operation ('tmp_2', Prova_casa/src/zhang_convolution_quant.c:54) [49]  (3.02 ns)
	'getelementptr' operation ('partial_outputfm_23_s', Prova_casa/src/zhang_convolution_quant.c:54) [67]  (0 ns)
	'store' operation (Prova_casa/src/zhang_convolution_quant.c:54) of constant 0 on array 'partial_outputfm_23' [102]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
