<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005883A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005883</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17857651</doc-number><date>20220705</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0088081</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>367</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>13</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>18</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>538</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0655</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>367</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>13</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>18</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>5386</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>562</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><address><city>Suwon-si</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Kim</last-name><first-name>Hyunkeun</first-name><address><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Cho</last-name><first-name>Yunrae</first-name><address><city>Guri-si</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Baek</last-name><first-name>Seungduk</first-name><address><city>Hwaseong-si</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SAMSUNG ELECTRONICS CO., LTD.</orgname><role>03</role><address><city>Suwon-si</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package is provided that includes: a package substrate; an interposer mounted on the package substrate; a first semiconductor chip mounted on the interposer; a plurality of second semiconductor chips mounted on the interposer to surround at least a portion of the first semiconductor chip; a heat radiation member arranged on the first semiconductor chip and the plurality of second semiconductor chips; and a heat blocking member extending from a portion of the heat radiation member and arranged in at least one space among a first space between the first semiconductor chip and at least one of the plurality of second semiconductor chips and a second space between at least two of the plurality of second semiconductor chips.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="77.55mm" wi="158.75mm" file="US20230005883A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="163.49mm" wi="153.59mm" file="US20230005883A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="213.44mm" wi="128.86mm" orientation="landscape" file="US20230005883A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="199.47mm" wi="128.86mm" orientation="landscape" file="US20230005883A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="151.13mm" wi="125.81mm" file="US20230005883A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="151.13mm" wi="125.81mm" file="US20230005883A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="159.09mm" wi="144.95mm" file="US20230005883A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="130.47mm" wi="107.44mm" file="US20230005883A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="158.83mm" wi="144.44mm" file="US20230005883A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="147.91mm" wi="147.49mm" file="US20230005883A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="161.21mm" wi="155.19mm" file="US20230005883A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="213.44mm" wi="130.39mm" orientation="landscape" file="US20230005883A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="213.44mm" wi="125.48mm" orientation="landscape" file="US20230005883A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="165.95mm" wi="154.35mm" file="US20230005883A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="213.44mm" wi="134.70mm" orientation="landscape" file="US20230005883A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="213.44mm" wi="134.70mm" orientation="landscape" file="US20230005883A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="165.95mm" wi="152.74mm" file="US20230005883A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="165.95mm" wi="155.79mm" file="US20230005883A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="115.74mm" wi="111.42mm" file="US20230005883A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="200.58mm" wi="107.53mm" orientation="landscape" file="US20230005883A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="209.21mm" wi="107.53mm" orientation="landscape" file="US20230005883A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00021" num="00021"><img id="EMI-D00021" he="213.44mm" wi="140.46mm" orientation="landscape" file="US20230005883A1-20230105-D00021.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00022" num="00022"><img id="EMI-D00022" he="213.44mm" wi="146.56mm" orientation="landscape" file="US20230005883A1-20230105-D00022.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO THE RELATED APPLICATION</heading><p id="p-0002" num="0001">This application is based on and claims priority under 35 U.S.C. &#xa7; 119 to Korean Patent Application No. 10-2021-0088081, filed on Jul. 5, 2021, in the Korean Intellectual Property Office, the disclosure of which is incorporated by reference herein in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">Embodiments of the present disclosure relate to a semiconductor package.</p><p id="p-0004" num="0003">The storage capacity of semiconductor chips is increased and, at the same time, semiconductor packages including semiconductor chips are demanded to be thin and light. Also, research is being conducted to include semiconductor chips of various functions in a semiconductor package and to quickly drive the semiconductor chips. In response to this trend, research is being actively conducted to rapidly release heat generated from semiconductor chips to the outside of a semiconductor package and to reduce thermal interference between the semiconductor chips.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0005" num="0004">Embodiments of the present disclosure provide a semiconductor package capable of reducing thermal interference between semiconductor chips.</p><p id="p-0006" num="0005">Also, embodiments of the present disclosure provide a semiconductor package capable of rapidly releasing heat generated from semiconductor chips to the outside.</p><p id="p-0007" num="0006">Also, embodiments of the present disclosure provide a semiconductor package with improved structural reliability and improved operational performance of semiconductor chips.</p><p id="p-0008" num="0007">According to one or more embodiments, a semiconductor package is provided. The semiconductor package includes: a package substrate; an interposer mounted on the package substrate; a first semiconductor chip mounted on the interposer; a plurality of second semiconductor chips mounted on the interposer to surround at least a portion of the first semiconductor chip; a heat radiation member arranged on the first semiconductor chip and the plurality of second semiconductor chips; and a heat blocking member extending from a portion of the heat radiation member and arranged in at least one space among a first space between the first semiconductor chip and at least one of the plurality of second semiconductor chips and a second space between at least two of the plurality of second semiconductor chips.</p><p id="p-0009" num="0008">According to one or more embodiments, a semiconductor package is provided. The semiconductor package includes: a package substrate; an interposer mounted on the package substrate; a first semiconductor chip mounted on the interposer; a plurality of semiconductor stack structures mounted on the interposer to surround at least a portion of the first semiconductor chip, and including a plurality of semiconductor chips stacked in a vertical direction; and a heat radiation member arranged on the first semiconductor chip and the plurality of semiconductor stack structures. The heat radiation member includes: a first heat radiation wall extending on the first semiconductor chip and the plurality of semiconductor stack structures in a horizontal direction; and at least one second heat radiation wall extending from a portion of the first heat radiation wall in the vertical direction and surrounding the first semiconductor chip and the plurality of semiconductor stack structures. The semiconductor package further includes a heat blocking member extending from a portion of the heat radiation member and arranged in at least one space among a first space between the first semiconductor chip and at least one of the plurality of semiconductor stack structures and a second space between at least two of the plurality of semiconductor stack structures.</p><p id="p-0010" num="0009">According to one or more embodiments, a semiconductor package is provided. The semiconductor package includes a package substrate and an interposer mounted on the package substrate. The interposer includes: an interposer substrate; an interposer through electrode passing through at least a portion of the interposer substrate in a vertical direction; an interposer connection terminal connected to the interposer through electrode and arranged between the interposer substrate and the package substrate; and a redistribution structure arranged on the interposer substrate. The semiconductor package further includes a logic semiconductor chip arranged on the redistribution structure of the interposer; a plurality of semiconductor stack structures arranged on the redistribution structure of the interposer to surround at least a portion of the logic semiconductor chip, and including a plurality of memory semiconductor chips stacked in the vertical direction; a heat radiation member arranged on the logic semiconductor chip and the plurality of semiconductor stack structures; and a heat blocking member extending from at least a portion of the heat radiation member and arranged in at least one space among a first space between the logic semiconductor chip and at least one of the plurality of semiconductor stack structures and a second space between at least two of the plurality of semiconductor stack structures.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0011" num="0010">Embodiments of the present disclosure will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings in which:</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan layout of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a cross-sectional view of the semiconductor package taken along the line II-IF of <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view of the semiconductor package taken along the line of <figref idref="DRAWINGS">FIG. <b>1</b></figref>;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a first enlarged view of a region A in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a second enlarged view of the region A in <figref idref="DRAWINGS">FIG. <b>2</b></figref>;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a plan layout of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is an enlarged view of a region B in <figref idref="DRAWINGS">FIG. <b>6</b></figref>;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a plan layout of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a plan layout of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a plan layout of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a cross-sectional view of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a plan layout of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a cross-sectional view of the semiconductor package taken along the line XIV-XIV&#x2032; of <figref idref="DRAWINGS">FIG. <b>13</b></figref>;</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a cross-sectional view of the semiconductor package taken along the line XV-XV&#x2032; of <figref idref="DRAWINGS">FIG. <b>13</b></figref>;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a plan layout of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a plan layout of a semiconductor package according to an example embodiment of the present disclosure;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a flowchart of a method of manufacturing a semiconductor package, according to an example embodiment of the present disclosure;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>19</b></figref> is a first diagram showing operations of a method of manufacturing a semiconductor package, according to an example embodiment of the present disclosure;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a second diagram showing operations of the method of manufacturing the semiconductor package, according to the example embodiment of the present disclosure;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is a third diagram showing operations of the method of manufacturing the semiconductor package, according to the example embodiment of the present disclosure;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>22</b></figref> is a fourth diagram showing operations of the method of manufacturing the semiconductor package, according to the example embodiment of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION OF THE EMBODIMENTS</heading><p id="p-0034" num="0033">Hereinafter, non-limiting example embodiments of the present disclosure will be described in detail with reference to the accompanying drawings.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a plan layout of a semiconductor package <b>10</b> according to an example embodiment of the present disclosure. Also, <figref idref="DRAWINGS">FIG. <b>2</b></figref> is a cross-sectional view of the semiconductor package <b>10</b> taken along the line II-IF of <figref idref="DRAWINGS">FIG. <b>1</b></figref>, and <figref idref="DRAWINGS">FIG. <b>3</b></figref> is a cross-sectional view of the semiconductor package <b>10</b> taken along the line of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0036" num="0035">Referring to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref> together, the semiconductor package <b>10</b> according to an example embodiment of the present disclosure may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a second semiconductor chip <b>400</b>, a heat radiation member <b>500</b>, a heat blocking member <b>600</b>, and the like.</p><p id="p-0037" num="0036">The package substrate <b>100</b> of the semiconductor package <b>10</b> may include a base board layer <b>110</b>, an upper package substrate pad <b>120</b> arranged on an upper surface of the base board layer <b>110</b>, a lower package substrate pad <b>130</b> arranged on a lower surface of the base board layer <b>110</b>, and a package connection terminal <b>140</b> attached to the lower package substrate pad <b>130</b>.</p><p id="p-0038" num="0037">In an example embodiment, the package substrate <b>100</b> may be a printed circuit board (PCB). For example, the package substrate <b>100</b> may be a multi-layer PCB.</p><p id="p-0039" num="0038">The base board layer <b>110</b> may include at least one material among phenol resin, epoxy resin, and polyimide. For example, the base board layer <b>110</b> may include at least one material among flame retardant 4 (FR4), tetrafunctional epoxy, polyphenylene ether, epoxy/polyphenylene oxide, bismaleimide triazine (BT), thermount, cyanate ester, polyimide, and a liquid crystal polymer.</p><p id="p-0040" num="0039">In an example embodiment, the base board layer <b>110</b> may include, for example, polyester, polyester terephthalate, fluorinated ethylene propylene (FEP), resin-coated paper, liquid polyimide resin, polyethylene naphthalate (PEN) film, or the like.</p><p id="p-0041" num="0040">The upper package substrate pad <b>120</b> may be a pad arranged on the upper surface of the base board layer <b>110</b> and in contact with an interposer connection terminal <b>260</b> of the interposer <b>200</b>. Also, the lower package substrate pad <b>130</b> may be a pad arranged on the lower surface of the base board layer <b>110</b> and in contact with the package connection terminal <b>140</b>.</p><p id="p-0042" num="0041">In an example embodiment, the upper package substrate pad <b>120</b> and the lower package substrate pad <b>130</b> may include at least one material among copper (Cu), nickel (Ni), stainless steel, and beryllium copper.</p><p id="p-0043" num="0042">Also, the package substrate <b>100</b> may include a substrate wiring pattern (not shown) extending within the base board layer <b>110</b> and configured to connect the upper package substrate pad <b>120</b> to the lower package substrate pad <b>130</b>. The substrate wiring pattern may include a substrate wiring line pattern (not shown) extending in a horizontal direction within the base board layer <b>110</b>, and a substrate wiring via pattern (not shown) extending in a vertical direction within the base board layer <b>110</b>.</p><p id="p-0044" num="0043">Hereinafter, the horizontal direction may be defined as a direction parallel to a direction in which an upper surface and a lower surface of the package substrate <b>100</b> extend, and the vertical direction may be defined as a direction perpendicular to the horizontal direction and perpendicular to the direction in which the upper surface and the lower surface of the package substrate <b>100</b> extend.</p><p id="p-0045" num="0044">In an example embodiment, a material of the substrate wiring pattern may include at least one of electrolytically deposited (ED) copper, rolled-annealed (RA) copper foil, stainless steel foil, aluminum foil, ultra-thin copper foil, sputtered copper, copper alloys, nickel, stainless steel, and beryllium copper.</p><p id="p-0046" num="0045">Also, the base board layer <b>110</b> may further include a solder resist layer (not shown) exposing a plurality of the upper package substrate pad <b>120</b> and a plurality of the lower package substrate pad <b>130</b> on the upper surface and the lower surface thereof, respectively. The solder resist layer may include at least one material among polyimide film, polyester film, flexible solder mask, photoimageable coverlay (PIC), and photo-imageable solder resist.</p><p id="p-0047" num="0046">For example, the solder resist layer may be formed by thermally curing a thermosetting ink applied by a silk screen printing method or an inkjet method. Also, the solder resist layer may be formed by removing and then thermally curing a portion of photo-imageable solder resist applied by a screen method or a spray coating method through exposure and development. Also, the solder resist layer may be formed by laminating polyimide film or polyester film.</p><p id="p-0048" num="0047">The package connection terminal <b>140</b> may be attached to one surface of the lower package substrate pad <b>130</b> to electrically connect the semiconductor package <b>10</b> to an external device. The package connection terminal <b>140</b> may be a solder ball including at least one material among copper (Cu), aluminum (Al), silver (Ag), tin, and gold (Au).</p><p id="p-0049" num="0048">The interposer <b>200</b> of the semiconductor package <b>10</b> may be mounted on the package substrate <b>100</b>. Also, the interposer <b>200</b> may be configured to electrically connect the package substrate <b>100</b> to the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> mounted on the interposer <b>200</b>.</p><p id="p-0050" num="0049">In an example embodiment, when the semiconductor package <b>10</b> is viewed from above, a horizontal cross-sectional area of the interposer <b>200</b> may be less than a horizontal cross-sectional area of the package substrate <b>100</b>. Also, a horizontal length of the interposer <b>200</b> may be less than a horizontal length of the package substrate <b>100</b>.</p><p id="p-0051" num="0050">The interposer <b>200</b> may include an interposer substrate <b>210</b>, an interposer through electrode <b>220</b>, an interposer upper pad <b>233</b>, an interposer lower pad <b>237</b>, a redistribution structure <b>240</b>, the interposer connection terminal <b>260</b>, a chip connection pad <b>270</b>, and the like.</p><p id="p-0052" num="0051">The interposer substrate <b>210</b> of the interposer <b>200</b> may include a semiconductor material, glass, ceramic, plastic, or the like. For example, the interposer substrate <b>210</b> may include silicon. Example embodiments, however, are not limited thereto, and the interposer substrate <b>210</b> may include at least one material among an oxide, a nitride, and photo imageable dielectric (PID). For example, the interposer substrate <b>210</b> may include a silicon oxide, a silicon nitride, epoxy, or polyimide.</p><p id="p-0053" num="0052">The interposer through electrode <b>220</b> of the interposer <b>200</b> may pass through at least a portion of the interposer substrate <b>210</b> in the vertical direction. Also, the interposer through electrode <b>220</b> may be provided in a multiple number. Also, a plurality of the interposer through electrode <b>220</b> may be configured to electrically connect a plurality of the interposer upper pad <b>233</b> to a plurality of the interposer lower pad <b>237</b>, respectively.</p><p id="p-0054" num="0053">In an example embodiment, each of the plurality of the interposer through electrode <b>220</b> may include a conductive plug penetrating the interposer substrate <b>210</b>, and a conductive barrier layer surrounding the conductive plug. The conductive plug may have a columnar shape, and the conductive barrier layer may have a cylindrical shape surrounding a sidewall of the conductive plug. Also, a plurality of via insulating layers (not shown) may be between the plurality of the interposer through electrode <b>220</b> and the interposer substrate <b>210</b> to surround sidewalls of the plurality of the interposer through electrode <b>220</b>.</p><p id="p-0055" num="0054">Example embodiments, however, are not limited thereto, and an interposer redistribution pattern electrically connecting the interposer upper pad <b>233</b> to the interposer lower pad <b>237</b> may be arranged in the interposer substrate <b>210</b>.</p><p id="p-0056" num="0055">In an example embodiment, the interposer <b>200</b> may further include an interposer passivation layer <b>218</b> arranged on a lower surface of the interposer substrate <b>210</b> and surrounding a portion of side surfaces of the plurality of the interposer through electrode <b>220</b>.</p><p id="p-0057" num="0056">In an example embodiment, the interposer upper pad <b>233</b> and the interposer lower pad <b>237</b> may include at least one of copper (Cu), nickel (Ni), stainless steel, and beryllium copper.</p><p id="p-0058" num="0057">Also, the interposer upper pad <b>233</b> may be connected to a redistribution pattern <b>243</b> of the redistribution structure <b>240</b>, and the interposer lower pad <b>237</b> may be connected to the interposer connection terminal <b>260</b>.</p><p id="p-0059" num="0058">The interposer connection terminal <b>260</b> of the interposer <b>200</b> is between the upper package substrate pad <b>120</b> of the package substrate <b>100</b> and the interposer lower pad <b>237</b>, and may be configured to electrically connect the interposer <b>200</b> to the package substrate <b>100</b>. For example, the interposer connection terminal <b>260</b> may include at least one material among copper (Cu), aluminum (Al), silver (Ag), tin, and gold (Au).</p><p id="p-0060" num="0059">The redistribution structure <b>240</b> of the interposer <b>200</b> may be arranged on the interposer substrate <b>210</b> to support a plurality of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>. Also, the redistribution structure <b>240</b> may be a structure configured to electrically connect the plurality of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> to a plurality of the interposer through electrode <b>220</b>.</p><p id="p-0061" num="0060">In an example embodiment, the redistribution structure <b>240</b> may include a redistribution insulating layer <b>246</b> and the redistribution pattern <b>243</b> extending within the redistribution insulating layer <b>246</b>. The redistribution insulating layer <b>246</b> is arranged on an upper surface of the interposer substrate <b>210</b>, and may be a layer of an insulating material surrounding the redistribution pattern <b>243</b>.</p><p id="p-0062" num="0061">In an example embodiment, the redistribution insulating layer <b>246</b> may include an oxide or a nitride. For example, the redistribution insulating layer <b>246</b> may include a silicon oxide or a silicon nitride. Also, the redistribution insulating layer <b>246</b> may include an insulating material of a PID material on which a photolithography process may be performed. For example, the redistribution insulating layer <b>246</b> may include photosensitive polyimide (PSPI).</p><p id="p-0063" num="0062">The redistribution pattern <b>243</b> may extend within the redistribution insulating layer <b>246</b>, and may be configured to electrically connect the plurality of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> to the plurality of the interposer through electrode <b>220</b>. Also, the redistribution pattern <b>243</b> may include a redistribution line pattern <b>243</b><i>a </i>extending in the horizontal direction within the redistribution insulating layer <b>246</b> and a redistribution via pattern <b>243</b><i>b </i>extending in the vertical direction within the redistribution insulating layer <b>246</b>.</p><p id="p-0064" num="0063">In an example embodiment, the redistribution line pattern <b>243</b><i>a </i>may connect a plurality of the redistribution via pattern <b>243</b><i>b </i>to each other. Also, the redistribution via pattern <b>243</b><i>b </i>may electrically connect the interposer upper pad <b>233</b> to the redistribution line pattern <b>243</b><i>a</i>, and may electrically connect the chip connection pad <b>270</b> to the redistribution line pattern <b>243</b><i>a. </i></p><p id="p-0065" num="0064">In an example embodiment, a material of the redistribution pattern <b>243</b> may include copper (Cu). Example embodiments, however, are not limited thereto, and the material of the redistribution pattern <b>243</b> may be a metal such as nickel (Ni), gold (Au), silver (Ag), aluminum (Al), tungsten (W), titanium (Ti), tantalum (Ta), indium (In), molybdenum (Mo), manganese (Mn), cobalt (Co), tin (Sn), magnesium (Mg), rhenium (Re), beryllium (Be), gallium (Ga), and ruthenium (Ru), or an alloy thereof.</p><p id="p-0066" num="0065">The chip connection pad <b>270</b> may be a pad arranged on the redistribution structure <b>240</b> and electrically connected to the redistribution via pattern <b>243</b><i>b</i>. The chip connection pad <b>270</b> may electrically connect the plurality of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> to the redistribution structure <b>240</b>, and may be in contact with chip connection terminals (also respectively referred to as a first chip connection terminal <b>360</b> and a second chip connection terminal <b>460</b>).</p><p id="p-0067" num="0066">The first semiconductor chip <b>300</b> may be mounted on a central portion of the redistribution structure <b>240</b> of the interposer <b>200</b>. In an example embodiment, when the semiconductor package <b>10</b> is viewed from above, a horizontal cross-sectional area of the first semiconductor chip <b>300</b> may be greater than a horizontal cross-sectional area of the second semiconductor chip <b>400</b>. Also, a horizontal length of the first semiconductor chip <b>300</b> may be greater than a horizontal length of the second semiconductor chip <b>400</b>.</p><p id="p-0068" num="0067">In an example embodiment, the first semiconductor chip <b>300</b> may include a logic semiconductor chip. The logic semiconductor chip may include, for example, a logic semiconductor chip like a central processor unit (CPU), a microprocessor unit (MPU), a graphics processor unit (GPU), or an application processor (AP).</p><p id="p-0069" num="0068">The first semiconductor chip <b>300</b> may include a first semiconductor substrate <b>310</b>, a first chip pad <b>320</b>, a first passivation layer <b>330</b>, and the first chip connection terminal <b>360</b>.</p><p id="p-0070" num="0069">The first semiconductor substrate <b>310</b> may include silicon (Si). Also, the first semiconductor substrate <b>310</b> may include a semiconductor element such as germanium (Ge), or a compound semiconductor such as silicon carbide (SiC), gallium arsenide (GaAs), indium arsenide (InAs), and indium phosphide (InP).</p><p id="p-0071" num="0070">In an example embodiment, the first semiconductor substrate <b>310</b> may include an active layer (not shown) in a portion adjacent to the interposer <b>200</b>. The active layer may include a plurality of individual devices of various types. For example, the plurality of individual devices may include various microelectronic devices, for example, a complementary metal-oxide semiconductor (CMOS) transistor, a metal-oxide-semiconductor field effect transistor (MOSFET), a system large scale integration (LSI), an image sensor like a CMOS imaging sensor (CIS), a micro-electro-mechanical system (MEMS), an active device, a passive device, and the like.</p><p id="p-0072" num="0071">The first chip pad <b>320</b> may be a pad arranged on one surface of the first semiconductor substrate <b>310</b> and electrically connected to the plurality of individual devices in the active layer. Also, the first passivation layer <b>330</b> may be a layer surrounding a side surface of the first chip pad <b>320</b>.</p><p id="p-0073" num="0072">In an example embodiment, a material of the first passivation layer <b>330</b> may include a silicon nitride (SiN). Example embodiments, however, are not limited thereto, and the material of the first passivation layer <b>330</b> may include one of a silicon oxynitride (SiON), a silicon oxide (SiO<sub>2</sub>), a silicon carbonitride (SiOCN), a silicon carbonitride (SiCN), or a combination thereof.</p><p id="p-0074" num="0073">The first chip connection terminal <b>360</b> is arranged between the first chip pad <b>320</b> of the first semiconductor chip <b>300</b> and the chip connection pad <b>270</b> of the interposer <b>200</b>, and may be configured to connect the plurality of individual devices in the first semiconductor chip <b>300</b> to the interposer <b>200</b>. For example, the first chip connection terminal <b>360</b> may be a solder ball of a metal material including at least one of tin (Sn), silver (Ag), copper (Cu), and aluminum (Al).</p><p id="p-0075" num="0074">In an example embodiment, the first semiconductor chip <b>300</b> may be attached onto the interposer <b>200</b> via a flip-chip bonding process using the first chip connection terminal <b>360</b>.</p><p id="p-0076" num="0075">In an example embodiment, a first underfill layer <b>390</b> may be between the first semiconductor chip <b>300</b> and the interposer <b>200</b>, and may surround the first chip connection terminal <b>360</b>. Also, the first underfill layer <b>390</b> may be configured to fix the first semiconductor chip <b>300</b> on the interposer <b>200</b>.</p><p id="p-0077" num="0076">The second semiconductor chip <b>400</b> may be mounted on an edge portion of the redistribution structure <b>240</b> of the interposer <b>200</b>. Also, the second semiconductor chip <b>400</b> may be provided in a multiple number. A plurality of the second semiconductor chip <b>400</b> may be arranged outside from a side surface of the first semiconductor chip <b>300</b> to surround at least a portion of the first semiconductor chip <b>300</b>.</p><p id="p-0078" num="0077">In an example embodiment, six of the second semiconductor chip <b>400</b> may be provided. When the semiconductor package <b>10</b> is viewed from above, four of the six of the second semiconductor chip <b>400</b> may be mounted on a corner portion of the interposer <b>200</b>, and two of the six of the second semiconductor chip <b>400</b> may be respectively arranged between corners of the interposer <b>200</b>.</p><p id="p-0079" num="0078">Example embodiments, however, are not limited thereto, and the number of second semiconductor chip <b>400</b> may be four. When the semiconductor package <b>10</b> is viewed from above, four of the second semiconductor chip <b>400</b> may be mounted on a corner portion of the interposer <b>200</b>.</p><p id="p-0080" num="0079">The second semiconductor chip <b>400</b> may include a memory semiconductor chip. The memory semiconductor chip may include, for example, a volatile memory semiconductor chip like dynamic random access memory (DRAM) or static random access memory (SRAM) and may also include a non-volatile memory semiconductor chip like phase-change random access memory (PRAM), magneto-resistive random access memory (MRAM) ferroelectric random access memory (FeRAM), or resistive random access memory (RRAM).</p><p id="p-0081" num="0080">The second semiconductor chip <b>400</b> may include a second semiconductor substrate <b>410</b>, a second chip pad <b>420</b>, a second passivation layer <b>430</b>, and the second chip connection terminal <b>460</b>. According to embodiments, the description of the second semiconductor chip <b>400</b> may be substantially a duplicate of descriptions of the first semiconductor chip <b>300</b>, and thus, detailed description thereof is omitted.</p><p id="p-0082" num="0081">In an example embodiment, a second underfill layer <b>490</b> may be between the second semiconductor chip <b>400</b> and the interposer <b>200</b>, and may surround the second chip connection terminal <b>460</b>. Also, the second underfill layer <b>490</b> may be configured to fix the second semiconductor chip <b>400</b> on the interposer <b>200</b>.</p><p id="p-0083" num="0082">The semiconductor package <b>10</b> may be a system in package (SIP) in which the plurality of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> of different types are electrically connected to each other to operate as a single system.</p><p id="p-0084" num="0083">In an example embodiment, vertical lengths of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> may be substantially equal to each other. In other words, thicknesses of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> may be substantially equal to each other, and an upper surface of the first semiconductor chip <b>300</b> and an upper surface of the second semiconductor chip <b>400</b> may be coplanar with each other.</p><p id="p-0085" num="0084">In an example embodiment, the first underfill layer <b>390</b> may be arranged between the first semiconductor chip <b>300</b> and the redistribution structure <b>240</b> to surround the first chip connection terminal <b>360</b>, and the second underfill layer <b>490</b> may be arranged between the second semiconductor chip <b>400</b> and the redistribution structure <b>240</b> to surround the second chip connection terminal <b>460</b>.</p><p id="p-0086" num="0085">The heat radiation member <b>500</b> of the semiconductor package <b>10</b> may be arranged on the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>. Also, the heat radiation member <b>500</b> may be configured to release heat generated from the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> to the outside.</p><p id="p-0087" num="0086">In an example embodiment, the heat radiation member <b>500</b> may include a heat sink. Example embodiments, however, are not limited thereto, and the heat radiation member <b>500</b> may include at least one of a heat spreader, a heat pipe, and liquid cooled cold plate.</p><p id="p-0088" num="0087">In an example embodiment, the heat radiation member <b>500</b> may be in contact with the upper surface of the first semiconductor chip <b>300</b> and the upper surface of the second semiconductor chip <b>400</b>. For example, a lower surface of the heat radiation member <b>500</b>, the upper surface of the first semiconductor chip <b>300</b>, and the upper surface of the second semiconductor chip <b>400</b> may be coplanar with one another.</p><p id="p-0089" num="0088">In an example embodiment, when the semiconductor package <b>10</b> is viewed from above, a horizontal cross-sectional area of the heat radiation member <b>500</b> is greater than a horizontal cross-sectional area of the interposer <b>200</b>, but may be less than a horizontal cross-sectional area of the package substrate <b>100</b>. Also, a horizontal length of the heat radiation member <b>500</b> may be greater than a horizontal length of the interposer <b>200</b> and may be less than a horizontal length of the package substrate <b>100</b>.</p><p id="p-0090" num="0089">In an example embodiment, the heat radiation member <b>500</b> may include at least one material among a metal-based material, a ceramic-based material, a carbon-based material, and a polymer-based material. For example, the heat radiation member <b>500</b> may include a metal-based material such as aluminum (Al), magnesium (Mg), copper (Cu), nickel (Ni), silver (Ag), and the like.</p><p id="p-0091" num="0090">Also, the heat radiation member <b>500</b> may include a ceramic-based material such as boron nitride (BN), aluminum nitride (AlN), aluminum oxide (Al<sub>2</sub>O<sub>3</sub>), silicon carbide (SiC), and beryllium oxide (BeO), and the like. However, a material of the heat radiation member <b>500</b> is not limited to those set forth above.</p><p id="p-0092" num="0091">The heat blocking member <b>600</b> may extend from a portion of the heat radiation member <b>500</b> in the vertical direction, and may be arranged in at least one space among a first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and a second space X_<b>2</b> between the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0093" num="0092">In other words, the heat blocking member <b>600</b> may be arranged between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> to block thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>. Also, the heat blocking member <b>600</b> may be arranged between the plurality of the second semiconductor chip <b>400</b> to block thermal interference between the plurality of the second semiconductor chip <b>400</b>. In other words, the heat blocking member <b>600</b> may extend from a portion of the heat radiation member <b>500</b> in the vertical direction, and may be configured to block horizontal flow of heat generated from the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>.</p><p id="p-0094" num="0093">When the first semiconductor chip <b>300</b> is a logic semiconductor chip and the plurality of the second semiconductor chip <b>400</b> are memory chips, an amount of heat generated from the first semiconductor chip <b>300</b> may be generally greater than an amount of heat generated from the second semiconductor chip <b>400</b>.</p><p id="p-0095" num="0094">Accordingly, the heat generated from the first semiconductor chip <b>300</b> may move in a direction toward the second semiconductor chip <b>400</b>, and an operating temperature of the second semiconductor chip <b>400</b> may be increased by the heat generated from the first semiconductor chip <b>300</b>. As the operating temperature of the second semiconductor chip <b>400</b> increases, operational performance of the second semiconductor chip <b>400</b> may be deteriorated.</p><p id="p-0096" num="0095">Also, heat generated from one second semiconductor chip <b>400</b> may move in a direction toward another neighboring second semiconductor chip <b>400</b>. Accordingly, an operating temperature of the plurality of the second semiconductor chip <b>400</b> may increase, and operational performance of the plurality of the second semiconductor chip <b>400</b> may be deteriorated.</p><p id="p-0097" num="0096">The heat blocking member <b>600</b> according to an example embodiment of the present disclosure may be arranged in at least one space among the first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and the second space X_<b>2</b> between the plurality of the second semiconductor chip <b>400</b>. Accordingly, the heat blocking member <b>600</b> may block thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and thermal interference between the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0098" num="0097">In an example embodiment, a material of the heat blocking member <b>600</b> may be a material with a lower thermal conductivity than that of the material of the heat radiation member <b>500</b>. The thermal conductivity may be defined as a measure of the ability of a material to transfer heat.</p><p id="p-0099" num="0098">In an example embodiment, when the heat radiation member <b>500</b> includes a first metal material, a material of the heat blocking member <b>600</b> may include a second metal material with a lower thermal conductivity than that of the first metal material. For example, when the heat radiation member <b>500</b> includes copper (Cu), the material of the heat blocking member <b>600</b> may include stainless steel with a lower thermal conductivity than that of copper (Cu).</p><p id="p-0100" num="0099">Because the heat blocking member <b>600</b> may include the second metal material with a lower thermal conductivity than that of the first metal material of the heat radiation member <b>500</b>, the heat blocking member <b>600</b> may block thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and thermal interference between the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0101" num="0100">At the same time, because the heat blocking member <b>600</b> may include a metal material with a relatively higher thermal conductivity than that of a non-metal material, heat transferred from the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> to the heat blocking member <b>600</b> may be rapidly transferred to the heat radiation member <b>500</b> by a thermal conduction phenomenon and may be released to the outside of the semiconductor package <b>10</b>.</p><p id="p-0102" num="0101">Also, when the heat radiation member <b>500</b> includes a metal material, a material of the heat blocking member <b>600</b> may include a non-metal material with a lower thermal conductivity than that of the heat radiation member <b>500</b>. For example, when the heat radiation member <b>500</b> includes copper (Cu), the heat blocking member <b>600</b> may include an epoxy molding compound (EMC) with a lower thermal conductivity than that of copper (Cu).</p><p id="p-0103" num="0102">Example embodiments, however, are not limited thereto, and a material of the heat radiation member <b>500</b> and a material of the heat blocking member <b>600</b> may be substantially identical to each other. For example, the material of the heat radiation member <b>500</b> and the material of the heat blocking member <b>600</b> may include copper (Cu).</p><p id="p-0104" num="0103">Also, when the heat radiation member <b>500</b> and the heat blocking member <b>600</b> include the same material, the heat radiation member <b>500</b> and the heat blocking member <b>600</b> may be integrated. As the heat radiation member <b>500</b> and the heat blocking member <b>600</b> are integrated, a process of mounting the heat radiation member <b>500</b> and the heat blocking member <b>600</b> on the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> may be facilitated.</p><p id="p-0105" num="0104">The heat blocking member <b>600</b> may include a first heat blocking wall <b>630</b> extending from a portion of the heat radiation member <b>500</b> in the vertical direction and arranged in the first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>.</p><p id="p-0106" num="0105">In an example embodiment, when the semiconductor package <b>10</b> is viewed from above, the first heat blocking wall <b>630</b> may surround a side surface of the first semiconductor chip <b>300</b>. For example, when the first semiconductor chip <b>300</b> includes four side surfaces, the first heat blocking wall <b>630</b> may surround the four side surfaces of the first semiconductor chip <b>300</b>.</p><p id="p-0107" num="0106">The heat blocking member <b>600</b> may include a second heat blocking wall <b>650</b> extending from a portion of the heat radiation member <b>500</b> in the vertical direction and arranged in the second space X_<b>2</b> between the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0108" num="0107">In detail, the second heat blocking wall <b>650</b> may be provided in a multiple number. When the semiconductor package <b>10</b> is viewed from above, each of a plurality of the second heat blocking wall <b>650</b> may extend from the first heat blocking wall <b>630</b>, and may be arranged in a respective one of the second space X_<b>2</b> between the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0109" num="0108">In an example embodiment, the first heat blocking wall <b>630</b> and the second heat blocking wall <b>650</b> may include substantially the same material. Also, the first heat blocking wall <b>630</b> and the second heat blocking wall <b>650</b> may be integrated. Also, the first heat blocking wall <b>630</b> and the second heat blocking wall <b>650</b> may be fixed to a lower surface of the heat radiation member <b>500</b> and integrated with the heat radiation member <b>500</b>.</p><p id="p-0110" num="0109">In an example embodiment, a thickness of the first heat blocking wall <b>630</b> may be about 50 micrometers to 500 micrometers. For example, when the thickness of the first heat blocking wall <b>630</b> is less than about 50 micrometers, operational performance of the semiconductor package <b>10</b> may be deteriorated due to thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>. Also, when the thickness of the first heat blocking wall <b>630</b> is greater than or equal to about 500 micrometers, operational performance of the semiconductor package <b>10</b> may be deteriorated as an electrical movement path between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> increases. Also, a size of the semiconductor package <b>10</b> may increase.</p><p id="p-0111" num="0110">Also, a thickness of the second heat blocking wall <b>650</b> may be about 50 micrometers to about 500 micrometers. For example, when a thickness of the second heat blocking wall <b>650</b> is less than about 50 micrometers, operational performance of the semiconductor package <b>10</b> may be deteriorated due to thermal interference between the plurality of the second semiconductor chip <b>400</b>. Also, when a thickness of the second heat blocking wall <b>650</b> is greater than or equal to about 500 micrometers, a size of the semiconductor package <b>10</b> may increase.</p><p id="p-0112" num="0111">In an example embodiment, a thickness of the first heat blocking wall <b>630</b> and a thickness of the second heat blocking wall <b>650</b> may be different from each other. For example, given that an amount of heat generated from the first semiconductor chip <b>300</b> is greater than an amount of heat generated from the second semiconductor chip <b>400</b>, a thickness of the first heat blocking wall <b>630</b> may be greater than a thickness of the second heat blocking wall <b>650</b>. Example embodiments, however, are not limited thereto, and a thickness of the first heat blocking wall <b>630</b> and a thickness of the second heat blocking wall <b>650</b> may be substantially equal to each other.</p><p id="p-0113" num="0112">The semiconductor package <b>10</b> according to an example embodiment of the present disclosure may include the heat blocking member <b>600</b> arranged in at least one space among the first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and the second space X_<b>2</b> between the plurality of the second semiconductor chip <b>400</b>. Accordingly, thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and thermal interference between the plurality of the second semiconductor chip <b>400</b> may be blocked by the heat blocking member <b>600</b>, and operational performance of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> may be improved.</p><p id="p-0114" num="0113"><figref idref="DRAWINGS">FIGS. <b>4</b> and <b>5</b></figref> are enlarged views of a region A in <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0115" num="0114">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the heat blocking member <b>600</b> of the semiconductor package <b>10</b> may be spaced apart from the redistribution structure <b>240</b> of the interposer <b>200</b> in a vertical direction. In other words, a lower surface of the heat blocking member <b>600</b> may be at a higher level than an upper surface of the redistribution structure <b>240</b>.</p><p id="p-0116" num="0115">In an example embodiment, a level of the lower surface of the heat blocking member <b>600</b> may be between a level of lower surfaces of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and the upper surface of the redistribution structure <b>240</b>. That is, surfaces toward the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> among surfaces of the heat blocking member <b>600</b> may overlap side surfaces of the first the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>.</p><p id="p-0117" num="0116">A level of the lower surface of the heat blocking member <b>600</b> may be between a level of the lower surfaces of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and a level of the upper surface of the redistribution structure <b>240</b>, and thus, the heat blocking member <b>600</b> may block thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and thermal interference between the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0118" num="0117">Also, the lower surface of the heat blocking member <b>600</b> may be at a higher level than the upper surface of the redistribution structure <b>240</b>, and thus, in an operation of arranging the heat radiation member <b>500</b> to which the heat blocking member <b>600</b> is attached on the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>, physical damage to the interposer <b>200</b> may be prevented by the heat blocking member <b>600</b>.</p><p id="p-0119" num="0118">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, the heat blocking member <b>600</b> of the semiconductor package <b>10</b> may be in contact with the redistribution structure <b>240</b> of the interposer <b>200</b>. In other words, the lower surface of the heat blocking member <b>600</b> may be coplanar with the upper surface of the redistribution structure <b>240</b>.</p><p id="p-0120" num="0119">A level of the lower surface of the heat blocking member <b>600</b> may be equal to a level of the upper surface of the redistribution structure <b>240</b>, and thus, the heat blocking member <b>600</b> may block thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and thermal interference between the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0121" num="0120">Also, a vertical length of the heat blocking member <b>600</b> may be substantially equal to a vertical distance between upper surfaces of the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and the upper surface of the redistribution structure <b>240</b>, and thus, in the operation of arranging the heat radiation member <b>500</b> to which the heat blocking member <b>600</b> is attached on the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>, the lower surface of the heat blocking member <b>600</b> may function as a stopper.</p><p id="p-0122" num="0121">In an example embodiment, a lower portion of the heat blocking member <b>600</b> may be round. In other words, the lower surface of the heat blocking member <b>600</b> may include a curved surface. When the lower portion of the heat blocking member <b>600</b> is round, in the operation of arranging the heat radiation member <b>500</b> to which the heat blocking member <b>600</b> is attached on the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>, physical damage to the redistribution structure <b>240</b> may be prevented.</p><p id="p-0123" num="0122"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a plan layout of a semiconductor package <b>20</b> according to an example embodiment of the present disclosure.</p><p id="p-0124" num="0123">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, the semiconductor package <b>20</b> according to an example embodiment of the present disclosure may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a second semiconductor chip <b>400</b>, a heat radiation member <b>500</b>, a heat blocking member <b>600</b><i>a</i>, and the like.</p><p id="p-0125" num="0124">Hereinafter, duplicate descriptions between the semiconductor package <b>10</b> of <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref> and the semiconductor package <b>20</b> of <figref idref="DRAWINGS">FIG. <b>6</b></figref> are omitted, and differences therebetween are mainly described.</p><p id="p-0126" num="0125">The heat blocking member <b>600</b><i>a </i>of the semiconductor package <b>20</b> may include a first heat blocking wall <b>630</b><i>a </i>arranged in a first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>.</p><p id="p-0127" num="0126">In an example embodiment, when the semiconductor package <b>20</b> is viewed from above, the first heat blocking wall <b>630</b><i>a </i>may surround a side surface of the first semiconductor chip <b>300</b>. For example, when the first semiconductor chip <b>300</b> includes four side surfaces, the first heat blocking wall <b>630</b><i>a </i>may surround the four side surfaces of the first semiconductor chip <b>300</b>.</p><p id="p-0128" num="0127">For example, when the semiconductor package <b>20</b> is viewed from above, the first heat blocking wall <b>630</b><i>a </i>may be provided in a quadrangular shape surrounding the first semiconductor chip <b>300</b>. Example embodiments, however, re not limited thereto, and the first heat blocking wall <b>630</b><i>a </i>may be provided in a circular or polygonal shape surrounding the first semiconductor chip <b>300</b>.</p><p id="p-0129" num="0128"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is an enlarged view of a region B in <figref idref="DRAWINGS">FIG. <b>6</b></figref>.</p><p id="p-0130" num="0129">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, side surfaces of the heat blocking member <b>600</b><i>a </i>may have a concave-convex structure in which concavity and convexity are repeated. In detail, a surface toward the first semiconductor chip <b>300</b> among surfaces of the heat blocking member <b>600</b><i>a </i>may include a plurality of first protrusions <b>666</b><i>a </i>protruding in a direction toward the first semiconductor chip <b>300</b>. Also, a surface toward the second semiconductor chip <b>400</b> among the surfaces of the heat blocking member <b>600</b><i>a </i>may include a plurality of second protrusions <b>688</b><i>a </i>protruding in a direction toward the second semiconductor chip <b>400</b>.</p><p id="p-0131" num="0130">The side surfaces of the heat blocking member <b>600</b><i>a </i>may have a concave-convex structure in which concavity and convexity are repeated, and thus, a surface area of the heat blocking member <b>600</b><i>a </i>may be increased. Also, due to an increase in the surface area of the heat blocking member <b>600</b><i>a</i>, the heat blocking member <b>600</b><i>a </i>may be rapidly received, from the first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>, heat generated from the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>, and may transfer the received heat to the heat radiation member <b>500</b>.</p><p id="p-0132" num="0131">Also, the heat blocking member <b>600</b><i>a </i>may include the plurality of first protrusions <b>666</b><i>a </i>and the plurality of second protrusions <b>688</b><i>a</i>, and thus, a thickness of the heat blocking member <b>600</b><i>a </i>may relatively increase. The thickness of the heat blocking member <b>600</b><i>a </i>may relatively increase, and thus, the heat blocking member <b>600</b><i>a </i>may block thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b>.</p><p id="p-0133" num="0132"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a plan layout of a semiconductor package <b>25</b> according to an example embodiment of the present disclosure.</p><p id="p-0134" num="0133">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the semiconductor package <b>25</b> may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a second semiconductor chip <b>400</b>, a heat radiation member <b>500</b>, a heat blocking member <b>600</b><i>b</i>, and the like.</p><p id="p-0135" num="0134">The heat blocking member <b>600</b><i>b </i>may include a plurality of a first heat blocking wall <b>630</b><i>b </i>arranged outside a plurality of a first side surface <b>300</b><i>a </i>toward a plurality of the second semiconductor chip <b>400</b> among side surfaces of the first semiconductor chip <b>300</b>. The first heat blocking wall <b>630</b><i>b </i>may be arranged outside the first side surface <b>300</b><i>a </i>of the first semiconductor chip <b>300</b>, but may not be arranged outside a second side surface <b>300</b><i>b </i>vertically extending from the first side surface <b>300</b><i>a </i>among the side surfaces of the first semiconductor chip <b>300</b>.</p><p id="p-0136" num="0135">That is, the heat blocking member <b>600</b><i>b </i>surrounds the plurality of the first side surface <b>300</b><i>a </i>of the first semiconductor chip <b>300</b>, but may not surround a plurality of the second side surface <b>300</b><i>b </i>vertically extending from the plurality of the first side surface <b>300</b><i>a. </i></p><p id="p-0137" num="0136"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a plan layout of a semiconductor package <b>27</b> according to an example embodiment of the present disclosure.</p><p id="p-0138" num="0137">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the semiconductor package <b>27</b> may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a second semiconductor chip <b>400</b>, a heat radiation member <b>500</b>, a heat blocking member <b>600</b><i>c</i>, and the like.</p><p id="p-0139" num="0138">The heat blocking member <b>600</b><i>c </i>may include a plurality of a second heat blocking wall <b>650</b><i>c </i>respectively arranged between two of a plurality of the second semiconductor chip <b>400</b>. In detail, the second heat blocking wall <b>650</b><i>c </i>may be arranged outside the first semiconductor chip <b>300</b>, and a direction in which the second heat blocking wall <b>650</b><i>c </i>extends may be perpendicular to a direction in which a first side surface <b>300</b><i>a </i>of the first semiconductor chip <b>300</b> extends, and may be parallel to a direction in which a second side surface <b>300</b><i>b </i>thereof extends.</p><p id="p-0140" num="0139">In an example embodiment, a surface <b>650</b><i>c</i>_S toward the first semiconductor chip <b>300</b> among surfaces of the second heat blocking wall <b>650</b><i>c </i>may be coplanar with a surface <b>400</b>_S toward the first semiconductor chip <b>300</b> among surfaces of the second semiconductor chip <b>400</b>. That is, the surface <b>650</b><i>c</i>_S of the second heat blocking wall <b>650</b><i>c </i>and the surface <b>400</b>_S of the second semiconductor chip <b>400</b> may be aligned with each other.</p><p id="p-0141" num="0140">As the surface <b>650</b><i>c</i>_S of the second heat blocking wall <b>650</b><i>c </i>and the surface <b>400</b>_S of the second semiconductor chip <b>400</b> are aligned with each other, a horizontal length of a first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the plurality of the second semiconductor chip <b>400</b> may decrease. Accordingly, an electrical movement path between the first semiconductor chip <b>300</b> and the plurality of the second semiconductor chip <b>400</b> may decrease, and operational performance of the first semiconductor chip <b>300</b> and the plurality of the second semiconductor chip <b>400</b> may be improved.</p><p id="p-0142" num="0141">Also, as the plurality of the second heat blocking wall <b>650</b><i>c </i>of the semiconductor package <b>27</b> is arranged between the plurality of the second semiconductor chip <b>400</b>, thermal interference between the plurality of the second semiconductor chip <b>400</b> may decrease. Accordingly, operational performance of the plurality of the second semiconductor chip <b>400</b> may be improved.</p><p id="p-0143" num="0142"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a plan layout of a semiconductor package <b>30</b> according to an example embodiment of the present disclosure.</p><p id="p-0144" num="0143">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the semiconductor package <b>30</b> may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a second semiconductor chip <b>400</b>, a heat radiation member <b>500</b>, a heat blocking member <b>600</b><i>d</i>, and the like.</p><p id="p-0145" num="0144">In an example embodiment, the heat blocking member <b>600</b><i>d </i>may include a first heat blocking wall <b>630</b><i>d </i>arranged in a first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and surrounding the first semiconductor chip <b>300</b>, a second heat blocking wall <b>650</b><i>d </i>extending from the first heat blocking wall <b>630</b><i>d </i>and arranged in a second space X_<b>2</b> between a plurality of the second semiconductor chip <b>400</b>, and a third heat blocking wall <b>670</b><i>d </i>arranged outside the plurality of the second semiconductor chip <b>400</b>, connecting the first heat blocking wall <b>630</b><i>d </i>to the second heat blocking wall <b>650</b><i>d</i>, and surrounding the first semiconductor chip <b>300</b> and the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0146" num="0145">In an example embodiment, the heat blocking member <b>600</b><i>d </i>may surround the first semiconductor chip <b>300</b> and each of the plurality of the second semiconductor chip <b>400</b> by including the first heat blocking wall <b>630</b><i>d</i>, the second heat blocking wall <b>650</b><i>d</i>, and the third heat blocking wall <b>670</b><i>d</i>. The first semiconductor chip <b>300</b> and each of the plurality of the second semiconductor chip <b>400</b> may be surrounded by the heat blocking member <b>600</b><i>d</i>, and thus, thermal interference between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> and thermal interference between the plurality of the second semiconductor chip <b>400</b> may be reduced.</p><p id="p-0147" num="0146"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a cross-sectional view of a semiconductor package <b>35</b> according to an example embodiment of the present disclosure.</p><p id="p-0148" num="0147">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the semiconductor package <b>35</b> may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a second semiconductor chip <b>400</b>, a heat radiation member <b>500</b><i>a</i>, a heat blocking member <b>600</b>, and the like.</p><p id="p-0149" num="0148">The heat radiation member <b>500</b><i>a </i>of the semiconductor package <b>35</b> may have a concave-convex structure in which concavity and convexity are repeated in a direction toward the outside of the semiconductor package <b>35</b>. In an example embodiment, the heat radiation member <b>500</b><i>a </i>may include a base portion <b>520</b> and a plurality of protrusions <b>530</b> protruding from a surface of the base portion <b>520</b>. The plurality of protrusions <b>530</b> may be repeatedly arranged to be spaced apart from each other by a certain distance. Accordingly, the heat radiation member <b>500</b><i>a </i>may have a concave-convex structure in which concavity and convexity are repeated.</p><p id="p-0150" num="0149"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a cross-sectional view of a semiconductor package <b>40</b> according to an example embodiment of the present disclosure.</p><p id="p-0151" num="0150">The semiconductor package <b>40</b> according to an example embodiment of the present disclosure may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a semiconductor stack structure <b>700</b>, a heat radiation member <b>500</b>, a heat blocking member <b>600</b>, and the like.</p><p id="p-0152" num="0151">Hereinafter, duplicate descriptions between the semiconductor package <b>10</b> of <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref> and the semiconductor package <b>40</b> of <figref idref="DRAWINGS">FIG. <b>12</b></figref> are omitted, and differences therebetween are mainly described.</p><p id="p-0153" num="0152">The semiconductor stack structure <b>700</b> may be mounted on an edge portion of a redistribution structure <b>240</b> of the interposer <b>200</b>. Also, the semiconductor stack structure <b>700</b> may be provided in a multiple number. A plurality of the semiconductor stack structure <b>700</b> may be arranged outside from a side surface of the first semiconductor chip <b>300</b> to surround at least a portion of the first semiconductor chip <b>300</b>.</p><p id="p-0154" num="0153">In an example embodiment, six of the semiconductor stack structure <b>700</b> may be provided. When the semiconductor package <b>40</b> is viewed from above, four of the six of the semiconductor stack structure <b>700</b> may be mounted on a corner portion of the interposer <b>200</b>, and two of the six of the semiconductor stack structure <b>700</b> may be respectively arranged between corners of the interposer <b>200</b>.</p><p id="p-0155" num="0154">Example embodiments, however, are not limited thereto, and the number of semiconductor stack structure <b>700</b> may be four. When the semiconductor package <b>40</b> is viewed from above, four of the semiconductor stack structure <b>700</b> may be mounted on corner portions of the interposer <b>200</b>, respectively.</p><p id="p-0156" num="0155">The semiconductor stack structure <b>700</b> may include a second semiconductor chip <b>730</b> and a plurality of a third semiconductor chip <b>750</b> mounted on the second semiconductor chip <b>730</b>. Although it is shown that the semiconductor stack structure <b>700</b> includes one second semiconductor chip <b>730</b> and three of the semiconductor chip <b>750</b>, embodiments of the present disclosure are not limited thereto.</p><p id="p-0157" num="0156">In an example embodiment, the semiconductor stack structure <b>700</b> may be a memory semiconductor stack structure. For example, the semiconductor stack structure <b>700</b> may be dynamic random access memory (DRAM), static random access memory (SRAM), flash memory, electrically erasable and programmable read-only memory (EEPROM), phase-change random access memory (PRAM), magnetic random access memory (MRAM), or resistive random access memory (RRAM).</p><p id="p-0158" num="0157">In an example embodiment, the second semiconductor chip <b>730</b> may not include a memory cell, and a third semiconductor chip <b>750</b> may include a memory cell. For example, the second semiconductor chip <b>730</b> may be a test logic circuit such as a serial-parallel conversion circuit, a design for test (DFT), a joint test action group (JTAG), and a memory built-in self-test (MBIST), or a buffer chip including a signal interface circuit such as a PHY.</p><p id="p-0159" num="0158">Also, the third semiconductor chip <b>750</b> may be a memory semiconductor chip. For example, when the second semiconductor chip <b>730</b> is a buffer chip for controlling of HBM DRAM, the third semiconductor chip <b>750</b> may be a second semiconductor chip including a cell of HBM DRAM controlled by the second semiconductor chip <b>730</b>.</p><p id="p-0160" num="0159">In an example embodiment, the second semiconductor chip <b>730</b> may include a second semiconductor substrate <b>731</b>, a lower connection pad <b>732</b>, an upper connection pad <b>734</b>, and a plurality of through electrodes <b>736</b>. Also, the third semiconductor chip <b>750</b> may include a third semiconductor substrate <b>751</b>, a lower connection pad <b>752</b>, an upper connection pad <b>754</b>, and a plurality of through electrodes <b>756</b>.</p><p id="p-0161" num="0160">An active layer of the second semiconductor substrate <b>731</b> may include a plurality of individual devices. Also, the lower connection pad <b>732</b> may be arranged on a lower surface of the second semiconductor substrate <b>731</b> adjacent to the active layer, and the upper connection pad <b>734</b> may be arranged on an upper surface of the second semiconductor substrate <b>731</b>. Also, the plurality of through electrodes <b>736</b> may electrically connect the lower connection pad <b>732</b> to the upper connection pad <b>734</b> by passing through at least a portion of the second semiconductor substrate <b>731</b> in a vertical direction.</p><p id="p-0162" num="0161">Also, an active layer of the third semiconductor substrate <b>751</b> may include a plurality of individual devices. Also, the lower connection pad <b>752</b> may be arranged on a lower surface of the third semiconductor substrate <b>751</b> adjacent to the active layer, and the upper connection pad <b>754</b> may be arranged on an upper surface of the third semiconductor substrate <b>751</b>. Also, the plurality of through electrodes <b>756</b> may electrically connect the lower connection pad <b>752</b> to the upper connection pad <b>754</b> by passing through at least a portion of the third semiconductor substrate <b>751</b> in a vertical direction. The plurality of through electrodes <b>756</b> of the third semiconductor chip <b>750</b> may be electrically connected to the plurality of through electrodes <b>736</b> of the second semiconductor chip <b>730</b>.</p><p id="p-0163" num="0162">A plurality of a second chip connection terminal <b>780</b> may be attached onto a plurality of the lower connection pad <b>732</b> of the second semiconductor chip <b>730</b>, and a plurality of third chip connection terminals <b>790</b> may be attached onto a plurality of the lower connection pad <b>752</b> of the third semiconductor chip <b>750</b>.</p><p id="p-0164" num="0163">The plurality of the second chip connection terminal <b>780</b> may be arranged between the second semiconductor chip <b>730</b> and the redistribution structure <b>240</b> of the interposer <b>200</b> to electrically connect the semiconductor stack structure <b>700</b> to the interposer <b>200</b>.</p><p id="p-0165" num="0164">The third chip connection terminals <b>790</b> may be arranged between the upper connection pad <b>734</b> of the second semiconductor chip <b>730</b> and the lower connection pad <b>752</b> of the third semiconductor chip <b>750</b> to electrically connect the second semiconductor chip <b>730</b> to the third semiconductor chip <b>750</b>. Also, the third chip connection terminals <b>790</b> may be arranged between a lower connection pad <b>752</b> and an upper connection pad <b>754</b> of each of the plurality of the third semiconductor chip <b>750</b> to electrically connect the plurality of the third semiconductor chip <b>750</b> to each other.</p><p id="p-0166" num="0165">In an example embodiment, a horizontal length of the second semiconductor chip <b>730</b> may be greater than a horizontal length of the third semiconductor chip <b>750</b>. Also, a horizontal cross-sectional area of the second semiconductor chip <b>730</b> may be greater than a horizontal cross-sectional area of the third semiconductor chip <b>750</b>.</p><p id="p-0167" num="0166">In an example embodiment, a third semiconductor chip <b>750</b><i>a </i>arranged farthest from the second semiconductor chip <b>730</b> in a vertical direction among the plurality of the third semiconductor chip <b>750</b> may not include the upper connection pad <b>754</b> and the through electrodes <b>756</b>.</p><p id="p-0168" num="0167">In an example embodiment, an insulating adhesive layer <b>820</b> may be arranged between the second semiconductor chip <b>730</b> and the third semiconductor chip <b>750</b> and between the plurality of the third semiconductor chip <b>750</b>. Also, the insulating adhesive layer <b>820</b> may surround a side portion of the third chip connection terminals <b>790</b>.</p><p id="p-0169" num="0168">In an example embodiment, the insulating adhesive layer <b>820</b> may include a non-conductive film, (NCF), a non-conductive paste (NCP), an insulating polymer, an epoxy resin, or the like.</p><p id="p-0170" num="0169">Also, the semiconductor stack structure <b>700</b> is arranged on the second semiconductor chip <b>730</b>, and may further include a molding layer <b>880</b> surrounding the plurality of the third semiconductor chip <b>750</b>. For example, the molding layer <b>880</b> may include an EMC.</p><p id="p-0171" num="0170">In an example embodiment, the molding layer <b>880</b> may not cover an upper surface of the third semiconductor chip <b>750</b><i>a </i>at an uppermost end. In other words, an upper surface of the molding layer <b>880</b> may be coplanar with the upper surface of the third semiconductor chip <b>750</b><i>a</i>. Example embodiments, however, are not limited thereto, and the molding layer <b>880</b> may cover the upper surface of the third semiconductor chip <b>750</b><i>a. </i></p><p id="p-0172" num="0171"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a plan layout of a semiconductor package <b>50</b> according to an example embodiment of the present disclosure. Also, <figref idref="DRAWINGS">FIG. <b>14</b></figref> is a cross-sectional view of the semiconductor package <b>50</b> taken along the line XIV-XIV&#x2032; of <figref idref="DRAWINGS">FIG. <b>13</b></figref>, and <figref idref="DRAWINGS">FIG. <b>15</b></figref> is a cross-sectional view of the semiconductor package <b>50</b> taken along the line XV-XV&#x2032; of <figref idref="DRAWINGS">FIG. <b>13</b></figref>.</p><p id="p-0173" num="0172">Referring to <figref idref="DRAWINGS">FIGS. <b>13</b> to <b>15</b></figref> together, the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a semiconductor stack structure <b>700</b>, a heat radiation member <b>1100</b>, a heat blocking member <b>1200</b>, and the like.</p><p id="p-0174" num="0173">Hereinafter, duplicate descriptions between the semiconductor package <b>40</b> of <figref idref="DRAWINGS">FIG. <b>12</b></figref> and the semiconductor package <b>50</b> of <figref idref="DRAWINGS">FIGS. <b>13</b> to <b>15</b></figref> are omitted, and differences therebetween are mainly described.</p><p id="p-0175" num="0174">In an example embodiment, the heat radiation member <b>1100</b> may be supported by a portion of an upper surface of the package substrate <b>100</b>. Also, the heat radiation member <b>1100</b> may be mounted on the package substrate <b>100</b> to surround the interposer <b>200</b>, the first semiconductor chip <b>300</b>, and the semiconductor stack structure <b>700</b>.</p><p id="p-0176" num="0175">In an example embodiment, the heat radiation member <b>1100</b> may include a first heat radiation wall <b>1130</b> horizontally extending to be arranged on upper portions of the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b>, and a second heat radiation wall <b>1150</b> vertically extending from the first heat radiation wall <b>1130</b> and surrounding the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b>.</p><p id="p-0177" num="0176">In an example embodiment, the first heat radiation wall <b>1130</b> and the second heat radiation wall <b>1150</b> may include substantially the same material and may be integrated. Also, when the heat radiation member <b>1100</b> is viewed from above, the second heat radiation wall <b>1150</b> may have a quadrangular shape surrounding the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b>.</p><p id="p-0178" num="0177">In an example embodiment, the heat blocking member <b>1200</b> may include a first heat blocking wall <b>1230</b> arranged between the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b>, and a second heat blocking wall <b>1250</b> arranged between a plurality of the semiconductor stack structure <b>700</b>. Also, a material of the heat blocking member <b>1200</b> may be a material with a lower thermal conductivity than that of a material of the heat radiation member <b>1100</b>.</p><p id="p-0179" num="0178">In an example embodiment, the first heat blocking wall <b>1230</b> may extend between a plurality of the second heat radiation wall <b>1150</b> facing each other, and may be arranged in a first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b>. Also, when the semiconductor package <b>50</b> is viewed from above, the first heat blocking wall <b>1230</b> may surround a side surface of the first semiconductor chip <b>300</b>.</p><p id="p-0180" num="0179">Also, the first heat blocking wall <b>1230</b> may be integrated with the first heat radiation wall <b>1130</b> and the second heat radiation wall <b>1150</b>.</p><p id="p-0181" num="0180">In an example embodiment, the second heat blocking wall <b>1250</b> may extend from a portion of the second heat radiation wall <b>1150</b> and be connected to the first heat blocking wall <b>1230</b>, and may be arranged in a second space X_<b>2</b> between the plurality of the semiconductor stack structure <b>700</b>. Also, when the semiconductor package <b>50</b> is viewed from above, the second heat blocking wall <b>1250</b> may surround a side surface of the semiconductor stack structure <b>700</b> together with the first heat blocking wall <b>1230</b>.</p><p id="p-0182" num="0181">According to embodiments, the heat radiation member <b>1100</b> and the heat blocking member <b>1200</b> may be the same or similar to those described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>12</b></figref>, and thus further detailed description thereof is omitted.</p><p id="p-0183" num="0182">The semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include the heat radiation member <b>1100</b> surrounding at least a portion of a side surface of the first semiconductor chip <b>300</b> and a side surface of the semiconductor stack structure <b>700</b>. Accordingly, heat generated from the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> may be rapidly released to the outside of the semiconductor package <b>50</b> through the heat radiation member <b>1100</b>.</p><p id="p-0184" num="0183">Also, the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include the heat blocking member <b>1200</b> arranged in the first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> or the second space X_<b>2</b> between the plurality of the semiconductor stack structure <b>700</b>. Accordingly, the semiconductor package <b>50</b> may reduce thermal interference between the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> and thermal interference between the plurality of the semiconductor stack structure <b>700</b>.</p><p id="p-0185" num="0184"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a plan layout of a semiconductor package <b>55</b> according to an example embodiment of the present disclosure.</p><p id="p-0186" num="0185">Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, the semiconductor package <b>55</b> may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a semiconductor stack structure <b>700</b>, a heat radiation member <b>1100</b>, a heat blocking member <b>1200</b><i>b</i>, and the like.</p><p id="p-0187" num="0186">The heat blocking member <b>1200</b><i>b </i>may include a plurality of a first heat blocking wall <b>1230</b><i>b </i>arranged outside a plurality of a first side surface <b>300</b><i>a</i>, respectively, toward a plurality of the semiconductor stack structure <b>700</b> among side surfaces of the first semiconductor chip <b>300</b>. That is, the first heat blocking wall <b>1230</b><i>b </i>may be arranged in a first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b>.</p><p id="p-0188" num="0187">The first heat blocking wall <b>1230</b><i>b </i>may be arranged outside the first side surface <b>300</b><i>a </i>of the first semiconductor chip <b>300</b>, but may not be arranged outside a second side surface <b>300</b><i>b </i>vertically extending from the first side surface <b>300</b><i>a </i>among the side surfaces of the first semiconductor chip <b>300</b>.</p><p id="p-0189" num="0188">That is, the heat blocking member <b>1200</b><i>b </i>surrounds the first side surface <b>300</b><i>a </i>of the first semiconductor chip <b>300</b>, but may not surround the second side surface <b>300</b><i>b </i>vertically extending from the first side surface <b>300</b><i>a</i>. Also, the heat blocking member <b>1200</b><i>b </i>may be arranged between a plurality of the second heat radiation wall <b>1150</b> facing each other.</p><p id="p-0190" num="0189"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a plan layout of a semiconductor package <b>57</b> according to an example embodiment of the present disclosure.</p><p id="p-0191" num="0190">Referring to <figref idref="DRAWINGS">FIG. <b>17</b></figref>, the semiconductor package <b>57</b> may include a package substrate <b>100</b>, an interposer <b>200</b>, a first semiconductor chip <b>300</b>, a semiconductor stack structure <b>700</b>, a heat radiation member <b>1100</b>, a heat blocking member <b>1200</b><i>c</i>, and the like.</p><p id="p-0192" num="0191">The heat blocking member <b>1200</b><i>c </i>may include a plurality of a second heat blocking wall <b>1250</b><i>c </i>arranged between a plurality of the semiconductor stack structure <b>700</b>. In detail, the second heat blocking wall <b>1250</b><i>c </i>may be arranged outside the first semiconductor chip <b>300</b>, and a direction in which the second heat blocking wall <b>1250</b><i>c </i>extends may be perpendicular to a direction in which a first side surface <b>300</b><i>a </i>of the first semiconductor chip <b>300</b> extends, and may be parallel to a direction in which a second side surface <b>300</b><i>b </i>is extends.</p><p id="p-0193" num="0192">In an example embodiment, a surface <b>650</b><i>c</i>_S toward the first semiconductor chip <b>300</b> among surfaces of the second heat blocking wall <b>1250</b><i>c </i>may be coplanar with a surface <b>700</b>_S toward the first semiconductor chip <b>300</b> among surfaces of the semiconductor stack structure <b>700</b>. That is, a surface <b>1250</b><i>c</i>_S of the second heat blocking wall <b>1250</b><i>c </i>and the surface <b>700</b>_S of the semiconductor stack structure <b>700</b> may be aligned with each other.</p><p id="p-0194" num="0193">As the surface <b>1250</b><i>c</i>_S of the second heat blocking wall <b>1250</b><i>c </i>and the surface <b>700</b>_S of the semiconductor stack structure <b>700</b> are aligned with each other, a horizontal length of a first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> may decrease. Accordingly, an electrical movement path between the first semiconductor chip <b>300</b> and the plurality of the semiconductor stack structure <b>700</b> may decrease, and operational performance of the first semiconductor chip <b>300</b> and the plurality of the semiconductor stack structure <b>700</b> may be improved.</p><p id="p-0195" num="0194">Also, as the second heat blocking wall <b>1250</b><i>c </i>of the semiconductor package <b>57</b> is arranged between the plurality of the semiconductor stack structure <b>700</b>, thermal interference between the plurality of the semiconductor stack structure <b>700</b> may decrease. Accordingly, operational performance of the plurality of the semiconductor stack structure <b>700</b> may be improved.</p><p id="p-0196" num="0195"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a flowchart of a method S<b>100</b> of manufacturing the semiconductor package <b>50</b>, according to an example embodiment of the present disclosure. Also, <figref idref="DRAWINGS">FIGS. <b>19</b> to <b>22</b></figref> are diagrams showing operations of the method S<b>100</b> of manufacturing the semiconductor package <b>50</b>, according to an example embodiment of the present disclosure. The method S<b>100</b> of manufacturing the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may be a method of manufacturing the semiconductor package <b>50</b> described with reference to <figref idref="DRAWINGS">FIGS. <b>13</b> to <b>15</b></figref>.</p><p id="p-0197" num="0196">The method S<b>100</b> of manufacturing the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include mounting the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> on the interposer <b>200</b> (operation S<b>1100</b>), mounting the interposer <b>200</b> on the package substrate <b>100</b> (operation S<b>1200</b>), and mounting the heat radiation member <b>1100</b> including the heat blocking member <b>1200</b> on the package substrate <b>100</b> (operation S<b>1300</b>).</p><p id="p-0198" num="0197">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b>-<b>20</b></figref>, the method S<b>100</b> of manufacturing the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include mounting the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> on the interposer <b>200</b> (operation S<b>1100</b>).</p><p id="p-0199" num="0198">In an example embodiment, prior to performing operation S<b>1100</b>, a carrier substrate <b>2100</b> may be attached to a lower portion of the interposer <b>200</b>. For example, the carrier substrate <b>2100</b> may be a substrate including any material having stability in a semiconductor process such as a baking process, an etching process, and the like.</p><p id="p-0200" num="0199">In an example embodiment, when the carrier substrate <b>2100</b> is to be separated and removed by laser ablation, the carrier substrate <b>2100</b> may be a translucent substrate. Optionally, when the carrier substrate <b>2100</b> is to be separated and removed by heating, the carrier substrate <b>2100</b> may be a heat-resistant substrate.</p><p id="p-0201" num="0200">In an example embodiment, the carrier substrate <b>2100</b> may be a glass substrate. Alternatively, in another example embodiment, the carrier substrate <b>2100</b> may include a heat-resistant organic polymer material such as polyimide (PI), polyetheretherketone (PEEK), polyethersulfone (PES), and polyphenylene sulfide (PPS), but is not limited thereto.</p><p id="p-0202" num="0201">A release film (not shown) may be attached to one surface of the carrier substrate <b>2100</b>. For example, the release film may be a laser reactive layer that is gasified in response to a subsequent laser irradiation to thereby allow the carrier substrate <b>2100</b> to be separated. The release film may include a carbon-based material layer. For example, the release film may include an amorphous carbon layer (ACL).</p><p id="p-0203" num="0202">Operation S<b>1100</b> may include mounting the first semiconductor chip <b>300</b> on the interposer <b>200</b> (operation S<b>1100</b><i>a</i>). In an example embodiment, the first semiconductor chip <b>300</b> may be mounted on the interposer <b>200</b> through a flip-chip bonding process.</p><p id="p-0204" num="0203">In an example embodiment, in operation S<b>1100</b><i>a</i>, the first chip connection terminal <b>360</b> attached to the first chip pad <b>320</b> of the first semiconductor chip <b>300</b> may be in contact with the chip connection pad <b>270</b> of the interposer <b>200</b>. Accordingly, in operation S<b>1100</b>, the first semiconductor chip <b>300</b> may be electrically connected to the interposer <b>200</b>.</p><p id="p-0205" num="0204">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b> and <b>20</b></figref>, operation S<b>1100</b> may include mounting the semiconductor stack structure <b>700</b> on the interposer <b>200</b> (operation S<b>1100</b><i>b</i>). In an example embodiment, the semiconductor stack structure <b>700</b> may be mounted on the interposer <b>200</b> to surround a side portion of the first semiconductor chip <b>300</b>. Also, the semiconductor stack structure <b>700</b> may be mounted on the interposer <b>200</b> through a flip-chip bonding process.</p><p id="p-0206" num="0205">In an example embodiment, in operation S<b>1100</b><i>b</i>, a second chip connection terminal <b>780</b> of the semiconductor stack structure <b>700</b> may be in contact with the chip connection pad <b>270</b> of the interposer <b>200</b>. Accordingly, the semiconductor stack structure <b>700</b> may be electrically connected to the interposer <b>200</b>.</p><p id="p-0207" num="0206">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b> and <b>21</b></figref> together, the method S<b>100</b> of manufacturing the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include mounting the interposer <b>200</b> on the package substrate <b>100</b> (operation S<b>1200</b>).</p><p id="p-0208" num="0207">Prior to performing operation S<b>1200</b>, the carrier substrate <b>2100</b> attached to the lower portion of the interposer <b>200</b> may be removed. For example, the carrier substrate <b>2100</b> may be removed by laser ablation or heating.</p><p id="p-0209" num="0208">In operation S<b>1200</b>, the interposer connection terminal <b>260</b> attached to the interposer lower pad <b>237</b> of the interposer <b>200</b> may be in contact with the upper package substrate pad <b>120</b> of the package substrate <b>100</b>. Accordingly, in operation S<b>1200</b>, the interposer <b>200</b> may be electrically connected to the package substrate <b>100</b>, and the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> mounted on the interposer <b>200</b> may also be electrically connected to the package substrate <b>100</b>.</p><p id="p-0210" num="0209">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b> and <b>22</b></figref> together, the method S<b>100</b> of manufacturing the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include mounting the heat radiation member <b>1100</b> including the heat blocking member <b>1200</b> on the package substrate <b>100</b> (operation S<b>1300</b>).</p><p id="p-0211" num="0210">In an example embodiment, in operation S<b>1300</b>, the heat radiation member <b>1100</b> may be in contact with an upper surface of the first semiconductor chip <b>300</b> and an upper surface of the semiconductor stack structure <b>700</b>. Also, in operation S<b>1300</b>, the heat blocking member <b>1200</b> extending from an inner surface of the heat radiation member <b>1100</b> may be arranged in the first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the second semiconductor chip <b>400</b> or the second space X_<b>2</b> between the plurality of the second semiconductor chip <b>400</b>.</p><p id="p-0212" num="0211">In an example embodiment, after performing operation S<b>1300</b>, a lower surface of the heat blocking member <b>1200</b> may be at a higher level than an upper surface of the redistribution structure <b>240</b> of the interposer <b>200</b>. The lower surface of the heat blocking member <b>1200</b> may be at a higher level than the upper surface of the redistribution structure <b>240</b>, and thus, physical damage to the interposer <b>200</b> may be prevented by the heat blocking member <b>1200</b>.</p><p id="p-0213" num="0212">Example embodiments, however, are not limited thereto, and after performing operation S<b>1300</b>, the heat blocking member <b>1200</b> may be in contact with the redistribution structure <b>240</b> of the interposer <b>200</b>. In other words, the lower surface of the heat blocking member <b>1200</b> may be coplanar with the upper surface of the redistribution structure <b>240</b>.</p><p id="p-0214" num="0213">Also, when a vertical length of the heat blocking member <b>1200</b> is substantially equal to a vertical distance between the upper surface of the first semiconductor chip <b>300</b> and the upper surface of the redistribution structure <b>240</b>, the lower surface of the heat blocking member <b>1200</b> may function as a stopper in operation S<b>1300</b>. Accordingly, physical damage to the redistribution structure <b>240</b> by the heat blocking member <b>1200</b> may be prevented. That is, structural reliability of the semiconductor package <b>50</b> may be improved.</p><p id="p-0215" num="0214">The method S<b>100</b> of manufacturing the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include arranging the heat blocking member <b>1200</b> in the first space X_<b>1</b> between the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> and the second space X_<b>2</b> between the plurality of the semiconductor stack structure <b>700</b>. Accordingly, thermal interference between the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> and thermal interference between the plurality of the semiconductor stack structure <b>700</b> may be blocked by the heat blocking member <b>600</b>, and operational performance of the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> may be improved.</p><p id="p-0216" num="0215">Also, the method S<b>100</b> of manufacturing the semiconductor package <b>50</b> according to an example embodiment of the present disclosure may include arranging the heat radiation member <b>1100</b> to surround at least a portion of a side surface of the first semiconductor chip <b>300</b> and a side surface of the semiconductor stack structure <b>700</b>. Accordingly, heat generated from the first semiconductor chip <b>300</b> and the semiconductor stack structure <b>700</b> may be rapidly released to the outside of the semiconductor package <b>50</b> through the heat radiation member <b>1100</b>.</p><p id="p-0217" num="0216">While non-limiting example embodiments have been particularly shown and described, it will be understood that various changes in form and details may be made to embodiments without departing from the spirit and scope of the present disclosure.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package comprising:<claim-text>a package substrate;</claim-text><claim-text>an interposer mounted on the package substrate;</claim-text><claim-text>a first semiconductor chip mounted on the interposer;</claim-text><claim-text>a plurality of second semiconductor chips mounted on the interposer to surround at least a portion of the first semiconductor chip;</claim-text><claim-text>a heat radiation member arranged on the first semiconductor chip and the plurality of second semiconductor chips; and</claim-text><claim-text>a heat blocking member extending from a portion of the heat radiation member and arranged in at least one space among a first space between the first semiconductor chip and at least one of the plurality of second semiconductor chips and a second space between at least two of the plurality of second semiconductor chips.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a material of the heat blocking member has a thermal conductivity that is lower than a thermal conductivity of a material of the heat radiation member.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a material of the heat blocking member is identical to a material of the heat radiation member, and<claim-text>the heat blocking member is integrated with the heat radiation member.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the heat blocking member comprises a heat blocking wall extending from a portion of the heat radiation member in a vertical direction and arranged in the first space between the first semiconductor chip and the at least one of the plurality of second semiconductor chips.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the heat blocking member comprises a heat blocking wall extending from a portion of the heat radiation member in a vertical direction and arranged in the second space between the at least two of the plurality of second semiconductor chips.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein a surface toward the first semiconductor chip among surfaces of the heat blocking wall is coplanar with a surface toward the first semiconductor chip among surfaces of the plurality of second semiconductor chips.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the heat blocking member comprises:<claim-text>a first heat blocking wall extending from a first portion of the heat radiation member in a vertical direction and arranged in the first space between the first semiconductor chip and the at least one of the plurality of second semiconductor chips; and</claim-text><claim-text>a second heat blocking wall extending from a second portion of the heat radiation member in a vertical direction and arranged in the second space between the at least two of the plurality of second semiconductor chips.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the heat blocking member comprises:<claim-text>a first heat blocking wall extending from a portion of the heat radiation member in a vertical direction and arranged in the first space between the first semiconductor chip and at least one of the plurality of second semiconductor chips;</claim-text><claim-text>a second heat blocking wall extending from the first heat blocking wall and arranged in the second space between the at least two of the plurality of second semiconductor chips; and</claim-text><claim-text>a third heat blocking wall arranged outside the plurality of second semiconductor chips, surrounding the first semiconductor chip and the plurality of second semiconductor chips, and connecting the first heat blocking wall to the second heat blocking wall.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein, when the semiconductor package is seen in a planar view, the heat blocking member has a quadrangular shape that surrounds a side portion of the first semiconductor chip.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the heat blocking member comprises:<claim-text>a plurality of first protrusions protruding in a direction toward the first semiconductor chip; and</claim-text><claim-text>a plurality of second protrusions protruding in a direction toward at least one of the plurality of second semiconductor chips.</claim-text></claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a lower surface of the heat blocking member is spaced apart from an upper surface of the interposer in a vertical direction.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a lower surface of the heat blocking member is in contact with an upper surface of the interposer.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a thickness of the heat blocking member is 50 micrometers to 500 micrometers.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. A semiconductor package comprising:<claim-text>a package substrate;</claim-text><claim-text>an interposer mounted on the package substrate;</claim-text><claim-text>a first semiconductor chip mounted on the interposer;</claim-text><claim-text>a plurality of semiconductor stack structures mounted on the interposer to surround at least a portion of the first semiconductor chip, and comprising a plurality of semiconductor chips stacked in a vertical direction;</claim-text><claim-text>a heat radiation member arranged on the first semiconductor chip and the plurality of semiconductor stack structures, the heat radiation member comprising:<claim-text>a first heat radiation wall extending on the first semiconductor chip and the plurality of semiconductor stack structures in a horizontal direction; and</claim-text><claim-text>at least one second heat radiation wall extending from a portion of the first heat radiation wall in the vertical direction and surrounding the first semiconductor chip and the plurality of semiconductor stack structures; and</claim-text></claim-text><claim-text>a heat blocking member extending from a portion of the heat radiation member and arranged in at least one space among a first space between the first semiconductor chip and at least one of the plurality of semiconductor stack structures and a second space between at least two of the plurality of semiconductor stack structures.</claim-text></claim-text></claim><claim id="CLM-15-17" num="15-17"><claim-text><b>15</b>.-<b>17</b>. (canceled)</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The semiconductor package of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein<claim-text>the at least one second heat radiation wall is a plurality of second heat radiation walls that extend from respective portions of the first heat radiation wall in the vertical direction, and</claim-text><claim-text>the heat blocking member comprises:<claim-text>a first heat blocking wall extending between at least of the plurality of second heat radiation walls, that face each other, and arranged in the first space between the first semiconductor chip and the at least two of the plurality of semiconductor stack structures; and</claim-text><claim-text>a second heat blocking wall extending from a portion of one of the plurality of second heat radiation walls and arranged in the second space between the at least two of the plurality of semiconductor stack structures.</claim-text></claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The semiconductor package of <claim-ref idref="CLM-00018">claim 18</claim-ref>, wherein a thickness of the first heat blocking wall is greater than a thickness of the second heat blocking wall.</claim-text></claim><claim id="CLM-20-21" num="20-21"><claim-text><b>20</b>.-<b>21</b>. (canceled)</claim-text></claim><claim id="CLM-00022" num="00022"><claim-text><b>22</b>. The semiconductor package of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein a material of the heat blocking member has a thermal conductivity that is lower than a thermal conductivity of a material of the heat radiation member.</claim-text></claim><claim id="CLM-00023" num="00023"><claim-text><b>23</b>. The semiconductor package of <claim-ref idref="CLM-00022">claim 22</claim-ref>, wherein the material of the heat radiation member comprises copper, and<claim-text>the material of the heat blocking member comprises stainless steel.</claim-text></claim-text></claim><claim id="CLM-00024" num="00024"><claim-text><b>24</b>. (canceled)</claim-text></claim><claim id="CLM-00025" num="00025"><claim-text><b>25</b>. The semiconductor package of <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the interposer comprises:<claim-text>an interposer substrate mounted on the package substrate;</claim-text><claim-text>an interposer through electrode passing through at least a portion of the interposer substrate in the vertical direction;</claim-text><claim-text>an interposer connection terminal connected to the interposer through electrode and arranged between the interposer substrate and the package substrate; and</claim-text><claim-text>a redistribution structure arranged on the interposer substrate and comprising: a redistribution insulating layer; and a redistribution pattern extending within the redistribution insulating layer and connected to the interposer through electrode.</claim-text></claim-text></claim><claim id="CLM-00026" num="00026"><claim-text><b>26</b>. A semiconductor package comprising:<claim-text>a package substrate;</claim-text><claim-text>an interposer mounted on the package substrate and comprising:<claim-text>an interposer substrate;</claim-text><claim-text>an interposer through electrode passing through at least a portion of the interposer substrate in a vertical direction;</claim-text><claim-text>an interposer connection terminal connected to the interposer through electrode and arranged between the interposer substrate and the package substrate; and</claim-text><claim-text>a redistribution structure arranged on the interposer substrate;</claim-text></claim-text><claim-text>a logic semiconductor chip arranged on the redistribution structure of the interposer;</claim-text><claim-text>a plurality of semiconductor stack structures arranged on the redistribution structure of the interposer to surround at least a portion of the logic semiconductor chip, and comprising a plurality of memory semiconductor chips stacked in the vertical direction;</claim-text><claim-text>a heat radiation member arranged on the logic semiconductor chip and the plurality of semiconductor stack structures; and</claim-text><claim-text>a heat blocking member extending from at least a portion of the heat radiation member and arranged in at least one space among a first space between the logic semiconductor chip and at least one of the plurality of semiconductor stack structures and a second space between at least two of the plurality of semiconductor stack structures.</claim-text></claim-text></claim><claim id="CLM-27-30" num="27-30"><claim-text><b>27</b>.-<b>30</b>. (canceled)</claim-text></claim></claims></us-patent-application>