Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 08f098f5eb8849a89d7ff4ae43f08d00 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_crowd_factor_behav xil_defaultlib.testbench_crowd_factor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 15 for port 'count' [C:/verilog files/crowd_factor/crowd_factor.srcs/sources_1/new/crowd_factor.v:30]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 15 for port 'count' [C:/verilog files/crowd_factor/crowd_factor.srcs/sources_1/new/crowd_factor.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.substractor
Compiling module xil_defaultlib.crowd_factor
Compiling module xil_defaultlib.testbench_crowd_factor
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_crowd_factor_behav
