{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716456546266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716456546267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 23 21:29:06 2024 " "Processing started: Thu May 23 21:29:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716456546267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456546267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIRD -c BIRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIRD -c BIRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456546267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716456547432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716456547432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cloud.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cloud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cloud-behavior " "Found design unit 1: cloud-behavior" {  } { { "cloud.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/cloud.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558923 ""} { "Info" "ISGN_ENTITY_NAME" "1 cloud " "Found entity 1: cloud" {  } { { "cloud.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/cloud.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558930 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_SevenSeg-arc1 " "Found design unit 1: BCD_to_SevenSeg-arc1" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/BCD_to_7Seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558936 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_SevenSeg " "Found entity 1: BCD_to_SevenSeg" {  } { { "BCD_to_7Seg.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/BCD_to_7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file collision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COLLISION-behaviour " "Found design unit 1: COLLISION-behaviour" {  } { { "collision.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/collision.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558941 ""} { "Info" "ISGN_ENTITY_NAME" "1 COLLISION " "Found entity 1: COLLISION" {  } { { "collision.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/collision.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.vhd 2 1 " "Found 2 design units, including 1 entities, in source file background.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 background-behavior " "Found design unit 1: background-behavior" {  } { { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558947 ""} { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPE-behaviour " "Found design unit 1: PIPE-behaviour" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558949 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPE " "Found entity 1: PIPE" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAIN-behvaiour " "Found design unit 1: MAIN-behvaiour" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558951 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAIN " "Found entity 1: MAIN" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/vga_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558956 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIRD-behaviour " "Found design unit 1: BIRD-behaviour" {  } { { "bird.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/bird.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558961 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIRD " "Found entity 1: BIRD" {  } { { "bird.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/bird.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bird_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bird_Block " "Found entity 1: Bird_Block" {  } { { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_0002 " "Found entity 1: PLL_0002" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/PLL/PLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display-behaviour " "Found design unit 1: text_display-behaviour" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558985 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display " "Found entity 1: text_display" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-BEHAVIOUR " "Found design unit 1: FSM-BEHAVIOUR" {  } { { "FSM.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/FSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558990 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/FSM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456558990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456558990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bird_Block " "Elaborating entity \"Bird_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716456559200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "Bird_Block.bdf" "inst1" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 168 824 1048 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst3 " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst3\"" {  } { { "Bird_Block.bdf" "inst3" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { -56 88 248 88 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_0002 PLL:inst3\|PLL_0002:pll_inst " "Elaborating entity \"PLL_0002\" for hierarchy \"PLL:inst3\|PLL_0002:pll_inst\"" {  } { { "PLL.v" "pll_inst" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/PLL.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL:inst3\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL:inst3\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "altera_pll_i" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/PLL/PLL_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559248 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716456559257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst3\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL:inst3\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/PLL/PLL_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst3\|PLL_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL:inst3\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559257 ""}  } { { "PLL/PLL_0002.v" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/PLL/PLL_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716456559257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAIN MAIN:inst " "Elaborating entity \"MAIN\" for hierarchy \"MAIN:inst\"" {  } { { "Bird_Block.bdf" "inst" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559259 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led1 main.vhd(13) " "VHDL Signal Declaration warning at main.vhd(13): used implicit default value for signal \"led1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led2 main.vhd(13) " "VHDL Signal Declaration warning at main.vhd(13): used implicit default value for signal \"led2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_bird_position main.vhd(23) " "Verilog HDL or VHDL warning at main.vhd(23): object \"t_bird_position\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_pipe_halfway_2 main.vhd(28) " "Verilog HDL or VHDL warning at main.vhd(28): object \"t_pipe_halfway_2\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_pipe_position main.vhd(29) " "Verilog HDL or VHDL warning at main.vhd(29): object \"t_pipe_position\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_pipe_position_2 main.vhd(29) " "Verilog HDL or VHDL warning at main.vhd(29): object \"t_pipe_position_2\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_x main.vhd(30) " "VHDL Signal Declaration warning at main.vhd(30): used explicit default value for signal \"t_pipe_x\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "t_pipe_x_2 main.vhd(30) " "VHDL Signal Declaration warning at main.vhd(30): used explicit default value for signal \"t_pipe_x_2\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_level main.vhd(35) " "Verilog HDL or VHDL warning at main.vhd(35): object \"game_level\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716456559261 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t_bird_show main.vhd(255) " "VHDL Process Statement warning at main.vhd(255): inferring latch(es) for signal or variable \"t_bird_show\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559263 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t_pipes_show main.vhd(255) " "VHDL Process Statement warning at main.vhd(255): inferring latch(es) for signal or variable \"t_pipes_show\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559263 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t_text_show main.vhd(255) " "VHDL Process Statement warning at main.vhd(255): inferring latch(es) for signal or variable \"t_text_show\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559263 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t_bird_reset main.vhd(255) " "VHDL Process Statement warning at main.vhd(255): inferring latch(es) for signal or variable \"t_bird_reset\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559263 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t_pipe_reset main.vhd(255) " "VHDL Process Statement warning at main.vhd(255): inferring latch(es) for signal or variable \"t_pipe_reset\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559263 "|Bird_Block|MAIN:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t_pipe_enable main.vhd(255) " "VHDL Process Statement warning at main.vhd(255): inferring latch(es) for signal or variable \"t_pipe_enable\", which holds its previous value in one or more paths through the process" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559263 "|Bird_Block|MAIN:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_pipe_enable main.vhd(255) " "Inferred latch for \"t_pipe_enable\" at main.vhd(255)" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559264 "|Bird_Block|MAIN:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_pipe_reset main.vhd(255) " "Inferred latch for \"t_pipe_reset\" at main.vhd(255)" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559264 "|Bird_Block|MAIN:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_bird_reset main.vhd(255) " "Inferred latch for \"t_bird_reset\" at main.vhd(255)" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559264 "|Bird_Block|MAIN:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_text_show main.vhd(255) " "Inferred latch for \"t_text_show\" at main.vhd(255)" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559264 "|Bird_Block|MAIN:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_pipes_show main.vhd(255) " "Inferred latch for \"t_pipes_show\" at main.vhd(255)" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559264 "|Bird_Block|MAIN:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_bird_show main.vhd(255) " "Inferred latch for \"t_bird_show\" at main.vhd(255)" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 255 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559264 "|Bird_Block|MAIN:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t_pipe_enable_2 main.vhd(250) " "Inferred latch for \"t_pipe_enable_2\" at main.vhd(250)" {  } { { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 250 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559264 "|Bird_Block|MAIN:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIRD MAIN:inst\|BIRD:bird_component " "Elaborating entity \"BIRD\" for hierarchy \"MAIN:inst\|BIRD:bird_component\"" {  } { { "main.vhd" "bird_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559272 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bird_rom.vhd 2 1 " "Using design file bird_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird_rom-SYN " "Found design unit 1: bird_rom-SYN" {  } { { "bird_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/bird_rom.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559288 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird_rom " "Found entity 1: bird_rom" {  } { { "bird_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/bird_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559288 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716456559288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird_rom MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up " "Elaborating entity \"bird_rom\" for hierarchy \"MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\"" {  } { { "bird.vhd" "bird_sprite_up" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/bird.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\|altsyncram:altsyncram_component\"" {  } { { "bird_rom.vhd" "altsyncram_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/bird_rom.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\|altsyncram:altsyncram_component\"" {  } { { "bird_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/bird_rom.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\|altsyncram:altsyncram_component " "Instantiated megafunction \"MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_data.mif " "Parameter \"init_file\" = \"image_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559425 ""}  } { { "bird_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/bird_rom.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716456559425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gig1 " "Found entity 1: altsyncram_gig1" {  } { { "db/altsyncram_gig1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_gig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gig1 MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\|altsyncram:altsyncram_component\|altsyncram_gig1:auto_generated " "Elaborating entity \"altsyncram_gig1\" for hierarchy \"MAIN:inst\|BIRD:bird_component\|bird_rom:bird_sprite_up\|altsyncram:altsyncram_component\|altsyncram_gig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559469 ""}
{ "Warning" "WSGN_SEARCH_FILE" "heart.vhd 2 1 " "Using design file heart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEART-behaviour " "Found design unit 1: HEART-behaviour" {  } { { "heart.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/heart.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559496 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEART " "Found entity 1: HEART" {  } { { "heart.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/heart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559496 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716456559496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEART MAIN:inst\|HEART:heart_component " "Elaborating entity \"HEART\" for hierarchy \"MAIN:inst\|HEART:heart_component\"" {  } { { "main.vhd" "heart_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "heart_rom.vhd 2 1 " "Using design file heart_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 heart_rom-SYN " "Found design unit 1: heart_rom-SYN" {  } { { "heart_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/heart_rom.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559514 ""} { "Info" "ISGN_ENTITY_NAME" "1 heart_rom " "Found entity 1: heart_rom" {  } { { "heart_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/heart_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559514 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716456559514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_rom MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite " "Elaborating entity \"heart_rom\" for hierarchy \"MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\"" {  } { { "heart.vhd" "heart_sprite" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/heart.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\|altsyncram:altsyncram_component\"" {  } { { "heart_rom.vhd" "altsyncram_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/heart_rom.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\|altsyncram:altsyncram_component\"" {  } { { "heart_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/heart_rom.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\|altsyncram:altsyncram_component " "Instantiated megafunction \"MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file heart_data.mif " "Parameter \"init_file\" = \"heart_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559538 ""}  } { { "heart_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/heart_rom.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716456559538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jg1 " "Found entity 1: altsyncram_1jg1" {  } { { "db/altsyncram_1jg1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1jg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jg1 MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\|altsyncram:altsyncram_component\|altsyncram_1jg1:auto_generated " "Elaborating entity \"altsyncram_1jg1\" for hierarchy \"MAIN:inst\|HEART:heart_component\|heart_rom:heart_sprite\|altsyncram:altsyncram_component\|altsyncram_1jg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPE MAIN:inst\|PIPE:pipe_component " "Elaborating entity \"PIPE\" for hierarchy \"MAIN:inst\|PIPE:pipe_component\"" {  } { { "main.vhd" "pipe_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559592 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[0\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[0\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[1\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[1\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[2\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[2\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[3\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[3\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[4\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[4\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[5\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[5\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[6\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[6\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[7\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[7\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[8\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[8\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gap_y_pos\[9\] pipe.vhd(45) " "Inferred latch for \"gap_y_pos\[9\]\" at pipe.vhd(45)" {  } { { "pipe.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/pipe.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559594 "|Bird_Block|MAIN:inst|PIPE:pipe_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "background MAIN:inst\|background:background_component " "Elaborating entity \"background\" for hierarchy \"MAIN:inst\|background:background_component\"" {  } { { "main.vhd" "background_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t_bg_alpha background.vhd(17) " "Verilog HDL or VHDL warning at background.vhd(17): object \"t_bg_alpha\" assigned a value but never read" {  } { { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716456559609 "|Bird_Block|MAIN:inst|background:background_component"}
{ "Warning" "WSGN_SEARCH_FILE" "custom_bg_rom.vhd 2 1 " "Using design file custom_bg_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_bg_rom-SYN " "Found design unit 1: custom_bg_rom-SYN" {  } { { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559617 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_bg_rom " "Found entity 1: custom_bg_rom" {  } { { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716456559617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_bg_rom MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite " "Elaborating entity \"custom_bg_rom\" for hierarchy \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\"" {  } { { "background.vhd" "background_sprite" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\"" {  } { { "custom_bg_rom.vhd" "altsyncram_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\"" {  } { { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component " "Instantiated megafunction \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file new_background_data.mif " "Parameter \"init_file\" = \"new_background_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 122496 " "Parameter \"numwords_a\" = \"122496\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559638 ""}  } { { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716456559638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1nh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1nh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1nh1 " "Found entity 1: altsyncram_1nh1" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1nh1 MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated " "Elaborating entity \"altsyncram_1nh1\" for hierarchy \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/decode_l2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_1nh1.tdf" "rden_decode" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rib " "Found entity 1: mux_rib" {  } { { "db/mux_rib.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/mux_rib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rib MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|mux_rib:mux2 " "Elaborating entity \"mux_rib\" for hierarchy \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|mux_rib:mux2\"" {  } { { "db/altsyncram_1nh1.tdf" "mux2" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display MAIN:inst\|text_display:text_component " "Elaborating entity \"text_display\" for hierarchy \"MAIN:inst\|text_display:text_component\"" {  } { { "main.vhd" "text_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559932 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_mode_in text_display.vhd(46) " "VHDL Process Statement warning at text_display.vhd(46): signal \"game_mode_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_mode_in text_display.vhd(54) " "VHDL Process Statement warning at text_display.vhd(54): signal \"game_mode_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_mode_in text_display.vhd(78) " "VHDL Process Statement warning at text_display.vhd(78): signal \"game_mode_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_mode_in text_display.vhd(108) " "VHDL Process Statement warning at text_display.vhd(108): signal \"game_mode_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_mode_in text_display.vhd(132) " "VHDL Process Statement warning at text_display.vhd(132): signal \"game_mode_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_mode_in text_display.vhd(167) " "VHDL Process Statement warning at text_display.vhd(167): signal \"game_mode_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_mode_in text_display.vhd(193) " "VHDL Process Statement warning at text_display.vhd(193): signal \"game_mode_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_address_1 text_display.vhd(44) " "VHDL Process Statement warning at text_display.vhd(44): inferring latch(es) for signal or variable \"char_address_1\", which holds its previous value in one or more paths through the process" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_address_2 text_display.vhd(44) " "VHDL Process Statement warning at text_display.vhd(44): inferring latch(es) for signal or variable \"char_address_2\", which holds its previous value in one or more paths through the process" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_address_3 text_display.vhd(44) " "VHDL Process Statement warning at text_display.vhd(44): inferring latch(es) for signal or variable \"char_address_3\", which holds its previous value in one or more paths through the process" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_1_on text_display.vhd(44) " "VHDL Process Statement warning at text_display.vhd(44): inferring latch(es) for signal or variable \"char_1_on\", which holds its previous value in one or more paths through the process" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "size_row text_display.vhd(44) " "VHDL Process Statement warning at text_display.vhd(44): inferring latch(es) for signal or variable \"size_row\", which holds its previous value in one or more paths through the process" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "size_col text_display.vhd(44) " "VHDL Process Statement warning at text_display.vhd(44): inferring latch(es) for signal or variable \"size_col\", which holds its previous value in one or more paths through the process" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_2_on text_display.vhd(44) " "VHDL Process Statement warning at text_display.vhd(44): inferring latch(es) for signal or variable \"char_2_on\", which holds its previous value in one or more paths through the process" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "char_3_on text_display.vhd(44) " "VHDL Process Statement warning at text_display.vhd(44): inferring latch(es) for signal or variable \"char_3_on\", which holds its previous value in one or more paths through the process" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_3_on text_display.vhd(44) " "Inferred latch for \"char_3_on\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_2_on text_display.vhd(44) " "Inferred latch for \"char_2_on\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size_col\[0\] text_display.vhd(44) " "Inferred latch for \"size_col\[0\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size_col\[1\] text_display.vhd(44) " "Inferred latch for \"size_col\[1\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size_col\[2\] text_display.vhd(44) " "Inferred latch for \"size_col\[2\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size_row\[0\] text_display.vhd(44) " "Inferred latch for \"size_row\[0\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size_row\[1\] text_display.vhd(44) " "Inferred latch for \"size_row\[1\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "size_row\[2\] text_display.vhd(44) " "Inferred latch for \"size_row\[2\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_1_on text_display.vhd(44) " "Inferred latch for \"char_1_on\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_3\[0\] text_display.vhd(44) " "Inferred latch for \"char_address_3\[0\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_3\[1\] text_display.vhd(44) " "Inferred latch for \"char_address_3\[1\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559944 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_3\[2\] text_display.vhd(44) " "Inferred latch for \"char_address_3\[2\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_3\[3\] text_display.vhd(44) " "Inferred latch for \"char_address_3\[3\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_3\[4\] text_display.vhd(44) " "Inferred latch for \"char_address_3\[4\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_3\[5\] text_display.vhd(44) " "Inferred latch for \"char_address_3\[5\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_2\[0\] text_display.vhd(44) " "Inferred latch for \"char_address_2\[0\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_2\[1\] text_display.vhd(44) " "Inferred latch for \"char_address_2\[1\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_2\[2\] text_display.vhd(44) " "Inferred latch for \"char_address_2\[2\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_2\[3\] text_display.vhd(44) " "Inferred latch for \"char_address_2\[3\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_2\[4\] text_display.vhd(44) " "Inferred latch for \"char_address_2\[4\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_2\[5\] text_display.vhd(44) " "Inferred latch for \"char_address_2\[5\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_1\[0\] text_display.vhd(44) " "Inferred latch for \"char_address_1\[0\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_1\[1\] text_display.vhd(44) " "Inferred latch for \"char_address_1\[1\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_1\[2\] text_display.vhd(44) " "Inferred latch for \"char_address_1\[2\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_1\[3\] text_display.vhd(44) " "Inferred latch for \"char_address_1\[3\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_1\[4\] text_display.vhd(44) " "Inferred latch for \"char_address_1\[4\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "char_address_1\[5\] text_display.vhd(44) " "Inferred latch for \"char_address_1\[5\]\" at text_display.vhd(44)" {  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456559945 "|Bird_Block|MAIN:inst|text_display:text_component"}
{ "Warning" "WSGN_SEARCH_FILE" "char_rom.vhd 2 1 " "Using design file char_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559953 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456559953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716456559953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom MAIN:inst\|text_display:text_component\|char_rom:char_comp " "Elaborating entity \"char_rom\" for hierarchy \"MAIN:inst\|text_display:text_component\|char_rom:char_comp\"" {  } { { "text_display.vhd" "char_comp" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MAIN:inst\|text_display:text_component\|char_rom:char_comp\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MAIN:inst\|text_display:text_component\|char_rom:char_comp\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAIN:inst\|text_display:text_component\|char_rom:char_comp\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MAIN:inst\|text_display:text_component\|char_rom:char_comp\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456559978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAIN:inst\|text_display:text_component\|char_rom:char_comp\|altsyncram:altsyncram_component " "Instantiated megafunction \"MAIN:inst\|text_display:text_component\|char_rom:char_comp\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716456559978 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716456559978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456560004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456560004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 MAIN:inst\|text_display:text_component\|char_rom:char_comp\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"MAIN:inst\|text_display:text_component\|char_rom:char_comp\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456560006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.vhd 2 1 " "Using design file lfsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behaviour " "Found design unit 1: LFSR-behaviour" {  } { { "lfsr.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456560030 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "lfsr.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/lfsr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716456560030 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716456560030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR MAIN:inst\|LFSR:prng " "Elaborating entity \"LFSR\" for hierarchy \"MAIN:inst\|LFSR:prng\"" {  } { { "main.vhd" "prng" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456560032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM MAIN:inst\|FSM:FSM_DUT " "Elaborating entity \"FSM\" for hierarchy \"MAIN:inst\|FSM:FSM_DUT\"" {  } { { "main.vhd" "FSM_DUT" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456560041 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "game_level_out FSM.vhd(9) " "VHDL Signal Declaration warning at FSM.vhd(9): used implicit default value for signal \"game_level_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FSM.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/FSM.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716456560049 "|Bird_Block|MAIN:inst|FSM:FSM_DUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk FSM.vhd(21) " "VHDL Process Statement warning at FSM.vhd(21): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/FSM.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456560049 "|Bird_Block|MAIN:inst|FSM:FSM_DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:mouse_inst " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:mouse_inst\"" {  } { { "Bird_Block.bdf" "mouse_inst" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 -240 24 328 "mouse_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456560050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716456560057 "|Bird_Block|MOUSE:mouse_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456560057 "|Bird_Block|MOUSE:mouse_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456560057 "|Bird_Block|MOUSE:mouse_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456560057 "|Bird_Block|MOUSE:mouse_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716456560057 "|Bird_Block|MOUSE:mouse_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_SevenSeg BCD_to_SevenSeg:inst6 " "Elaborating entity \"BCD_to_SevenSeg\" for hierarchy \"BCD_to_SevenSeg:inst6\"" {  } { { "Bird_Block.bdf" "inst6" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 520 -144 96 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456560057 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[17\] altsyncram MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component " "Port \"address_a\[17\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\"." {  } { { "custom_bg_rom.vhd" "altsyncram_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716456560116 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "address_a\[18\] altsyncram MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component " "Port \"address_a\[18\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\"." {  } { { "custom_bg_rom.vhd" "altsyncram_component" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1716456560116 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a12 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a13 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a14 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a15 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a28 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a29 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a30 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a31 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a44 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a45 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a46 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a47 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a60 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a61 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a62 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a63 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a76 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a77 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a78 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a79 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a92 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a93 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a94 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a95 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a108 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a109 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a110 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a111 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a124 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a125 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a126 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a127 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a140 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 2981 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a141 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a142 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a143 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a156 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3317 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a157 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3338 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a158 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3359 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a159 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3380 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a172 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3653 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a173 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a174 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a175 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3716 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a188 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 3989 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a189 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4010 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a190 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4031 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a191 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4052 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a204 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a205 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4346 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a206 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4367 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a207 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4388 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a220 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a221 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a222 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4703 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a223 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a236 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 4997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a237 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 5018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a238 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 5039 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a239 " "Synthesized away node \"MAIN:inst\|background:background_component\|custom_bg_rom:background_sprite\|altsyncram:altsyncram_component\|altsyncram_1nh1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_1nh1.tdf" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/db/altsyncram_1nh1.tdf" 5060 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "custom_bg_rom.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/custom_bg_rom.vhd" 53 0 0 } } { "background.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/background.vhd" 35 0 0 } } { "main.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/main.vhd" 192 0 0 } } { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 184 544 808 424 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456560243 "|Bird_Block|MAIN:inst|background:background_component|custom_bg_rom:background_sprite|altsyncram:altsyncram_component|altsyncram_1nh1:auto_generated|ram_block1a239"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716456560243 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716456560243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|char_2_on " "Latch MAIN:inst\|text_display:text_component\|char_2_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAIN:inst\|FSM:FSM_DUT\|game_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal MAIN:inst\|FSM:FSM_DUT\|game_mode\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560715 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|char_1_on " "Latch MAIN:inst\|text_display:text_component\|char_1_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAIN:inst\|FSM:FSM_DUT\|game_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal MAIN:inst\|FSM:FSM_DUT\|game_mode\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560715 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|char_3_on " "Latch MAIN:inst\|text_display:text_component\|char_3_on has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MAIN:inst\|FSM:FSM_DUT\|game_mode\[0\] " "Ports D and ENA on the latch are fed by the same signal MAIN:inst\|FSM:FSM_DUT\|game_mode\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/FSM.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560715 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|size_col\[2\] " "Latch MAIN:inst\|text_display:text_component\|size_col\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_row\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560715 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|size_col\[1\] " "Latch MAIN:inst\|text_display:text_component\|size_col\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_row\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560715 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|size_row\[0\] " "Latch MAIN:inst\|text_display:text_component\|size_row\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_row\[2\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_row\[2\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560716 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|size_row\[1\] " "Latch MAIN:inst\|text_display:text_component\|size_row\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_row\[3\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_row\[3\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560716 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|size_row\[2\] " "Latch MAIN:inst\|text_display:text_component\|size_row\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_row\[4\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_row\[4\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560716 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MAIN:inst\|text_display:text_component\|size_col\[0\] " "Latch MAIN:inst\|text_display:text_component\|size_col\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA VGA_SYNC:inst1\|pixel_row\[7\] " "Ports D and ENA on the latch are fed by the same signal VGA_SYNC:inst1\|pixel_row\[7\]" {  } { { "vga_sync.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/vga_sync.vhd" 90 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1716456560716 ""}  } { { "text_display.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/text_display.vhd" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1716456560716 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716456560717 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716456560717 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 360 824 1000 376 "LEDR\[2\]" "" } { 392 824 1000 408 "LEDR\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716456560930 "|Bird_Block|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 360 824 1000 376 "LEDR\[2\]" "" } { 392 824 1000 408 "LEDR\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716456560930 "|Bird_Block|LEDR[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716456560930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716456560989 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 230 " "Ignored 230 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to RESET_N -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CLK -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_CMD -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SD_DATA\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE0_CV_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716456561418 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716456561418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716456561667 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716456561667 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST PLL:inst3\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance PLL:inst3\|PLL_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1716456561838 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1716456561838 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 256 376 544 272 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456561891 "|Bird_Block|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Bird_Block.bdf" "" { Schematic "C:/Users/vdis663/Documents/GitHub/305-team-19/Project/Bird_Block.bdf" { { 288 360 528 304 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716456561891 "|Bird_Block|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716456561891 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1069 " "Implemented 1069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716456561892 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716456561892 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716456561892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "812 " "Implemented 812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716456561892 ""} { "Info" "ICUT_CUT_TM_RAMS" "220 " "Implemented 220 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716456561892 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716456561892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716456561892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 365 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 365 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716456561925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 23 21:29:21 2024 " "Processing ended: Thu May 23 21:29:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716456561925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716456561925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716456561925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716456561925 ""}
