

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8'
================================================================
* Date:           Mon Mar 11 09:09:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.377 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_7_VITIS_LOOP_75_8  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14 = alloca i32 1"   --->   Operation 5 'alloca' 'sum_s8_24fixp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv16 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv20 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.84ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 10 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 0, i6 %indvars_iv20"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 11 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 0, i6 %indvars_iv16"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 0, i32 %sum_s8_24fixp_14"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_79_9"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9"   --->   Operation 14 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%exitcond_flatten11 = icmp_eq  i11 %indvar_flatten9_load, i11 1024"   --->   Operation 15 'icmp' 'exitcond_flatten11' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.33ns)   --->   "%indvar_flatten_next10 = add i11 %indvar_flatten9_load, i11 1"   --->   Operation 16 'add' 'indvar_flatten_next10' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond_flatten11, void %for.inc136, void %for.end138.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvars_iv16_load = load i6 %indvars_iv16"   --->   Operation 18 'load' 'indvars_iv16_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv20_load = load i6 %indvars_iv20"   --->   Operation 19 'load' 'indvars_iv20_load' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.86ns)   --->   "%exitcond19217 = icmp_eq  i6 %indvars_iv16_load, i6 32"   --->   Operation 20 'icmp' 'exitcond19217' <Predicate = (!exitcond_flatten11)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "%indvars_iv16_mid2 = select i1 %exitcond19217, i6 0, i6 %indvars_iv16_load"   --->   Operation 21 'select' 'indvars_iv16_mid2' <Predicate = (!exitcond_flatten11)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.18ns)   --->   "%indvars_iv_next21_dup15 = add i6 %indvars_iv20_load, i6 1"   --->   Operation 22 'add' 'indvars_iv_next21_dup15' <Predicate = (!exitcond_flatten11)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "%p_mid28_v_v = select i1 %exitcond19217, i6 %indvars_iv_next21_dup15, i6 %indvars_iv20_load"   --->   Operation 23 'select' 'p_mid28_v_v' <Predicate = (!exitcond_flatten11)> <Delay = 0.60> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_8 = trunc i6 %p_mid28_v_v"   --->   Operation 24 'trunc' 'empty_8' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_8, i5 0"   --->   Operation 25 'bitconcatenate' 'p_mid' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv16_cast = zext i6 %indvars_iv16_mid2"   --->   Operation 26 'zext' 'indvars_iv16_cast' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%empty_9 = add i10 %indvars_iv16_cast, i10 %p_mid"   --->   Operation 27 'add' 'empty_9' <Predicate = (!exitcond_flatten11)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast5 = zext i10 %empty_9"   --->   Operation 28 'zext' 'p_cast5' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%D_s6_26fixp_addr = getelementptr i30 %D_s6_26fixp, i64 0, i64 %p_cast5"   --->   Operation 29 'getelementptr' 'D_s6_26fixp_addr' <Predicate = (!exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.26ns)   --->   "%D_s6_26fixp_load = load i10 %D_s6_26fixp_addr"   --->   Operation 30 'load' 'D_s6_26fixp_load' <Predicate = (!exitcond_flatten11)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1024> <RAM>
ST_1 : Operation 31 [1/1] (1.18ns)   --->   "%indvars_iv_next17 = add i6 %indvars_iv16_mid2, i6 1"   --->   Operation 31 'add' 'indvars_iv_next17' <Predicate = (!exitcond_flatten11)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%store_ln0 = store i11 %indvar_flatten_next10, i11 %indvar_flatten9"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!exitcond_flatten11)> <Delay = 0.84>
ST_1 : Operation 33 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 %p_mid28_v_v, i6 %indvars_iv20"   --->   Operation 33 'store' 'store_ln0' <Predicate = (!exitcond_flatten11)> <Delay = 0.84>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%store_ln0 = store i6 %indvars_iv_next17, i6 %indvars_iv16"   --->   Operation 34 'store' 'store_ln0' <Predicate = (!exitcond_flatten11)> <Delay = 0.84>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14_load_1 = load i32 %sum_s8_24fixp_14"   --->   Operation 53 'load' 'sum_s8_24fixp_14_load_1' <Predicate = (exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_s8_24fixp_14_out, i32 %sum_s8_24fixp_14_load_1"   --->   Operation 54 'write' 'write_ln0' <Predicate = (exitcond_flatten11)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (exitcond_flatten11)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.37>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_14_load = load i32 %sum_s8_24fixp_14"   --->   Operation 35 'load' 'sum_s8_24fixp_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_73_7_VITIS_LOOP_75_8_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (2.26ns)   --->   "%D_s6_26fixp_load = load i10 %D_s6_26fixp_addr"   --->   Operation 40 'load' 'D_s6_26fixp_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1024> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_10 = trunc i30 %D_s6_26fixp_load"   --->   Operation 41 'trunc' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i29.i31, i29 %empty_10, i31 0"   --->   Operation 42 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i59 @_ssdm_op_BitConcatenate.i59.i30.i29, i30 %D_s6_26fixp_load, i29 0"   --->   Operation 43 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i59 %p_shl1"   --->   Operation 44 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.75ns)   --->   "%empty_11 = sub i60 %p_shl, i60 %p_shl1_cast"   --->   Operation 45 'sub' 'empty_11' <Predicate = true> <Delay = 1.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%mul110_u4_28fixp1 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32.i32, i60 %empty_11, i32 30, i32 59"   --->   Operation 46 'partselect' 'mul110_u4_28fixp1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.26ns)   --->   "%store_ln0 = store i30 %mul110_u4_28fixp1, i10 %D_s6_26fixp_addr"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 30> <Depth = 1024> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%mul110_u4_28fixp = partselect i28 @_ssdm_op_PartSelect.i28.i60.i32.i32, i60 %empty_11, i32 32, i32 59"   --->   Operation 48 'partselect' 'mul110_u4_28fixp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast6 = zext i28 %mul110_u4_28fixp"   --->   Operation 49 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.51ns)   --->   "%add132_s8_24fixp = add i32 %p_cast6, i32 %sum_s8_24fixp_14_load"   --->   Operation 50 'add' 'add132_s8_24fixp' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.84ns)   --->   "%store_ln0 = store i32 %add132_s8_24fixp, i32 %sum_s8_24fixp_14"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_79_9"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D_s6_26fixp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sum_s8_24fixp_14_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_s8_24fixp_14        (alloca           ) [ 011]
indvars_iv16            (alloca           ) [ 010]
indvars_iv20            (alloca           ) [ 010]
indvar_flatten9         (alloca           ) [ 010]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
indvar_flatten9_load    (load             ) [ 000]
exitcond_flatten11      (icmp             ) [ 010]
indvar_flatten_next10   (add              ) [ 000]
br_ln0                  (br               ) [ 000]
indvars_iv16_load       (load             ) [ 000]
indvars_iv20_load       (load             ) [ 000]
exitcond19217           (icmp             ) [ 000]
indvars_iv16_mid2       (select           ) [ 000]
indvars_iv_next21_dup15 (add              ) [ 000]
p_mid28_v_v             (select           ) [ 000]
empty_8                 (trunc            ) [ 000]
p_mid                   (bitconcatenate   ) [ 000]
indvars_iv16_cast       (zext             ) [ 000]
empty_9                 (add              ) [ 000]
p_cast5                 (zext             ) [ 000]
D_s6_26fixp_addr        (getelementptr    ) [ 011]
indvars_iv_next17       (add              ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
store_ln0               (store            ) [ 000]
sum_s8_24fixp_14_load   (load             ) [ 000]
specloopname_ln0        (specloopname     ) [ 000]
empty                   (speclooptripcount) [ 000]
specpipeline_ln0        (specpipeline     ) [ 000]
specloopname_ln0        (specloopname     ) [ 000]
D_s6_26fixp_load        (load             ) [ 000]
empty_10                (trunc            ) [ 000]
p_shl                   (bitconcatenate   ) [ 000]
p_shl1                  (bitconcatenate   ) [ 000]
p_shl1_cast             (zext             ) [ 000]
empty_11                (sub              ) [ 000]
mul110_u4_28fixp1       (partselect       ) [ 000]
store_ln0               (store            ) [ 000]
mul110_u4_28fixp        (partselect       ) [ 000]
p_cast6                 (zext             ) [ 000]
add132_s8_24fixp        (add              ) [ 000]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
sum_s8_24fixp_14_load_1 (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D_s6_26fixp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_s6_26fixp"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_s8_24fixp_14_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_s8_24fixp_14_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_73_7_VITIS_LOOP_75_8_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i60.i29.i31"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i59.i30.i29"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="sum_s8_24fixp_14_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_s8_24fixp_14/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvars_iv16_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv16/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvars_iv20_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv20/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten9_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="write_ln0_write_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="D_s6_26fixp_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="30" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_s6_26fixp_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="1"/>
<pin id="92" dir="0" index="1" bw="30" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="30" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="30" slack="2147483647"/>
<pin id="98" dir="1" index="7" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="D_s6_26fixp_load/1 store_ln0/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten9_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="0"/>
<pin id="122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exitcond_flatten11_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten11/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="indvar_flatten_next10_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next10/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvars_iv16_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv16_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvars_iv20_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv20_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond19217_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="6" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond19217/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvars_iv16_mid2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvars_iv16_mid2/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="indvars_iv_next21_dup15_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="6" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next21_dup15/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_mid28_v_v_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="6" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid28_v_v/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_8_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_mid_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvars_iv16_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="6" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv16_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="empty_9_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="10" slack="0"/>
<pin id="188" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_cast5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvars_iv_next17_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next17/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="11" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln0_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sum_s8_24fixp_14_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_s8_24fixp_14_load/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="empty_10_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="30" slack="0"/>
<pin id="222" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_10/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_shl_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="60" slack="0"/>
<pin id="226" dir="0" index="1" bw="29" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_shl1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="59" slack="0"/>
<pin id="234" dir="0" index="1" bw="30" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_shl1_cast_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="59" slack="0"/>
<pin id="242" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_11_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="60" slack="0"/>
<pin id="246" dir="0" index="1" bw="59" slack="0"/>
<pin id="247" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_11/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mul110_u4_28fixp1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="30" slack="0"/>
<pin id="252" dir="0" index="1" bw="60" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul110_u4_28fixp1/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mul110_u4_28fixp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="28" slack="0"/>
<pin id="263" dir="0" index="1" bw="60" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="0" index="3" bw="7" slack="0"/>
<pin id="266" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mul110_u4_28fixp/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_cast6_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="28" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add132_s8_24fixp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="28" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add132_s8_24fixp/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="sum_s8_24fixp_14_load_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_s8_24fixp_14_load_1/1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="sum_s8_24fixp_14_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_s8_24fixp_14 "/>
</bind>
</comp>

<comp id="298" class="1005" name="indvars_iv16_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv16 "/>
</bind>
</comp>

<comp id="305" class="1005" name="indvars_iv20_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv20 "/>
</bind>
</comp>

<comp id="312" class="1005" name="indvar_flatten9_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="322" class="1005" name="D_s6_26fixp_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="D_s6_26fixp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="58" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="83" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="120" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="135" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="138" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="141" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="155" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="138" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="147" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="173" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="200"><net_src comp="147" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="129" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="161" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="196" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="90" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="42" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="90" pin="7"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="224" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="260"><net_src comp="250" pin="4"/><net_sink comp="90" pin=1"/></net>

<net id="267"><net_src comp="54" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="244" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="217" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="293"><net_src comp="60" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="64" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="308"><net_src comp="68" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="315"><net_src comp="72" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="325"><net_src comp="83" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D_s6_26fixp | {2 }
	Port: sum_s8_24fixp_14_out | {1 }
 - Input state : 
	Port: mm_Pipeline_VITIS_LOOP_73_7_VITIS_LOOP_75_8 : D_s6_26fixp | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten9_load : 1
		exitcond_flatten11 : 2
		indvar_flatten_next10 : 2
		br_ln0 : 3
		indvars_iv16_load : 1
		indvars_iv20_load : 1
		exitcond19217 : 2
		indvars_iv16_mid2 : 3
		indvars_iv_next21_dup15 : 2
		p_mid28_v_v : 3
		empty_8 : 4
		p_mid : 5
		indvars_iv16_cast : 4
		empty_9 : 6
		p_cast5 : 7
		D_s6_26fixp_addr : 8
		D_s6_26fixp_load : 9
		indvars_iv_next17 : 4
		store_ln0 : 3
		store_ln0 : 4
		store_ln0 : 5
		sum_s8_24fixp_14_load_1 : 1
		write_ln0 : 2
	State 2
		empty_10 : 1
		p_shl : 2
		p_shl1 : 1
		p_shl1_cast : 2
		empty_11 : 3
		mul110_u4_28fixp1 : 4
		store_ln0 : 5
		mul110_u4_28fixp : 4
		p_cast6 : 5
		add132_s8_24fixp : 6
		store_ln0 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |  indvar_flatten_next10_fu_129  |    0    |    18   |
|          | indvars_iv_next21_dup15_fu_155 |    0    |    14   |
|    add   |         empty_9_fu_185         |    0    |    17   |
|          |    indvars_iv_next17_fu_196    |    0    |    14   |
|          |     add132_s8_24fixp_fu_275    |    0    |    39   |
|----------|--------------------------------|---------|---------|
|    sub   |         empty_11_fu_244        |    0    |    67   |
|----------|--------------------------------|---------|---------|
|   icmp   |    exitcond_flatten11_fu_123   |    0    |    11   |
|          |      exitcond19217_fu_141      |    0    |    10   |
|----------|--------------------------------|---------|---------|
|  select  |    indvars_iv16_mid2_fu_147    |    0    |    6    |
|          |       p_mid28_v_v_fu_161       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_76     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |         empty_8_fu_169         |    0    |    0    |
|          |         empty_10_fu_220        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          p_mid_fu_173          |    0    |    0    |
|bitconcatenate|          p_shl_fu_224          |    0    |    0    |
|          |          p_shl1_fu_232         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    indvars_iv16_cast_fu_181    |    0    |    0    |
|   zext   |         p_cast5_fu_191         |    0    |    0    |
|          |       p_shl1_cast_fu_240       |    0    |    0    |
|          |         p_cast6_fu_271         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|    mul110_u4_28fixp1_fu_250    |    0    |    0    |
|          |     mul110_u4_28fixp_fu_261    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   202   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|D_s6_26fixp_addr_reg_322|   10   |
| indvar_flatten9_reg_312|   11   |
|  indvars_iv16_reg_298  |    6   |
|  indvars_iv20_reg_305  |    6   |
|sum_s8_24fixp_14_reg_290|   32   |
+------------------------+--------+
|          Total         |   65   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.844  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   202  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   65   |   211  |
+-----------+--------+--------+--------+
