#ifndefSTM32L4xx_LL_RCC_H#defineSTM32L4xx_LL_RCC_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx.h"#ifdefined(RCC)#defineRCC_OFFSET_CCIPR0U#defineRCC_OFFSET_CCIPR20x14U#ifdefined(USE_FULL_LL_DRIVER)#endif#ifdefined(USE_FULL_LL_DRIVER)typedefstruct{uint32_tSYSCLK_Frequency;uint32_tHCLK_Frequency;uint32_tPCLK1_Frequency;uint32_tPCLK2_Frequency;}LL_RCC_ClocksTypeDef;#endif#if!defined(HSE_VALUE)#defineHSE_VALUE8000000U#endif#if!defined(HSI_VALUE)#defineHSI_VALUE16000000U#endif#if!defined(LSE_VALUE)#defineLSE_VALUE32768U#endif#if!defined(LSI_VALUE)#defineLSI_VALUE32000U#endif#ifdefined(RCC_HSI48_SUPPORT)#if!defined(HSI48_VALUE)#defineHSI48_VALUE48000000U#endif#endif#if!defined(EXTERNAL_SAI1_CLOCK_VALUE)#defineEXTERNAL_SAI1_CLOCK_VALUE48000U#endif#if!defined(EXTERNAL_SAI2_CLOCK_VALUE)#defineEXTERNAL_SAI2_CLOCK_VALUE48000U#endif#defineLL_RCC_CICR_LSIRDYCRCC_CICR_LSIRDYC#defineLL_RCC_CICR_LSERDYCRCC_CICR_LSERDYC#defineLL_RCC_CICR_MSIRDYCRCC_CICR_MSIRDYC#defineLL_RCC_CICR_HSIRDYCRCC_CICR_HSIRDYC#defineLL_RCC_CICR_HSERDYCRCC_CICR_HSERDYC#defineLL_RCC_CICR_PLLRDYCRCC_CICR_PLLRDYC#ifdefined(RCC_HSI48_SUPPORT)#defineLL_RCC_CICR_HSI48RDYCRCC_CICR_HSI48RDYC#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineLL_RCC_CICR_PLLSAI1RDYCRCC_CICR_PLLSAI1RDYC#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#defineLL_RCC_CICR_PLLSAI2RDYCRCC_CICR_PLLSAI2RDYC#endif#defineLL_RCC_CICR_LSECSSCRCC_CICR_LSECSSC#defineLL_RCC_CICR_CSSCRCC_CICR_CSSC#defineLL_RCC_CIFR_LSIRDYFRCC_CIFR_LSIRDYF#defineLL_RCC_CIFR_LSERDYFRCC_CIFR_LSERDYF#defineLL_RCC_CIFR_MSIRDYFRCC_CIFR_MSIRDYF#defineLL_RCC_CIFR_HSIRDYFRCC_CIFR_HSIRDYF#defineLL_RCC_CIFR_HSERDYFRCC_CIFR_HSERDYF#defineLL_RCC_CIFR_PLLRDYFRCC_CIFR_PLLRDYF#ifdefined(RCC_HSI48_SUPPORT)#defineLL_RCC_CIFR_HSI48RDYFRCC_CIFR_HSI48RDYF#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineLL_RCC_CIFR_PLLSAI1RDYFRCC_CIFR_PLLSAI1RDYF#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#defineLL_RCC_CIFR_PLLSAI2RDYFRCC_CIFR_PLLSAI2RDYF#endif#defineLL_RCC_CIFR_LSECSSFRCC_CIFR_LSECSSF#defineLL_RCC_CIFR_CSSFRCC_CIFR_CSSF#defineLL_RCC_CSR_FWRSTFRCC_CSR_FWRSTF#defineLL_RCC_CSR_LPWRRSTFRCC_CSR_LPWRRSTF#defineLL_RCC_CSR_OBLRSTFRCC_CSR_OBLRSTF#defineLL_RCC_CSR_PINRSTFRCC_CSR_PINRSTF#defineLL_RCC_CSR_SFTRSTFRCC_CSR_SFTRSTF#defineLL_RCC_CSR_IWDGRSTFRCC_CSR_IWDGRSTF#defineLL_RCC_CSR_WWDGRSTFRCC_CSR_WWDGRSTF#defineLL_RCC_CSR_BORRSTFRCC_CSR_BORRSTF#defineLL_RCC_CIER_LSIRDYIERCC_CIER_LSIRDYIE#defineLL_RCC_CIER_LSERDYIERCC_CIER_LSERDYIE#defineLL_RCC_CIER_MSIRDYIERCC_CIER_MSIRDYIE#defineLL_RCC_CIER_HSIRDYIERCC_CIER_HSIRDYIE#defineLL_RCC_CIER_HSERDYIERCC_CIER_HSERDYIE#defineLL_RCC_CIER_PLLRDYIERCC_CIER_PLLRDYIE#ifdefined(RCC_HSI48_SUPPORT)#defineLL_RCC_CIER_HSI48RDYIERCC_CIER_HSI48RDYIE#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineLL_RCC_CIER_PLLSAI1RDYIERCC_CIER_PLLSAI1RDYIE#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#defineLL_RCC_CIER_PLLSAI2RDYIERCC_CIER_PLLSAI2RDYIE#endif#defineLL_RCC_CIER_LSECSSIERCC_CIER_LSECSSIE#defineLL_RCC_LSEDRIVE_LOW0x00000000U#defineLL_RCC_LSEDRIVE_MEDIUMLOWRCC_BDCR_LSEDRV_0#defineLL_RCC_LSEDRIVE_MEDIUMHIGHRCC_BDCR_LSEDRV_1#defineLL_RCC_LSEDRIVE_HIGHRCC_BDCR_LSEDRV#defineLL_RCC_MSIRANGE_0RCC_CR_MSIRANGE_0#defineLL_RCC_MSIRANGE_1RCC_CR_MSIRANGE_1#defineLL_RCC_MSIRANGE_2RCC_CR_MSIRANGE_2#defineLL_RCC_MSIRANGE_3RCC_CR_MSIRANGE_3#defineLL_RCC_MSIRANGE_4RCC_CR_MSIRANGE_4#defineLL_RCC_MSIRANGE_5RCC_CR_MSIRANGE_5#defineLL_RCC_MSIRANGE_6RCC_CR_MSIRANGE_6#defineLL_RCC_MSIRANGE_7RCC_CR_MSIRANGE_7#defineLL_RCC_MSIRANGE_8RCC_CR_MSIRANGE_8#defineLL_RCC_MSIRANGE_9RCC_CR_MSIRANGE_9#defineLL_RCC_MSIRANGE_10RCC_CR_MSIRANGE_10#defineLL_RCC_MSIRANGE_11RCC_CR_MSIRANGE_11#defineLL_RCC_MSISRANGE_4RCC_CSR_MSISRANGE_1#defineLL_RCC_MSISRANGE_5RCC_CSR_MSISRANGE_2#defineLL_RCC_MSISRANGE_6RCC_CSR_MSISRANGE_4#defineLL_RCC_MSISRANGE_7RCC_CSR_MSISRANGE_8#defineLL_RCC_LSCO_CLKSOURCE_LSI0x00000000U#defineLL_RCC_LSCO_CLKSOURCE_LSERCC_BDCR_LSCOSEL#defineLL_RCC_SYS_CLKSOURCE_MSIRCC_CFGR_SW_MSI#defineLL_RCC_SYS_CLKSOURCE_HSIRCC_CFGR_SW_HSI#defineLL_RCC_SYS_CLKSOURCE_HSERCC_CFGR_SW_HSE#defineLL_RCC_SYS_CLKSOURCE_PLLRCC_CFGR_SW_PLL#defineLL_RCC_SYS_CLKSOURCE_STATUS_MSIRCC_CFGR_SWS_MSI#defineLL_RCC_SYS_CLKSOURCE_STATUS_HSIRCC_CFGR_SWS_HSI#defineLL_RCC_SYS_CLKSOURCE_STATUS_HSERCC_CFGR_SWS_HSE#defineLL_RCC_SYS_CLKSOURCE_STATUS_PLLRCC_CFGR_SWS_PLL#defineLL_RCC_SYSCLK_DIV_1RCC_CFGR_HPRE_DIV1#defineLL_RCC_SYSCLK_DIV_2RCC_CFGR_HPRE_DIV2#defineLL_RCC_SYSCLK_DIV_4RCC_CFGR_HPRE_DIV4#defineLL_RCC_SYSCLK_DIV_8RCC_CFGR_HPRE_DIV8#defineLL_RCC_SYSCLK_DIV_16RCC_CFGR_HPRE_DIV16#defineLL_RCC_SYSCLK_DIV_64RCC_CFGR_HPRE_DIV64#defineLL_RCC_SYSCLK_DIV_128RCC_CFGR_HPRE_DIV128#defineLL_RCC_SYSCLK_DIV_256RCC_CFGR_HPRE_DIV256#defineLL_RCC_SYSCLK_DIV_512RCC_CFGR_HPRE_DIV512#defineLL_RCC_APB1_DIV_1RCC_CFGR_PPRE1_DIV1#defineLL_RCC_APB1_DIV_2RCC_CFGR_PPRE1_DIV2#defineLL_RCC_APB1_DIV_4RCC_CFGR_PPRE1_DIV4#defineLL_RCC_APB1_DIV_8RCC_CFGR_PPRE1_DIV8#defineLL_RCC_APB1_DIV_16RCC_CFGR_PPRE1_DIV16#defineLL_RCC_APB2_DIV_1RCC_CFGR_PPRE2_DIV1#defineLL_RCC_APB2_DIV_2RCC_CFGR_PPRE2_DIV2#defineLL_RCC_APB2_DIV_4RCC_CFGR_PPRE2_DIV4#defineLL_RCC_APB2_DIV_8RCC_CFGR_PPRE2_DIV8#defineLL_RCC_APB2_DIV_16RCC_CFGR_PPRE2_DIV16#defineLL_RCC_STOP_WAKEUPCLOCK_MSI0x00000000U#defineLL_RCC_STOP_WAKEUPCLOCK_HSIRCC_CFGR_STOPWUCK#defineLL_RCC_MCO1SOURCE_NOCLOCK0x00000000U#defineLL_RCC_MCO1SOURCE_SYSCLKRCC_CFGR_MCOSEL_0#defineLL_RCC_MCO1SOURCE_MSIRCC_CFGR_MCOSEL_1#defineLL_RCC_MCO1SOURCE_HSI(RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1)#defineLL_RCC_MCO1SOURCE_HSERCC_CFGR_MCOSEL_2#defineLL_RCC_MCO1SOURCE_PLLCLK(RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)#defineLL_RCC_MCO1SOURCE_LSI(RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)#defineLL_RCC_MCO1SOURCE_LSE(RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)#ifdefined(RCC_HSI48_SUPPORT)#defineLL_RCC_MCO1SOURCE_HSI48RCC_CFGR_MCOSEL_3#endif#defineLL_RCC_MCO1_DIV_1RCC_CFGR_MCOPRE_DIV1#defineLL_RCC_MCO1_DIV_2RCC_CFGR_MCOPRE_DIV2#defineLL_RCC_MCO1_DIV_4RCC_CFGR_MCOPRE_DIV4#defineLL_RCC_MCO1_DIV_8RCC_CFGR_MCOPRE_DIV8#defineLL_RCC_MCO1_DIV_16RCC_CFGR_MCOPRE_DIV16#ifdefined(USE_FULL_LL_DRIVER)#defineLL_RCC_PERIPH_FREQUENCY_NO0x00000000U#defineLL_RCC_PERIPH_FREQUENCY_NA0xFFFFFFFFU#endif#defineLL_RCC_USART1_CLKSOURCE_PCLK2(RCC_CCIPR_USART1SEL<<16U)#defineLL_RCC_USART1_CLKSOURCE_SYSCLK((RCC_CCIPR_USART1SEL<<16U)|RCC_CCIPR_USART1SEL_0)#defineLL_RCC_USART1_CLKSOURCE_HSI((RCC_CCIPR_USART1SEL<<16U)|RCC_CCIPR_USART1SEL_1)#defineLL_RCC_USART1_CLKSOURCE_LSE((RCC_CCIPR_USART1SEL<<16U)|RCC_CCIPR_USART1SEL)#defineLL_RCC_USART2_CLKSOURCE_PCLK1(RCC_CCIPR_USART2SEL<<16U)#defineLL_RCC_USART2_CLKSOURCE_SYSCLK((RCC_CCIPR_USART2SEL<<16U)|RCC_CCIPR_USART2SEL_0)#defineLL_RCC_USART2_CLKSOURCE_HSI((RCC_CCIPR_USART2SEL<<16U)|RCC_CCIPR_USART2SEL_1)#defineLL_RCC_USART2_CLKSOURCE_LSE((RCC_CCIPR_USART2SEL<<16U)|RCC_CCIPR_USART2SEL)#ifdefined(RCC_CCIPR_USART3SEL)#defineLL_RCC_USART3_CLKSOURCE_PCLK1(RCC_CCIPR_USART3SEL<<16U)#defineLL_RCC_USART3_CLKSOURCE_SYSCLK((RCC_CCIPR_USART3SEL<<16U)|RCC_CCIPR_USART3SEL_0)#defineLL_RCC_USART3_CLKSOURCE_HSI((RCC_CCIPR_USART3SEL<<16U)|RCC_CCIPR_USART3SEL_1)#defineLL_RCC_USART3_CLKSOURCE_LSE((RCC_CCIPR_USART3SEL<<16U)|RCC_CCIPR_USART3SEL)#endif#ifdefined(RCC_CCIPR_UART4SEL)||defined(RCC_CCIPR_UART5SEL)#ifdefined(RCC_CCIPR_UART4SEL)#defineLL_RCC_UART4_CLKSOURCE_PCLK1(RCC_CCIPR_UART4SEL<<16U)#defineLL_RCC_UART4_CLKSOURCE_SYSCLK((RCC_CCIPR_UART4SEL<<16U)|RCC_CCIPR_UART4SEL_0)#defineLL_RCC_UART4_CLKSOURCE_HSI((RCC_CCIPR_UART4SEL<<16U)|RCC_CCIPR_UART4SEL_1)#defineLL_RCC_UART4_CLKSOURCE_LSE((RCC_CCIPR_UART4SEL<<16U)|RCC_CCIPR_UART4SEL)#endif#ifdefined(RCC_CCIPR_UART5SEL)#defineLL_RCC_UART5_CLKSOURCE_PCLK1(RCC_CCIPR_UART5SEL<<16U)#defineLL_RCC_UART5_CLKSOURCE_SYSCLK((RCC_CCIPR_UART5SEL<<16U)|RCC_CCIPR_UART5SEL_0)#defineLL_RCC_UART5_CLKSOURCE_HSI((RCC_CCIPR_UART5SEL<<16U)|RCC_CCIPR_UART5SEL_1)#defineLL_RCC_UART5_CLKSOURCE_LSE((RCC_CCIPR_UART5SEL<<16U)|RCC_CCIPR_UART5SEL)#endif#endif#defineLL_RCC_LPUART1_CLKSOURCE_PCLK10x00000000U#defineLL_RCC_LPUART1_CLKSOURCE_SYSCLKRCC_CCIPR_LPUART1SEL_0#defineLL_RCC_LPUART1_CLKSOURCE_HSIRCC_CCIPR_LPUART1SEL_1#defineLL_RCC_LPUART1_CLKSOURCE_LSERCC_CCIPR_LPUART1SEL#defineLL_RCC_I2C1_CLKSOURCE_PCLK1(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C1SEL_Pos<<16U))#defineLL_RCC_I2C1_CLKSOURCE_SYSCLK(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C1SEL_Pos<<16U)|(RCC_CCIPR_I2C1SEL_0>>RCC_CCIPR_I2C1SEL_Pos))#defineLL_RCC_I2C1_CLKSOURCE_HSI(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C1SEL_Pos<<16U)|(RCC_CCIPR_I2C1SEL_1>>RCC_CCIPR_I2C1SEL_Pos))#ifdefined(RCC_CCIPR_I2C2SEL)#defineLL_RCC_I2C2_CLKSOURCE_PCLK1(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C2SEL_Pos<<16U))#defineLL_RCC_I2C2_CLKSOURCE_SYSCLK(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C2SEL_Pos<<16U)|(RCC_CCIPR_I2C2SEL_0>>RCC_CCIPR_I2C2SEL_Pos))#defineLL_RCC_I2C2_CLKSOURCE_HSI(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C2SEL_Pos<<16U)|(RCC_CCIPR_I2C2SEL_1>>RCC_CCIPR_I2C2SEL_Pos))#endif#defineLL_RCC_I2C3_CLKSOURCE_PCLK1(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C3SEL_Pos<<16U))#defineLL_RCC_I2C3_CLKSOURCE_SYSCLK(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C3SEL_Pos<<16U)|(RCC_CCIPR_I2C3SEL_0>>RCC_CCIPR_I2C3SEL_Pos))#defineLL_RCC_I2C3_CLKSOURCE_HSI(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C3SEL_Pos<<16U)|(RCC_CCIPR_I2C3SEL_1>>RCC_CCIPR_I2C3SEL_Pos))#ifdefined(RCC_CCIPR2_I2C4SEL)#defineLL_RCC_I2C4_CLKSOURCE_PCLK1(((uint32_t)RCC_OFFSET_CCIPR2<<24U)|((uint32_t)RCC_CCIPR2_I2C4SEL_Pos<<16U))#defineLL_RCC_I2C4_CLKSOURCE_SYSCLK(((uint32_t)RCC_OFFSET_CCIPR2<<24U)|((uint32_t)RCC_CCIPR2_I2C4SEL_Pos<<16U)|(RCC_CCIPR2_I2C4SEL_0>>RCC_CCIPR2_I2C4SEL_Pos))#defineLL_RCC_I2C4_CLKSOURCE_HSI(((uint32_t)RCC_OFFSET_CCIPR2<<24U)|((uint32_t)RCC_CCIPR2_I2C4SEL_Pos<<16U)|(RCC_CCIPR2_I2C4SEL_1>>RCC_CCIPR2_I2C4SEL_Pos))#endif#defineLL_RCC_LPTIM1_CLKSOURCE_PCLK1RCC_CCIPR_LPTIM1SEL#defineLL_RCC_LPTIM1_CLKSOURCE_LSI(RCC_CCIPR_LPTIM1SEL|(RCC_CCIPR_LPTIM1SEL_0>>16U))#defineLL_RCC_LPTIM1_CLKSOURCE_HSI(RCC_CCIPR_LPTIM1SEL|(RCC_CCIPR_LPTIM1SEL_1>>16U))#defineLL_RCC_LPTIM1_CLKSOURCE_LSE(RCC_CCIPR_LPTIM1SEL|(RCC_CCIPR_LPTIM1SEL>>16U))#defineLL_RCC_LPTIM2_CLKSOURCE_PCLK1RCC_CCIPR_LPTIM2SEL#defineLL_RCC_LPTIM2_CLKSOURCE_LSI(RCC_CCIPR_LPTIM2SEL|(RCC_CCIPR_LPTIM2SEL_0>>16U))#defineLL_RCC_LPTIM2_CLKSOURCE_HSI(RCC_CCIPR_LPTIM2SEL|(RCC_CCIPR_LPTIM2SEL_1>>16U))#defineLL_RCC_LPTIM2_CLKSOURCE_LSE(RCC_CCIPR_LPTIM2SEL|(RCC_CCIPR_LPTIM2SEL>>16U))#ifdefined(RCC_CCIPR2_SAI1SEL)#defineLL_RCC_SAI1_CLKSOURCE_PLLSAI1(RCC_CCIPR2_SAI1SEL<<16U)#defineLL_RCC_SAI1_CLKSOURCE_PLLSAI2((RCC_CCIPR2_SAI1SEL<<16U)|RCC_CCIPR2_SAI1SEL_0)#defineLL_RCC_SAI1_CLKSOURCE_PLL((RCC_CCIPR2_SAI1SEL<<16U)|RCC_CCIPR2_SAI1SEL_1)#defineLL_RCC_SAI1_CLKSOURCE_PIN((RCC_CCIPR2_SAI1SEL<<16U)|(RCC_CCIPR2_SAI1SEL_1|RCC_CCIPR2_SAI1SEL_0))#defineLL_RCC_SAI1_CLKSOURCE_HSI((RCC_CCIPR2_SAI1SEL<<16U)|RCC_CCIPR2_SAI1SEL_2)#elifdefined(RCC_CCIPR_SAI1SEL)#defineLL_RCC_SAI1_CLKSOURCE_PLLSAI1RCC_CCIPR_SAI1SEL#ifdefined(RCC_PLLSAI2_SUPPORT)#defineLL_RCC_SAI1_CLKSOURCE_PLLSAI2(RCC_CCIPR_SAI1SEL|(RCC_CCIPR_SAI1SEL_0>>16U))#endif#defineLL_RCC_SAI1_CLKSOURCE_PLL(RCC_CCIPR_SAI1SEL|(RCC_CCIPR_SAI1SEL_1>>16U))#defineLL_RCC_SAI1_CLKSOURCE_PIN(RCC_CCIPR_SAI1SEL|(RCC_CCIPR_SAI1SEL>>16U))#endif#ifdefined(RCC_CCIPR2_SAI2SEL)#defineLL_RCC_SAI2_CLKSOURCE_PLLSAI1(RCC_CCIPR2_SAI2SEL<<16U)#defineLL_RCC_SAI2_CLKSOURCE_PLLSAI2((RCC_CCIPR2_SAI2SEL<<16U)|RCC_CCIPR2_SAI2SEL_0)#defineLL_RCC_SAI2_CLKSOURCE_PLL((RCC_CCIPR2_SAI2SEL<<16U)|RCC_CCIPR2_SAI2SEL_1)#defineLL_RCC_SAI2_CLKSOURCE_PIN((RCC_CCIPR2_SAI2SEL<<16U)|(RCC_CCIPR2_SAI2SEL_1|RCC_CCIPR2_SAI2SEL_0))#defineLL_RCC_SAI2_CLKSOURCE_HSI((RCC_CCIPR2_SAI2SEL<<16U)|RCC_CCIPR2_SAI2SEL_2)#elifdefined(RCC_CCIPR_SAI2SEL)#defineLL_RCC_SAI2_CLKSOURCE_PLLSAI1RCC_CCIPR_SAI2SEL#ifdefined(RCC_PLLSAI2_SUPPORT)#defineLL_RCC_SAI2_CLKSOURCE_PLLSAI2(RCC_CCIPR_SAI2SEL|(RCC_CCIPR_SAI2SEL_0>>16U))#endif#defineLL_RCC_SAI2_CLKSOURCE_PLL(RCC_CCIPR_SAI2SEL|(RCC_CCIPR_SAI2SEL_1>>16U))#defineLL_RCC_SAI2_CLKSOURCE_PIN(RCC_CCIPR_SAI2SEL|(RCC_CCIPR_SAI2SEL>>16U))#endif#ifdefined(RCC_CCIPR2_SDMMCSEL)#defineLL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK0x00000000U#defineLL_RCC_SDMMC1_KERNELCLKSOURCE_PLLPRCC_CCIPR2_SDMMCSEL#endif#ifdefined(SDMMC1)#ifdefined(RCC_HSI48_SUPPORT)#defineLL_RCC_SDMMC1_CLKSOURCE_HSI480x00000000U#else#defineLL_RCC_SDMMC1_CLKSOURCE_NONE0x00000000U#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineLL_RCC_SDMMC1_CLKSOURCE_PLLSAI1RCC_CCIPR_CLK48SEL_0#endif#defineLL_RCC_SDMMC1_CLKSOURCE_PLLRCC_CCIPR_CLK48SEL_1#defineLL_RCC_SDMMC1_CLKSOURCE_MSIRCC_CCIPR_CLK48SEL#endif#ifdefined(RCC_HSI48_SUPPORT)#defineLL_RCC_RNG_CLKSOURCE_HSI480x00000000U#else#defineLL_RCC_RNG_CLKSOURCE_NONE0x00000000U#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineLL_RCC_RNG_CLKSOURCE_PLLSAI1RCC_CCIPR_CLK48SEL_0#endif#defineLL_RCC_RNG_CLKSOURCE_PLLRCC_CCIPR_CLK48SEL_1#defineLL_RCC_RNG_CLKSOURCE_MSIRCC_CCIPR_CLK48SEL#ifdefined(USB_OTG_FS)||defined(USB)#ifdefined(RCC_HSI48_SUPPORT)#defineLL_RCC_USB_CLKSOURCE_HSI480x00000000U#else#defineLL_RCC_USB_CLKSOURCE_NONE0x00000000U#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineLL_RCC_USB_CLKSOURCE_PLLSAI1RCC_CCIPR_CLK48SEL_0#endif#defineLL_RCC_USB_CLKSOURCE_PLLRCC_CCIPR_CLK48SEL_1#defineLL_RCC_USB_CLKSOURCE_MSIRCC_CCIPR_CLK48SEL#endif#defineLL_RCC_ADC_CLKSOURCE_NONE0x00000000U#ifdefined(RCC_PLLSAI1_SUPPORT)#defineLL_RCC_ADC_CLKSOURCE_PLLSAI1RCC_CCIPR_ADCSEL_0#endif#ifdefined(RCC_PLLSAI2_SUPPORT)&&!defined(LTDC)#defineLL_RCC_ADC_CLKSOURCE_PLLSAI2RCC_CCIPR_ADCSEL_1#endif#ifdefined(RCC_CCIPR_ADCSEL)#defineLL_RCC_ADC_CLKSOURCE_SYSCLKRCC_CCIPR_ADCSEL#else#defineLL_RCC_ADC_CLKSOURCE_SYSCLK0x30000000U#endif#ifdefined(SWPMI1)#defineLL_RCC_SWPMI1_CLKSOURCE_PCLK10x00000000U#defineLL_RCC_SWPMI1_CLKSOURCE_HSIRCC_CCIPR_SWPMI1SEL#endif#ifdefined(DFSDM1_Channel0)#ifdefined(RCC_CCIPR2_ADFSDM1SEL)#defineLL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI10x00000000U#defineLL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSIRCC_CCIPR2_ADFSDM1SEL_0#defineLL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSIRCC_CCIPR2_ADFSDM1SEL_1#endif#ifdefined(RCC_CCIPR2_DFSDM1SEL)#defineLL_RCC_DFSDM1_CLKSOURCE_PCLK20x00000000U#defineLL_RCC_DFSDM1_CLKSOURCE_SYSCLKRCC_CCIPR2_DFSDM1SEL#else#defineLL_RCC_DFSDM1_CLKSOURCE_PCLK20x00000000U#defineLL_RCC_DFSDM1_CLKSOURCE_SYSCLKRCC_CCIPR_DFSDM1SEL#endif#endif#ifdefined(DSI)#defineLL_RCC_DSI_CLKSOURCE_PHY0x00000000U#defineLL_RCC_DSI_CLKSOURCE_PLLRCC_CCIPR2_DSISEL#endif#ifdefined(LTDC)#defineLL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV20x00000000U#defineLL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4RCC_CCIPR2_PLLSAI2DIVR_0#defineLL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8RCC_CCIPR2_PLLSAI2DIVR_1#defineLL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16RCC_CCIPR2_PLLSAI2DIVR#endif#ifdefined(OCTOSPI1)#defineLL_RCC_OCTOSPI_CLKSOURCE_SYSCLK0x00000000U#defineLL_RCC_OCTOSPI_CLKSOURCE_MSIRCC_CCIPR2_OSPISEL_0#defineLL_RCC_OCTOSPI_CLKSOURCE_PLLRCC_CCIPR2_OSPISEL_1#endif#defineLL_RCC_USART1_CLKSOURCERCC_CCIPR_USART1SEL#defineLL_RCC_USART2_CLKSOURCERCC_CCIPR_USART2SEL#ifdefined(RCC_CCIPR_USART3SEL)#defineLL_RCC_USART3_CLKSOURCERCC_CCIPR_USART3SEL#endif#ifdefined(RCC_CCIPR_UART4SEL)||defined(RCC_CCIPR_UART5SEL)#ifdefined(RCC_CCIPR_UART4SEL)#defineLL_RCC_UART4_CLKSOURCERCC_CCIPR_UART4SEL#endif#ifdefined(RCC_CCIPR_UART5SEL)#defineLL_RCC_UART5_CLKSOURCERCC_CCIPR_UART5SEL#endif#endif#defineLL_RCC_LPUART1_CLKSOURCERCC_CCIPR_LPUART1SEL#defineLL_RCC_I2C1_CLKSOURCE(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C1SEL_Pos<<16U)|(RCC_CCIPR_I2C1SEL>>RCC_CCIPR_I2C1SEL_Pos))#ifdefined(RCC_CCIPR_I2C2SEL)#defineLL_RCC_I2C2_CLKSOURCE(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C2SEL_Pos<<16U)|(RCC_CCIPR_I2C2SEL>>RCC_CCIPR_I2C2SEL_Pos))#endif#defineLL_RCC_I2C3_CLKSOURCE(((uint32_t)RCC_OFFSET_CCIPR<<24U)|((uint32_t)RCC_CCIPR_I2C3SEL_Pos<<16U)|(RCC_CCIPR_I2C3SEL>>RCC_CCIPR_I2C3SEL_Pos))#ifdefined(RCC_CCIPR2_I2C4SEL)#defineLL_RCC_I2C4_CLKSOURCE(((uint32_t)RCC_OFFSET_CCIPR2<<24U)|((uint32_t)RCC_CCIPR2_I2C4SEL_Pos<<16U)|(RCC_CCIPR2_I2C4SEL>>RCC_CCIPR2_I2C4SEL_Pos))#endif#defineLL_RCC_LPTIM1_CLKSOURCERCC_CCIPR_LPTIM1SEL#defineLL_RCC_LPTIM2_CLKSOURCERCC_CCIPR_LPTIM2SEL#ifdefined(RCC_CCIPR_SAI1SEL)||defined(RCC_CCIPR2_SAI1SEL)#ifdefined(RCC_CCIPR2_SAI1SEL)#defineLL_RCC_SAI1_CLKSOURCERCC_CCIPR2_SAI1SEL#else#defineLL_RCC_SAI1_CLKSOURCERCC_CCIPR_SAI1SEL#endif#ifdefined(RCC_CCIPR2_SAI2SEL)#defineLL_RCC_SAI2_CLKSOURCERCC_CCIPR2_SAI2SEL#elifdefined(RCC_CCIPR_SAI2SEL)#defineLL_RCC_SAI2_CLKSOURCERCC_CCIPR_SAI2SEL#endif#endif#ifdefined(SDMMC1)#ifdefined(RCC_CCIPR2_SDMMCSEL)#defineLL_RCC_SDMMC1_KERNELCLKSOURCERCC_CCIPR2_SDMMCSEL#endif#defineLL_RCC_SDMMC1_CLKSOURCERCC_CCIPR_CLK48SEL#endif#defineLL_RCC_RNG_CLKSOURCERCC_CCIPR_CLK48SEL#ifdefined(USB_OTG_FS)||defined(USB)#defineLL_RCC_USB_CLKSOURCERCC_CCIPR_CLK48SEL#endif#ifdefined(RCC_CCIPR_ADCSEL)#defineLL_RCC_ADC_CLKSOURCERCC_CCIPR_ADCSEL#else#defineLL_RCC_ADC_CLKSOURCE0x30000000U#endif#ifdefined(SWPMI1)#defineLL_RCC_SWPMI1_CLKSOURCERCC_CCIPR_SWPMI1SEL#endif#ifdefined(DFSDM1_Channel0)#ifdefined(RCC_CCIPR2_ADFSDM1SEL)#defineLL_RCC_DFSDM1_AUDIO_CLKSOURCERCC_CCIPR2_ADFSDM1SEL#endif#ifdefined(RCC_CCIPR2_DFSDM1SEL)#defineLL_RCC_DFSDM1_CLKSOURCERCC_CCIPR2_DFSDM1SEL#else#defineLL_RCC_DFSDM1_CLKSOURCERCC_CCIPR_DFSDM1SEL#endif#endif#ifdefined(DSI)#defineLL_RCC_DSI_CLKSOURCERCC_CCIPR2_DSISEL#endif#ifdefined(LTDC)#defineLL_RCC_LTDC_CLKSOURCERCC_CCIPR2_PLLSAI2DIVR#endif#ifdefined(OCTOSPI1)#defineLL_RCC_OCTOSPI_CLKSOURCERCC_CCIPR2_OSPISEL#endif#defineLL_RCC_RTC_CLKSOURCE_NONE0x00000000U#defineLL_RCC_RTC_CLKSOURCE_LSERCC_BDCR_RTCSEL_0#defineLL_RCC_RTC_CLKSOURCE_LSIRCC_BDCR_RTCSEL_1#defineLL_RCC_RTC_CLKSOURCE_HSE_DIV32RCC_BDCR_RTCSEL#defineLL_RCC_PLLSOURCE_NONE0x00000000U#defineLL_RCC_PLLSOURCE_MSIRCC_PLLCFGR_PLLSRC_MSI#defineLL_RCC_PLLSOURCE_HSIRCC_PLLCFGR_PLLSRC_HSI#defineLL_RCC_PLLSOURCE_HSERCC_PLLCFGR_PLLSRC_HSE#defineLL_RCC_PLLM_DIV_10x00000000U#defineLL_RCC_PLLM_DIV_2(RCC_PLLCFGR_PLLM_0)#defineLL_RCC_PLLM_DIV_3(RCC_PLLCFGR_PLLM_1)#defineLL_RCC_PLLM_DIV_4(RCC_PLLCFGR_PLLM_1|RCC_PLLCFGR_PLLM_0)#defineLL_RCC_PLLM_DIV_5(RCC_PLLCFGR_PLLM_2)#defineLL_RCC_PLLM_DIV_6(RCC_PLLCFGR_PLLM_2|RCC_PLLCFGR_PLLM_0)#defineLL_RCC_PLLM_DIV_7(RCC_PLLCFGR_PLLM_2|RCC_PLLCFGR_PLLM_1)#defineLL_RCC_PLLM_DIV_8(RCC_PLLCFGR_PLLM_2|RCC_PLLCFGR_PLLM_1|RCC_PLLCFGR_PLLM_0)#ifdefined(RCC_PLLM_DIV_1_16_SUPPORT)#defineLL_RCC_PLLM_DIV_9(RCC_PLLCFGR_PLLM_3)#defineLL_RCC_PLLM_DIV_10(RCC_PLLCFGR_PLLM_3|RCC_PLLCFGR_PLLM_0)#defineLL_RCC_PLLM_DIV_11(RCC_PLLCFGR_PLLM_3|RCC_PLLCFGR_PLLM_1)#defineLL_RCC_PLLM_DIV_12(RCC_PLLCFGR_PLLM_3|RCC_PLLCFGR_PLLM_1|RCC_PLLCFGR_PLLM_0)#defineLL_RCC_PLLM_DIV_13(RCC_PLLCFGR_PLLM_3|RCC_PLLCFGR_PLLM_2)#defineLL_RCC_PLLM_DIV_14(RCC_PLLCFGR_PLLM_3|RCC_PLLCFGR_PLLM_2|RCC_PLLCFGR_PLLM_0)#defineLL_RCC_PLLM_DIV_15(RCC_PLLCFGR_PLLM_3|RCC_PLLCFGR_PLLM_2|RCC_PLLCFGR_PLLM_1)#defineLL_RCC_PLLM_DIV_16(RCC_PLLCFGR_PLLM_3|RCC_PLLCFGR_PLLM_2|RCC_PLLCFGR_PLLM_1|RCC_PLLCFGR_PLLM_0)#endif#defineLL_RCC_PLLR_DIV_20x00000000U#defineLL_RCC_PLLR_DIV_4(RCC_PLLCFGR_PLLR_0)#defineLL_RCC_PLLR_DIV_6(RCC_PLLCFGR_PLLR_1)#defineLL_RCC_PLLR_DIV_8(RCC_PLLCFGR_PLLR)#ifdefined(RCC_PLLP_SUPPORT)#ifdefined(RCC_PLLP_DIV_2_31_SUPPORT)#defineLL_RCC_PLLP_DIV_2(RCC_PLLCFGR_PLLPDIV_1)#defineLL_RCC_PLLP_DIV_3(RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_4(RCC_PLLCFGR_PLLPDIV_2)#defineLL_RCC_PLLP_DIV_5(RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_6(RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)#defineLL_RCC_PLLP_DIV_7(RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_8(RCC_PLLCFGR_PLLPDIV_3)#defineLL_RCC_PLLP_DIV_9(RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_10(RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)#defineLL_RCC_PLLP_DIV_11(RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_12(RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)#defineLL_RCC_PLLP_DIV_13(RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_14(RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)#defineLL_RCC_PLLP_DIV_15(RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_16(RCC_PLLCFGR_PLLPDIV_4)#defineLL_RCC_PLLP_DIV_17(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_18(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)#defineLL_RCC_PLLP_DIV_19(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_20(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)#defineLL_RCC_PLLP_DIV_21(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_22(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)#defineLL_RCC_PLLP_DIV_23(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_24(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)#defineLL_RCC_PLLP_DIV_25(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_26(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)#defineLL_RCC_PLLP_DIV_27(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_28(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)#defineLL_RCC_PLLP_DIV_29(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)#defineLL_RCC_PLLP_DIV_30(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)#defineLL_RCC_PLLP_DIV_31(RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)#else#defineLL_RCC_PLLP_DIV_70x00000000U#defineLL_RCC_PLLP_DIV_17(RCC_PLLCFGR_PLLP)#endif#endif#defineLL_RCC_PLLQ_DIV_20x00000000U#defineLL_RCC_PLLQ_DIV_4(RCC_PLLCFGR_PLLQ_0)#defineLL_RCC_PLLQ_DIV_6(RCC_PLLCFGR_PLLQ_1)#defineLL_RCC_PLLQ_DIV_8(RCC_PLLCFGR_PLLQ)#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)#defineLL_RCC_PLLSAI1M_DIV_10x00000000U#defineLL_RCC_PLLSAI1M_DIV_2(RCC_PLLSAI1CFGR_PLLSAI1M_0)#defineLL_RCC_PLLSAI1M_DIV_3(RCC_PLLSAI1CFGR_PLLSAI1M_1)#defineLL_RCC_PLLSAI1M_DIV_4(RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0)#defineLL_RCC_PLLSAI1M_DIV_5(RCC_PLLSAI1CFGR_PLLSAI1M_2)#defineLL_RCC_PLLSAI1M_DIV_6(RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0)#defineLL_RCC_PLLSAI1M_DIV_7(RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1)#defineLL_RCC_PLLSAI1M_DIV_8(RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0)#defineLL_RCC_PLLSAI1M_DIV_9(RCC_PLLSAI1CFGR_PLLSAI1M_3)#defineLL_RCC_PLLSAI1M_DIV_10(RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_0)#defineLL_RCC_PLLSAI1M_DIV_11(RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1)#defineLL_RCC_PLLSAI1M_DIV_12(RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0)#defineLL_RCC_PLLSAI1M_DIV_13(RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2)#defineLL_RCC_PLLSAI1M_DIV_14(RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0)#defineLL_RCC_PLLSAI1M_DIV_15(RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1)#defineLL_RCC_PLLSAI1M_DIV_16(RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0)#endif#ifdefined(RCC_PLLSAI1_SUPPORT)#defineLL_RCC_PLLSAI1Q_DIV_20x00000000U#defineLL_RCC_PLLSAI1Q_DIV_4(RCC_PLLSAI1CFGR_PLLSAI1Q_0)#defineLL_RCC_PLLSAI1Q_DIV_6(RCC_PLLSAI1CFGR_PLLSAI1Q_1)#defineLL_RCC_PLLSAI1Q_DIV_8(RCC_PLLSAI1CFGR_PLLSAI1Q)#ifdefined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)#defineLL_RCC_PLLSAI1P_DIV_2(RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)#defineLL_RCC_PLLSAI1P_DIV_3(RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_4(RCC_PLLSAI1CFGR_PLLSAI1PDIV_2)#defineLL_RCC_PLLSAI1P_DIV_5(RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_6(RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)#defineLL_RCC_PLLSAI1P_DIV_7(RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_8(RCC_PLLSAI1CFGR_PLLSAI1PDIV_3)#defineLL_RCC_PLLSAI1P_DIV_9(RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_10(RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)#defineLL_RCC_PLLSAI1P_DIV_11(RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_12(RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2)#defineLL_RCC_PLLSAI1P_DIV_13(RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_14(RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)#defineLL_RCC_PLLSAI1P_DIV_15(RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_16(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4)#defineLL_RCC_PLLSAI1P_DIV_17(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_18(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)#defineLL_RCC_PLLSAI1P_DIV_19(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_20(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2)#defineLL_RCC_PLLSAI1P_DIV_21(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_22(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)#defineLL_RCC_PLLSAI1P_DIV_23(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_24(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3)#defineLL_RCC_PLLSAI1P_DIV_25(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_26(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)#defineLL_RCC_PLLSAI1P_DIV_27(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_28(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2)#defineLL_RCC_PLLSAI1P_DIV_29(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#defineLL_RCC_PLLSAI1P_DIV_30(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)#defineLL_RCC_PLLSAI1P_DIV_31(RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0)#else#defineLL_RCC_PLLSAI1P_DIV_70x00000000U#defineLL_RCC_PLLSAI1P_DIV_17(RCC_PLLSAI1CFGR_PLLSAI1P)#endif#defineLL_RCC_PLLSAI1R_DIV_20x00000000U#defineLL_RCC_PLLSAI1R_DIV_4(RCC_PLLSAI1CFGR_PLLSAI1R_0)#defineLL_RCC_PLLSAI1R_DIV_6(RCC_PLLSAI1CFGR_PLLSAI1R_1)#defineLL_RCC_PLLSAI1R_DIV_8(RCC_PLLSAI1CFGR_PLLSAI1R)#endif#ifdefined(RCC_PLLSAI2_SUPPORT)#ifdefined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)#defineLL_RCC_PLLSAI2M_DIV_10x00000000U#defineLL_RCC_PLLSAI2M_DIV_2(RCC_PLLSAI2CFGR_PLLSAI2M_0)#defineLL_RCC_PLLSAI2M_DIV_3(RCC_PLLSAI2CFGR_PLLSAI2M_1)#defineLL_RCC_PLLSAI2M_DIV_4(RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0)#defineLL_RCC_PLLSAI2M_DIV_5(RCC_PLLSAI2CFGR_PLLSAI2M_2)#defineLL_RCC_PLLSAI2M_DIV_6(RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0)#defineLL_RCC_PLLSAI2M_DIV_7(RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1)#defineLL_RCC_PLLSAI2M_DIV_8(RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0)#defineLL_RCC_PLLSAI2M_DIV_9(RCC_PLLSAI2CFGR_PLLSAI2M_3)#defineLL_RCC_PLLSAI2M_DIV_10(RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_0)#defineLL_RCC_PLLSAI2M_DIV_11(RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1)#defineLL_RCC_PLLSAI2M_DIV_12(RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0)#defineLL_RCC_PLLSAI2M_DIV_13(RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2)#defineLL_RCC_PLLSAI2M_DIV_14(RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0)#defineLL_RCC_PLLSAI2M_DIV_15(RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1)#defineLL_RCC_PLLSAI2M_DIV_16(RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0)#endif#ifdefined(RCC_PLLSAI2Q_DIV_SUPPORT)#defineLL_RCC_PLLSAI2Q_DIV_20x00000000U#defineLL_RCC_PLLSAI2Q_DIV_4(RCC_PLLSAI2CFGR_PLLSAI2Q_0)#defineLL_RCC_PLLSAI2Q_DIV_6(RCC_PLLSAI2CFGR_PLLSAI2Q_1)#defineLL_RCC_PLLSAI2Q_DIV_8(RCC_PLLSAI2CFGR_PLLSAI2Q)#endif#ifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)#defineLL_RCC_PLLSAI2P_DIV_2(RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)#defineLL_RCC_PLLSAI2P_DIV_3(RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_4(RCC_PLLSAI2CFGR_PLLSAI2PDIV_2)#defineLL_RCC_PLLSAI2P_DIV_5(RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_6(RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)#defineLL_RCC_PLLSAI2P_DIV_7(RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_8(RCC_PLLSAI2CFGR_PLLSAI2PDIV_3)#defineLL_RCC_PLLSAI2P_DIV_9(RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_10(RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)#defineLL_RCC_PLLSAI2P_DIV_11(RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_12(RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2)#defineLL_RCC_PLLSAI2P_DIV_13(RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_14(RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)#defineLL_RCC_PLLSAI2P_DIV_15(RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_16(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4)#defineLL_RCC_PLLSAI2P_DIV_17(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_18(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)#defineLL_RCC_PLLSAI2P_DIV_19(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_20(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2)#defineLL_RCC_PLLSAI2P_DIV_21(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_22(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)#defineLL_RCC_PLLSAI2P_DIV_23(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_24(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3)#defineLL_RCC_PLLSAI2P_DIV_25(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_26(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)#defineLL_RCC_PLLSAI2P_DIV_27(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_28(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2)#defineLL_RCC_PLLSAI2P_DIV_29(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#defineLL_RCC_PLLSAI2P_DIV_30(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)#defineLL_RCC_PLLSAI2P_DIV_31(RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0)#else#defineLL_RCC_PLLSAI2P_DIV_70x00000000U#defineLL_RCC_PLLSAI2P_DIV_17(RCC_PLLSAI2CFGR_PLLSAI2P)#endif#defineLL_RCC_PLLSAI2R_DIV_20x00000000U#defineLL_RCC_PLLSAI2R_DIV_4(RCC_PLLSAI2CFGR_PLLSAI2R_0)#defineLL_RCC_PLLSAI2R_DIV_6(RCC_PLLSAI2CFGR_PLLSAI2R_1)#defineLL_RCC_PLLSAI2R_DIV_8(RCC_PLLSAI2CFGR_PLLSAI2R)#ifdefined(RCC_CCIPR2_PLLSAI2DIVR)#defineLL_RCC_PLLSAI2DIVR_DIV_20x00000000U#defineLL_RCC_PLLSAI2DIVR_DIV_4RCC_CCIPR2_PLLSAI2DIVR_0#defineLL_RCC_PLLSAI2DIVR_DIV_8RCC_CCIPR2_PLLSAI2DIVR_1#defineLL_RCC_PLLSAI2DIVR_DIV_16(RCC_CCIPR2_PLLSAI2DIVR_1|RCC_CCIPR2_PLLSAI2DIVR_0)#endif#endif#defineLL_RCC_MSIRANGESEL_STANDBY0U#defineLL_RCC_MSIRANGESEL_RUN1U#ifdefined(RCC_CSR_LSIPREDIV)#defineLL_RCC_LSI_PREDIV_10x00000000U#defineLL_RCC_LSI_PREDIV_128RCC_CSR_LSIPREDIV#endif#ifdefined(DFSDM1_Channel0)#defineLL_RCC_DFSDM1_CLKSOURCE_PCLKLL_RCC_DFSDM1_CLKSOURCE_PCLK2#defineLL_RCC_DFSDM_CLKSOURCE_PCLKLL_RCC_DFSDM1_CLKSOURCE_PCLK2#defineLL_RCC_DFSDM_CLKSOURCE_SYSCLKLL_RCC_DFSDM1_CLKSOURCE_SYSCLK#defineLL_RCC_DFSDM_CLKSOURCELL_RCC_DFSDM1_CLKSOURCE#endif#ifdefined(SWPMI1)#defineLL_RCC_SWPMI1_CLKSOURCE_PCLKLL_RCC_SWPMI1_CLKSOURCE_PCLK1#endif#defineLL_RCC_WriteReg(__REG__,__VALUE__)WRITE_REG(RCC->__REG__,(__VALUE__))#defineLL_RCC_ReadReg(__REG__)READ_REG(RCC->__REG__)#define__LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__,__PLLM__,__PLLN__,__PLLR__)((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLN__)/\((((__PLLR__)>>RCC_PLLCFGR_PLLR_Pos)+1U)*2U))#ifdefined(RCC_PLLSAI1_SUPPORT)#ifdefined(RCC_PLLP_DIV_2_31_SUPPORT)#define__LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__,__PLLM__,__PLLN__,__PLLP__)((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLN__)/\((__PLLP__)>>RCC_PLLCFGR_PLLPDIV_Pos))#else#define__LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__,__PLLM__,__PLLN__,__PLLP__)((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLN__)/\(((__PLLP__)==LL_RCC_PLLP_DIV_7)?7U:17U))#endif#endif#define__LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__,__PLLM__,__PLLN__,__PLLQ__)((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLN__)/\((((__PLLQ__)>>RCC_PLLCFGR_PLLQ_Pos)+1U)<<1U))#ifdefined(RCC_PLLSAI1_SUPPORT)#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)&&defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)#define__LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__,__PLLSAI1M__,__PLLSAI1N__,__PLLSAI1P__)\((__INPUTFREQ__)/((((__PLLSAI1M__)>>RCC_PLLSAI1CFGR_PLLSAI1M_Pos)+1U))*(__PLLSAI1N__)/\((__PLLSAI1P__)>>RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))#elifdefined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)#define__LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__,__PLLM__,__PLLSAI1N__,__PLLSAI1P__)\((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLSAI1N__)/\((__PLLSAI1P__)>>RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))#else#define__LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__,__PLLM__,__PLLSAI1N__,__PLLSAI1P__)\((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLSAI1N__)/\(((__PLLSAI1P__)==LL_RCC_PLLSAI1P_DIV_7)?7U:17U))#endif#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)#define__LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__,__PLLSAI1M__,__PLLSAI1N__,__PLLSAI1Q__)\((__INPUTFREQ__)/((((__PLLSAI1M__)>>RCC_PLLSAI1CFGR_PLLSAI1M_Pos)+1U))*(__PLLSAI1N__)/\((((__PLLSAI1Q__)>>RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)+1U)<<1U))#else#define__LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__,__PLLM__,__PLLSAI1N__,__PLLSAI1Q__)\((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLSAI1N__)/\((((__PLLSAI1Q__)>>RCC_PLLSAI1CFGR_PLLSAI1Q_Pos)+1U)<<1U))#endif#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)#define__LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__,__PLLSAI1M__,__PLLSAI1N__,__PLLSAI1R__)\((__INPUTFREQ__)/((((__PLLSAI1M__)>>RCC_PLLSAI1CFGR_PLLSAI1M_Pos)+1U))*(__PLLSAI1N__)/\((((__PLLSAI1R__)>>RCC_PLLSAI1CFGR_PLLSAI1R_Pos)+1U)<<1U))#else#define__LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__,__PLLM__,__PLLSAI1N__,__PLLSAI1R__)\((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLSAI1N__)/\((((__PLLSAI1R__)>>RCC_PLLSAI1CFGR_PLLSAI1R_Pos)+1U)<<1U))#endif#endif#ifdefined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)&&defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)#define__LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__,__PLLSAI2M__,__PLLSAI2N__,__PLLSAI2P__)\((__INPUTFREQ__)/((((__PLLSAI2M__)>>RCC_PLLSAI2CFGR_PLLSAI2M_Pos)+1U))*(__PLLSAI2N__)/\((__PLLSAI2P__)>>RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))#elifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)#define__LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__,__PLLM__,__PLLSAI2N__,__PLLSAI2P__)\((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLSAI2N__)/\((__PLLSAI2P__)>>RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))#else#define__LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__,__PLLM__,__PLLSAI2N__,__PLLSAI2P__)\((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1))*(__PLLSAI2N__)/\(((__PLLSAI2P__)==LL_RCC_PLLSAI2P_DIV_7)?7U:17U))#endif#ifdefined(LTDC)#define__LL_RCC_CALC_PLLSAI2_LTDC_FREQ(__INPUTFREQ__,__PLLSAI2M__,__PLLSAI2N__,__PLLSAI2R__,__PLLSAI2DIVR__)\(((__INPUTFREQ__)/(((__PLLSAI2M__)>>RCC_PLLSAI2CFGR_PLLSAI2M_Pos)+1U))*(__PLLSAI2N__)/\(((((__PLLSAI2R__)>>RCC_PLLSAI2CFGR_PLLSAI2R_Pos)+1U)<<1U)*(2UL<<((__PLLSAI2DIVR__)>>RCC_CCIPR2_PLLSAI2DIVR_Pos))))#elifdefined(RCC_PLLSAI2_SUPPORT)#define__LL_RCC_CALC_PLLSAI2_ADC_FREQ(__INPUTFREQ__,__PLLM__,__PLLSAI2N__,__PLLSAI2R__)\((__INPUTFREQ__)/((((__PLLM__)>>RCC_PLLCFGR_PLLM_Pos)+1U))*(__PLLSAI2N__)/\((((__PLLSAI2R__)>>RCC_PLLSAI2CFGR_PLLSAI2R_Pos)+1U)<<1U))#endif#ifdefined(DSI)#define__LL_RCC_CALC_PLLSAI2_DSI_FREQ(__INPUTFREQ__,__PLLSAI2M__,__PLLSAI2N__,__PLLSAI2Q__)\((__INPUTFREQ__)/((((__PLLSAI2M__)>>RCC_PLLSAI2CFGR_PLLSAI2M_Pos)+1U))*(__PLLSAI2N__)/\((((__PLLSAI2Q__)>>RCC_PLLSAI2CFGR_PLLSAI2Q_Pos)+1U)<<1U))#endif#define__LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__,__AHBPRESCALER__)((__SYSCLKFREQ__)>>AHBPrescTable[((__AHBPRESCALER__)&RCC_CFGR_HPRE)>>RCC_CFGR_HPRE_Pos])#define__LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__,__APB1PRESCALER__)((__HCLKFREQ__)>>APBPrescTable[(__APB1PRESCALER__)>>RCC_CFGR_PPRE1_Pos])#define__LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__,__APB2PRESCALER__)((__HCLKFREQ__)>>APBPrescTable[(__APB2PRESCALER__)>>RCC_CFGR_PPRE2_Pos])#define__LL_RCC_CALC_MSI_FREQ(__MSISEL__,__MSIRANGE__)(((__MSISEL__)==LL_RCC_MSIRANGESEL_STANDBY)?\(MSIRangeTable[(__MSIRANGE__)>>8U]):\(MSIRangeTable[(__MSIRANGE__)>>4U]))__STATIC_INLINEvoidLL_RCC_HSE_EnableCSS(void){SET_BIT(RCC->CR,RCC_CR_CSSON);}__STATIC_INLINEvoidLL_RCC_HSE_EnableBypass(void){SET_BIT(RCC->CR,RCC_CR_HSEBYP);}__STATIC_INLINEvoidLL_RCC_HSE_DisableBypass(void){CLEAR_BIT(RCC->CR,RCC_CR_HSEBYP);}__STATIC_INLINEvoidLL_RCC_HSE_Enable(void){SET_BIT(RCC->CR,RCC_CR_HSEON);}__STATIC_INLINEvoidLL_RCC_HSE_Disable(void){CLEAR_BIT(RCC->CR,RCC_CR_HSEON);}__STATIC_INLINEuint32_tLL_RCC_HSE_IsReady(void){return((READ_BIT(RCC->CR,RCC_CR_HSERDY)==RCC_CR_HSERDY)?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_HSI_EnableInStopMode(void){SET_BIT(RCC->CR,RCC_CR_HSIKERON);}__STATIC_INLINEvoidLL_RCC_HSI_DisableInStopMode(void){CLEAR_BIT(RCC->CR,RCC_CR_HSIKERON);}__STATIC_INLINEuint32_tLL_RCC_HSI_IsEnabledInStopMode(void){return((READ_BIT(RCC->CR,RCC_CR_HSIKERON)==RCC_CR_HSIKERON)?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_HSI_Enable(void){SET_BIT(RCC->CR,RCC_CR_HSION);}__STATIC_INLINEvoidLL_RCC_HSI_Disable(void){CLEAR_BIT(RCC->CR,RCC_CR_HSION);}__STATIC_INLINEuint32_tLL_RCC_HSI_IsReady(void){return((READ_BIT(RCC->CR,RCC_CR_HSIRDY)==RCC_CR_HSIRDY)?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_HSI_EnableAutoFromStop(void){SET_BIT(RCC->CR,RCC_CR_HSIASFS);}__STATIC_INLINEvoidLL_RCC_HSI_DisableAutoFromStop(void){CLEAR_BIT(RCC->CR,RCC_CR_HSIASFS);}__STATIC_INLINEuint32_tLL_RCC_HSI_GetCalibration(void){return(uint32_t)(READ_BIT(RCC->ICSCR,RCC_ICSCR_HSICAL)>>RCC_ICSCR_HSICAL_Pos);}__STATIC_INLINEvoidLL_RCC_HSI_SetCalibTrimming(uint32_tValue){MODIFY_REG(RCC->ICSCR,RCC_ICSCR_HSITRIM,Value<<RCC_ICSCR_HSITRIM_Pos);}__STATIC_INLINEuint32_tLL_RCC_HSI_GetCalibTrimming(void){return(uint32_t)(READ_BIT(RCC->ICSCR,RCC_ICSCR_HSITRIM)>>RCC_ICSCR_HSITRIM_Pos);}#ifdefined(RCC_HSI48_SUPPORT)__STATIC_INLINEvoidLL_RCC_HSI48_Enable(void){SET_BIT(RCC->CRRCR,RCC_CRRCR_HSI48ON);}__STATIC_INLINEvoidLL_RCC_HSI48_Disable(void){CLEAR_BIT(RCC->CRRCR,RCC_CRRCR_HSI48ON);}__STATIC_INLINEuint32_tLL_RCC_HSI48_IsReady(void){return((READ_BIT(RCC->CRRCR,RCC_CRRCR_HSI48RDY)==RCC_CRRCR_HSI48RDY)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_HSI48_GetCalibration(void){return(uint32_t)(READ_BIT(RCC->CRRCR,RCC_CRRCR_HSI48CAL)>>RCC_CRRCR_HSI48CAL_Pos);}#endif__STATIC_INLINEvoidLL_RCC_LSE_Enable(void){SET_BIT(RCC->BDCR,RCC_BDCR_LSEON);}__STATIC_INLINEvoidLL_RCC_LSE_Disable(void){CLEAR_BIT(RCC->BDCR,RCC_BDCR_LSEON);}__STATIC_INLINEvoidLL_RCC_LSE_EnableBypass(void){SET_BIT(RCC->BDCR,RCC_BDCR_LSEBYP);}__STATIC_INLINEvoidLL_RCC_LSE_DisableBypass(void){CLEAR_BIT(RCC->BDCR,RCC_BDCR_LSEBYP);}__STATIC_INLINEvoidLL_RCC_LSE_SetDriveCapability(uint32_tLSEDrive){MODIFY_REG(RCC->BDCR,RCC_BDCR_LSEDRV,LSEDrive);}__STATIC_INLINEuint32_tLL_RCC_LSE_GetDriveCapability(void){return(uint32_t)(READ_BIT(RCC->BDCR,RCC_BDCR_LSEDRV));}__STATIC_INLINEvoidLL_RCC_LSE_EnableCSS(void){SET_BIT(RCC->BDCR,RCC_BDCR_LSECSSON);}__STATIC_INLINEvoidLL_RCC_LSE_DisableCSS(void){CLEAR_BIT(RCC->BDCR,RCC_BDCR_LSECSSON);}__STATIC_INLINEuint32_tLL_RCC_LSE_IsReady(void){return((READ_BIT(RCC->BDCR,RCC_BDCR_LSERDY)==RCC_BDCR_LSERDY)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_LSE_IsCSSDetected(void){return((READ_BIT(RCC->BDCR,RCC_BDCR_LSECSSD)==RCC_BDCR_LSECSSD)?1UL:0UL);}#ifdefined(RCC_BDCR_LSESYSDIS)__STATIC_INLINEvoidLL_RCC_LSE_DisablePropagation(void){SET_BIT(RCC->BDCR,RCC_BDCR_LSESYSDIS);}__STATIC_INLINEvoidLL_RCC_LSE_EnablePropagation(void){CLEAR_BIT(RCC->BDCR,RCC_BDCR_LSESYSDIS);}__STATIC_INLINEuint32_tLL_RCC_LSE_IsPropagationEnabled(void){return((READ_BIT(RCC->BDCR,RCC_BDCR_LSESYSDIS)==0U)?1UL:0UL);}#endif__STATIC_INLINEvoidLL_RCC_LSI_Enable(void){SET_BIT(RCC->CSR,RCC_CSR_LSION);}__STATIC_INLINEvoidLL_RCC_LSI_Disable(void){CLEAR_BIT(RCC->CSR,RCC_CSR_LSION);}__STATIC_INLINEuint32_tLL_RCC_LSI_IsReady(void){return((READ_BIT(RCC->CSR,RCC_CSR_LSIRDY)==RCC_CSR_LSIRDY)?1UL:0UL);}#ifdefined(RCC_CSR_LSIPREDIV)__STATIC_INLINEvoidLL_RCC_LSI_SetPrediv(uint32_tLSI_PREDIV){MODIFY_REG(RCC->CSR,RCC_CSR_LSIPREDIV,LSI_PREDIV);}__STATIC_INLINEuint32_tLL_RCC_LSI_GetPrediv(void){return(READ_BIT(RCC->CSR,RCC_CSR_LSIPREDIV));}#endif__STATIC_INLINEvoidLL_RCC_MSI_Enable(void){SET_BIT(RCC->CR,RCC_CR_MSION);}__STATIC_INLINEvoidLL_RCC_MSI_Disable(void){CLEAR_BIT(RCC->CR,RCC_CR_MSION);}__STATIC_INLINEuint32_tLL_RCC_MSI_IsReady(void){return((READ_BIT(RCC->CR,RCC_CR_MSIRDY)==RCC_CR_MSIRDY)?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_MSI_EnablePLLMode(void){SET_BIT(RCC->CR,RCC_CR_MSIPLLEN);}__STATIC_INLINEvoidLL_RCC_MSI_DisablePLLMode(void){CLEAR_BIT(RCC->CR,RCC_CR_MSIPLLEN);}__STATIC_INLINEvoidLL_RCC_MSI_EnableRangeSelection(void){SET_BIT(RCC->CR,RCC_CR_MSIRGSEL);}__STATIC_INLINEuint32_tLL_RCC_MSI_IsEnabledRangeSelect(void){return((READ_BIT(RCC->CR,RCC_CR_MSIRGSEL)==RCC_CR_MSIRGSEL)?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_MSI_SetRange(uint32_tRange){MODIFY_REG(RCC->CR,RCC_CR_MSIRANGE,Range);}__STATIC_INLINEuint32_tLL_RCC_MSI_GetRange(void){return(uint32_t)(READ_BIT(RCC->CR,RCC_CR_MSIRANGE));}__STATIC_INLINEvoidLL_RCC_MSI_SetRangeAfterStandby(uint32_tRange){MODIFY_REG(RCC->CSR,RCC_CSR_MSISRANGE,Range);}__STATIC_INLINEuint32_tLL_RCC_MSI_GetRangeAfterStandby(void){return(uint32_t)(READ_BIT(RCC->CSR,RCC_CSR_MSISRANGE));}__STATIC_INLINEuint32_tLL_RCC_MSI_GetCalibration(void){return(uint32_t)(READ_BIT(RCC->ICSCR,RCC_ICSCR_MSICAL)>>RCC_ICSCR_MSICAL_Pos);}__STATIC_INLINEvoidLL_RCC_MSI_SetCalibTrimming(uint32_tValue){MODIFY_REG(RCC->ICSCR,RCC_ICSCR_MSITRIM,Value<<RCC_ICSCR_MSITRIM_Pos);}__STATIC_INLINEuint32_tLL_RCC_MSI_GetCalibTrimming(void){return(uint32_t)(READ_BIT(RCC->ICSCR,RCC_ICSCR_MSITRIM)>>RCC_ICSCR_MSITRIM_Pos);}__STATIC_INLINEvoidLL_RCC_LSCO_Enable(void){SET_BIT(RCC->BDCR,RCC_BDCR_LSCOEN);}__STATIC_INLINEvoidLL_RCC_LSCO_Disable(void){CLEAR_BIT(RCC->BDCR,RCC_BDCR_LSCOEN);}__STATIC_INLINEvoidLL_RCC_LSCO_SetSource(uint32_tSource){MODIFY_REG(RCC->BDCR,RCC_BDCR_LSCOSEL,Source);}__STATIC_INLINEuint32_tLL_RCC_LSCO_GetSource(void){return(uint32_t)(READ_BIT(RCC->BDCR,RCC_BDCR_LSCOSEL));}__STATIC_INLINEvoidLL_RCC_SetSysClkSource(uint32_tSource){MODIFY_REG(RCC->CFGR,RCC_CFGR_SW,Source);}__STATIC_INLINEuint32_tLL_RCC_GetSysClkSource(void){return(uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_SWS));}__STATIC_INLINEvoidLL_RCC_SetAHBPrescaler(uint32_tPrescaler){MODIFY_REG(RCC->CFGR,RCC_CFGR_HPRE,Prescaler);}__STATIC_INLINEvoidLL_RCC_SetAPB1Prescaler(uint32_tPrescaler){MODIFY_REG(RCC->CFGR,RCC_CFGR_PPRE1,Prescaler);}__STATIC_INLINEvoidLL_RCC_SetAPB2Prescaler(uint32_tPrescaler){MODIFY_REG(RCC->CFGR,RCC_CFGR_PPRE2,Prescaler);}__STATIC_INLINEuint32_tLL_RCC_GetAHBPrescaler(void){return(uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_HPRE));}__STATIC_INLINEuint32_tLL_RCC_GetAPB1Prescaler(void){return(uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_PPRE1));}__STATIC_INLINEuint32_tLL_RCC_GetAPB2Prescaler(void){return(uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_PPRE2));}__STATIC_INLINEvoidLL_RCC_SetClkAfterWakeFromStop(uint32_tClock){MODIFY_REG(RCC->CFGR,RCC_CFGR_STOPWUCK,Clock);}__STATIC_INLINEuint32_tLL_RCC_GetClkAfterWakeFromStop(void){return(uint32_t)(READ_BIT(RCC->CFGR,RCC_CFGR_STOPWUCK));}__STATIC_INLINEvoidLL_RCC_ConfigMCO(uint32_tMCOxSource,uint32_tMCOxPrescaler){MODIFY_REG(RCC->CFGR,RCC_CFGR_MCOSEL|RCC_CFGR_MCOPRE,MCOxSource|MCOxPrescaler);}__STATIC_INLINEvoidLL_RCC_SetUSARTClockSource(uint32_tUSARTxSource){MODIFY_REG(RCC->CCIPR,(USARTxSource>>16U),(USARTxSource&0x0000FFFFU));}#ifdefined(UART4)||defined(UART5)__STATIC_INLINEvoidLL_RCC_SetUARTClockSource(uint32_tUARTxSource){MODIFY_REG(RCC->CCIPR,(UARTxSource>>16U),(UARTxSource&0x0000FFFFU));}#endif__STATIC_INLINEvoidLL_RCC_SetLPUARTClockSource(uint32_tLPUARTxSource){MODIFY_REG(RCC->CCIPR,RCC_CCIPR_LPUART1SEL,LPUARTxSource);}__STATIC_INLINEvoidLL_RCC_SetI2CClockSource(uint32_tI2CxSource){__IOuint32_t*reg=(__IOuint32_t*)(uint32_t)(RCC_BASE+0x88U+(I2CxSource>>24U));MODIFY_REG(*reg,3UL<<((I2CxSource&0x001F0000U)>>16U),((I2CxSource&0x000000FFU)<<((I2CxSource&0x001F0000U)>>16U)));}__STATIC_INLINEvoidLL_RCC_SetLPTIMClockSource(uint32_tLPTIMxSource){MODIFY_REG(RCC->CCIPR,(LPTIMxSource&0xFFFF0000U),(LPTIMxSource<<16U));}#ifdefined(RCC_CCIPR_SAI1SEL)||defined(RCC_CCIPR2_SAI1SEL)__STATIC_INLINEvoidLL_RCC_SetSAIClockSource(uint32_tSAIxSource){#ifdefined(RCC_CCIPR2_SAI1SEL)MODIFY_REG(RCC->CCIPR2,(SAIxSource>>16U),(SAIxSource&0x0000FFFFU));#elseMODIFY_REG(RCC->CCIPR,(SAIxSource&0xFFFF0000U),(SAIxSource<<16U));#endif}#endif#ifdefined(RCC_CCIPR2_SDMMCSEL)__STATIC_INLINEvoidLL_RCC_SetSDMMCKernelClockSource(uint32_tSDMMCxSource){MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_SDMMCSEL,SDMMCxSource);}#endif__STATIC_INLINEvoidLL_RCC_SetSDMMCClockSource(uint32_tSDMMCxSource){MODIFY_REG(RCC->CCIPR,RCC_CCIPR_CLK48SEL,SDMMCxSource);}__STATIC_INLINEvoidLL_RCC_SetRNGClockSource(uint32_tRNGxSource){MODIFY_REG(RCC->CCIPR,RCC_CCIPR_CLK48SEL,RNGxSource);}#ifdefined(USB_OTG_FS)||defined(USB)__STATIC_INLINEvoidLL_RCC_SetUSBClockSource(uint32_tUSBxSource){MODIFY_REG(RCC->CCIPR,RCC_CCIPR_CLK48SEL,USBxSource);}#endif#ifdefined(RCC_CCIPR_ADCSEL)__STATIC_INLINEvoidLL_RCC_SetADCClockSource(uint32_tADCxSource){MODIFY_REG(RCC->CCIPR,RCC_CCIPR_ADCSEL,ADCxSource);}#endif#ifdefined(SWPMI1)__STATIC_INLINEvoidLL_RCC_SetSWPMIClockSource(uint32_tSWPMIxSource){MODIFY_REG(RCC->CCIPR,RCC_CCIPR_SWPMI1SEL,SWPMIxSource);}#endif#ifdefined(DFSDM1_Channel0)#ifdefined(RCC_CCIPR2_ADFSDM1SEL)__STATIC_INLINEvoidLL_RCC_SetDFSDMAudioClockSource(uint32_tSource){MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_ADFSDM1SEL,Source);}#endif__STATIC_INLINEvoidLL_RCC_SetDFSDMClockSource(uint32_tDFSDMxSource){#ifdefined(RCC_CCIPR2_DFSDM1SEL)MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_DFSDM1SEL,DFSDMxSource);#elseMODIFY_REG(RCC->CCIPR,RCC_CCIPR_DFSDM1SEL,DFSDMxSource);#endif}#endif#ifdefined(DSI)__STATIC_INLINEvoidLL_RCC_SetDSIClockSource(uint32_tSource){MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_DSISEL,Source);}#endif#ifdefined(LTDC)__STATIC_INLINEvoidLL_RCC_SetLTDCClockSource(uint32_tSource){MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_PLLSAI2DIVR,Source);}#endif#ifdefined(OCTOSPI1)__STATIC_INLINEvoidLL_RCC_SetOCTOSPIClockSource(uint32_tSource){MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_OSPISEL,Source);}#endif__STATIC_INLINEuint32_tLL_RCC_GetUSARTClockSource(uint32_tUSARTx){return(uint32_t)(READ_BIT(RCC->CCIPR,USARTx)|(USARTx<<16U));}#ifdefined(UART4)||defined(UART5)__STATIC_INLINEuint32_tLL_RCC_GetUARTClockSource(uint32_tUARTx){return(uint32_t)(READ_BIT(RCC->CCIPR,UARTx)|(UARTx<<16U));}#endif__STATIC_INLINEuint32_tLL_RCC_GetLPUARTClockSource(uint32_tLPUARTx){return(uint32_t)(READ_BIT(RCC->CCIPR,LPUARTx));}__STATIC_INLINEuint32_tLL_RCC_GetI2CClockSource(uint32_tI2Cx){__IOconstuint32_t*reg=(__IOuint32_t*)(uint32_t)(RCC_BASE+0x88U+(I2Cx>>24U));return(uint32_t)((READ_BIT(*reg,3UL<<((I2Cx&0x001F0000U)>>16U))>>((I2Cx&0x001F0000U)>>16U))|(I2Cx&0xFFFF0000U));}__STATIC_INLINEuint32_tLL_RCC_GetLPTIMClockSource(uint32_tLPTIMx){return(uint32_t)((READ_BIT(RCC->CCIPR,LPTIMx)>>16U)|LPTIMx);}#ifdefined(RCC_CCIPR_SAI1SEL)||defined(RCC_CCIPR2_SAI1SEL)__STATIC_INLINEuint32_tLL_RCC_GetSAIClockSource(uint32_tSAIx){#ifdefined(RCC_CCIPR2_SAI1SEL)return(uint32_t)(READ_BIT(RCC->CCIPR2,SAIx)|(SAIx<<16U));#elsereturn(uint32_t)(READ_BIT(RCC->CCIPR,SAIx)>>16U|SAIx);#endif}#endif#ifdefined(SDMMC1)#ifdefined(RCC_CCIPR2_SDMMCSEL)__STATIC_INLINEuint32_tLL_RCC_GetSDMMCKernelClockSource(uint32_tSDMMCx){return(uint32_t)(READ_BIT(RCC->CCIPR2,SDMMCx));}#endif__STATIC_INLINEuint32_tLL_RCC_GetSDMMCClockSource(uint32_tSDMMCx){return(uint32_t)(READ_BIT(RCC->CCIPR,SDMMCx));}#endif__STATIC_INLINEuint32_tLL_RCC_GetRNGClockSource(uint32_tRNGx){return(uint32_t)(READ_BIT(RCC->CCIPR,RNGx));}#ifdefined(USB_OTG_FS)||defined(USB)__STATIC_INLINEuint32_tLL_RCC_GetUSBClockSource(uint32_tUSBx){return(uint32_t)(READ_BIT(RCC->CCIPR,USBx));}#endif__STATIC_INLINEuint32_tLL_RCC_GetADCClockSource(uint32_tADCx){#ifdefined(RCC_CCIPR_ADCSEL)return(uint32_t)(READ_BIT(RCC->CCIPR,ADCx));#else(void)ADCx;return((READ_BIT(RCC->AHB2ENR,RCC_AHB2ENR_ADCEN)!=0U)?LL_RCC_ADC_CLKSOURCE_SYSCLK:LL_RCC_ADC_CLKSOURCE_NONE);#endif}#ifdefined(SWPMI1)__STATIC_INLINEuint32_tLL_RCC_GetSWPMIClockSource(uint32_tSPWMIx){return(uint32_t)(READ_BIT(RCC->CCIPR,SPWMIx));}#endif#ifdefined(DFSDM1_Channel0)#ifdefined(RCC_CCIPR2_ADFSDM1SEL)__STATIC_INLINEuint32_tLL_RCC_GetDFSDMAudioClockSource(uint32_tDFSDMx){return(uint32_t)(READ_BIT(RCC->CCIPR2,DFSDMx));}#endif__STATIC_INLINEuint32_tLL_RCC_GetDFSDMClockSource(uint32_tDFSDMx){#ifdefined(RCC_CCIPR2_DFSDM1SEL)return(uint32_t)(READ_BIT(RCC->CCIPR2,DFSDMx));#elsereturn(uint32_t)(READ_BIT(RCC->CCIPR,DFSDMx));#endif}#endif#ifdefined(DSI)__STATIC_INLINEuint32_tLL_RCC_GetDSIClockSource(uint32_tDSIx){return(uint32_t)(READ_BIT(RCC->CCIPR2,DSIx));}#endif#ifdefined(LTDC)__STATIC_INLINEuint32_tLL_RCC_GetLTDCClockSource(uint32_tLTDCx){return(uint32_t)(READ_BIT(RCC->CCIPR2,LTDCx));}#endif#ifdefined(OCTOSPI1)__STATIC_INLINEuint32_tLL_RCC_GetOCTOSPIClockSource(uint32_tOCTOSPIx){return(uint32_t)(READ_BIT(RCC->CCIPR2,OCTOSPIx));}#endif__STATIC_INLINEvoidLL_RCC_SetRTCClockSource(uint32_tSource){MODIFY_REG(RCC->BDCR,RCC_BDCR_RTCSEL,Source);}__STATIC_INLINEuint32_tLL_RCC_GetRTCClockSource(void){return(uint32_t)(READ_BIT(RCC->BDCR,RCC_BDCR_RTCSEL));}__STATIC_INLINEvoidLL_RCC_EnableRTC(void){SET_BIT(RCC->BDCR,RCC_BDCR_RTCEN);}__STATIC_INLINEvoidLL_RCC_DisableRTC(void){CLEAR_BIT(RCC->BDCR,RCC_BDCR_RTCEN);}__STATIC_INLINEuint32_tLL_RCC_IsEnabledRTC(void){return((READ_BIT(RCC->BDCR,RCC_BDCR_RTCEN)==RCC_BDCR_RTCEN)?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_ForceBackupDomainReset(void){SET_BIT(RCC->BDCR,RCC_BDCR_BDRST);}__STATIC_INLINEvoidLL_RCC_ReleaseBackupDomainReset(void){CLEAR_BIT(RCC->BDCR,RCC_BDCR_BDRST);}__STATIC_INLINEvoidLL_RCC_PLL_Enable(void){SET_BIT(RCC->CR,RCC_CR_PLLON);}__STATIC_INLINEvoidLL_RCC_PLL_Disable(void){CLEAR_BIT(RCC->CR,RCC_CR_PLLON);}__STATIC_INLINEuint32_tLL_RCC_PLL_IsReady(void){return((READ_BIT(RCC->CR,RCC_CR_PLLRDY)==RCC_CR_PLLRDY)?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_PLL_ConfigDomain_SYS(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLR){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM|RCC_PLLCFGR_PLLN|RCC_PLLCFGR_PLLR,Source|PLLM|(PLLN<<RCC_PLLCFGR_PLLN_Pos)|PLLR);}#ifdefined(RCC_PLLP_SUPPORT)#ifdefined(RCC_PLLP_DIV_2_31_SUPPORT)#else#endif__STATIC_INLINEvoidLL_RCC_PLL_ConfigDomain_SAI(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLP){#ifdefined(RCC_PLLP_DIV_2_31_SUPPORT)MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM|RCC_PLLCFGR_PLLN|RCC_PLLCFGR_PLLPDIV,Source|PLLM|(PLLN<<RCC_PLLCFGR_PLLN_Pos)|PLLP);#elseMODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM|RCC_PLLCFGR_PLLN|RCC_PLLCFGR_PLLP,Source|PLLM|(PLLN<<RCC_PLLCFGR_PLLN_Pos)|PLLP);#endif}#endif__STATIC_INLINEvoidLL_RCC_PLL_ConfigDomain_48M(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLQ){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM|RCC_PLLCFGR_PLLN|RCC_PLLCFGR_PLLQ,Source|PLLM|(PLLN<<RCC_PLLCFGR_PLLN_Pos)|PLLQ);}__STATIC_INLINEvoidLL_RCC_PLL_SetMainSource(uint32_tPLLSource){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC,PLLSource);}__STATIC_INLINEuint32_tLL_RCC_PLL_GetMainSource(void){return(uint32_t)(READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC));}__STATIC_INLINEuint32_tLL_RCC_PLL_GetN(void){return(uint32_t)(READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLN)>>RCC_PLLCFGR_PLLN_Pos);}#ifdefined(RCC_PLLP_SUPPORT)#ifdefined(RCC_PLLP_DIV_2_31_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_PLL_GetP(void){return(uint32_t)(READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLPDIV));}#else__STATIC_INLINEuint32_tLL_RCC_PLL_GetP(void){return(uint32_t)(READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLP));}#endif#endif__STATIC_INLINEuint32_tLL_RCC_PLL_GetQ(void){return(uint32_t)(READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLQ));}__STATIC_INLINEuint32_tLL_RCC_PLL_GetR(void){return(uint32_t)(READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLR));}__STATIC_INLINEuint32_tLL_RCC_PLL_GetDivider(void){return(uint32_t)(READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLM));}#ifdefined(RCC_PLLP_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLL_EnableDomain_SAI(void){SET_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLPEN);}__STATIC_INLINEvoidLL_RCC_PLL_DisableDomain_SAI(void){CLEAR_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLPEN);}__STATIC_INLINEuint32_tLL_RCC_PLL_IsEnabledDomain_SAI(void){return((READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLPEN)==(RCC_PLLCFGR_PLLPEN))?1UL:0UL);}#endif__STATIC_INLINEvoidLL_RCC_PLL_EnableDomain_48M(void){SET_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLQEN);}__STATIC_INLINEvoidLL_RCC_PLL_DisableDomain_48M(void){CLEAR_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLQEN);}__STATIC_INLINEuint32_tLL_RCC_PLL_IsEnabledDomain_48M(void){return((READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLQEN)==(RCC_PLLCFGR_PLLQEN))?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_PLL_EnableDomain_SYS(void){SET_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLREN);}__STATIC_INLINEvoidLL_RCC_PLL_DisableDomain_SYS(void){CLEAR_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLREN);}__STATIC_INLINEuint32_tLL_RCC_PLL_IsEnabledDomain_SYS(void){return((READ_BIT(RCC->PLLCFGR,RCC_PLLCFGR_PLLREN)==(RCC_PLLCFGR_PLLREN))?1UL:0UL);}#ifdefined(RCC_PLLSAI1_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLLSAI1_Enable(void){SET_BIT(RCC->CR,RCC_CR_PLLSAI1ON);}__STATIC_INLINEvoidLL_RCC_PLLSAI1_Disable(void){CLEAR_BIT(RCC->CR,RCC_CR_PLLSAI1ON);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_IsReady(void){return((READ_BIT(RCC->CR,RCC_CR_PLLSAI1RDY)==RCC_CR_PLLSAI1RDY)?1UL:0UL);}#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLLSAI1_ConfigDomain_48M(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLQ){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC,Source);MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1M|RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1Q,PLLM|(PLLN<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)|PLLQ);}#else__STATIC_INLINEvoidLL_RCC_PLLSAI1_ConfigDomain_48M(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLQ){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM,Source|PLLM);MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1Q,PLLN<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos|PLLQ);}#endif#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)&&defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLP){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC,Source);MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1M|RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1PDIV,PLLM|(PLLN<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)|PLLP);}#elifdefined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLP){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM,Source|PLLM);MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1PDIV,PLLN<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos|PLLP);}#else__STATIC_INLINEvoidLL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLP){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM,Source|PLLM);MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1P,PLLN<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos|PLLP);}#endif#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLR){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC,Source);MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1M|RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1R,PLLM|(PLLN<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos)|PLLR);}#else__STATIC_INLINEvoidLL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLR){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM,Source|PLLM);MODIFY_REG(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1N|RCC_PLLSAI1CFGR_PLLSAI1R,PLLN<<RCC_PLLSAI1CFGR_PLLSAI1N_Pos|PLLR);}#endif__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_GetN(void){return(uint32_t)(READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1N)>>RCC_PLLSAI1CFGR_PLLSAI1N_Pos);}#ifdefined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_GetP(void){return(uint32_t)(READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1PDIV));}#else__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_GetP(void){return(uint32_t)(READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1P));}#endif__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_GetQ(void){return(uint32_t)(READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1Q));}__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_GetR(void){return(uint32_t)(READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1R));}#ifdefined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_GetDivider(void){return(uint32_t)(READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1M));}#endif__STATIC_INLINEvoidLL_RCC_PLLSAI1_EnableDomain_SAI(void){SET_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1PEN);}__STATIC_INLINEvoidLL_RCC_PLLSAI1_DisableDomain_SAI(void){CLEAR_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1PEN);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_IsEnabledDomain_SAI(void){return((READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1PEN)==(RCC_PLLSAI1CFGR_PLLSAI1PEN))?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_PLLSAI1_EnableDomain_48M(void){SET_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1QEN);}__STATIC_INLINEvoidLL_RCC_PLLSAI1_DisableDomain_48M(void){CLEAR_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1QEN);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_IsEnabledDomain_48M(void){return((READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1QEN)==(RCC_PLLSAI1CFGR_PLLSAI1QEN))?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_PLLSAI1_EnableDomain_ADC(void){SET_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1REN);}__STATIC_INLINEvoidLL_RCC_PLLSAI1_DisableDomain_ADC(void){CLEAR_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1REN);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI1_IsEnabledDomain_ADC(void){return((READ_BIT(RCC->PLLSAI1CFGR,RCC_PLLSAI1CFGR_PLLSAI1REN)==(RCC_PLLSAI1CFGR_PLLSAI1REN))?1UL:0UL);}#endif#ifdefined(RCC_PLLSAI2_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLLSAI2_Enable(void){SET_BIT(RCC->CR,RCC_CR_PLLSAI2ON);}__STATIC_INLINEvoidLL_RCC_PLLSAI2_Disable(void){CLEAR_BIT(RCC->CR,RCC_CR_PLLSAI2ON);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_IsReady(void){return((READ_BIT(RCC->CR,RCC_CR_PLLSAI2RDY)==RCC_CR_PLLSAI2RDY)?1UL:0UL);}#ifdefined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)&&defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLP){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC,Source);MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2M|RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2PDIV,PLLM|(PLLN<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|PLLP);}#elifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)__STATIC_INLINEvoidLL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLP){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM,Source|PLLM);MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2PDIV,PLLN<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos|PLLP);}#else__STATIC_INLINEvoidLL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLP){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM,Source|PLLM);MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2P,PLLN<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos|PLLP);}#endif#ifdefined(DSI)__STATIC_INLINEvoidLL_RCC_PLLSAI2_ConfigDomain_DSI(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLQ){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC,Source);MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2M|RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2Q,(PLLN<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|PLLQ|PLLM);}#endif#ifdefined(LTDC)__STATIC_INLINEvoidLL_RCC_PLLSAI2_ConfigDomain_LTDC(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLR,uint32_tPLLDIVR){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC,Source);MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2M|RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2R,(PLLN<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos)|PLLR|PLLM);MODIFY_REG(RCC->CCIPR2,RCC_CCIPR2_PLLSAI2DIVR,PLLDIVR);}#else__STATIC_INLINEvoidLL_RCC_PLLSAI2_ConfigDomain_ADC(uint32_tSource,uint32_tPLLM,uint32_tPLLN,uint32_tPLLR){MODIFY_REG(RCC->PLLCFGR,RCC_PLLCFGR_PLLSRC|RCC_PLLCFGR_PLLM,Source|PLLM);MODIFY_REG(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2N|RCC_PLLSAI2CFGR_PLLSAI2R,PLLN<<RCC_PLLSAI2CFGR_PLLSAI2N_Pos|PLLR);}#endif__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_GetN(void){return(uint32_t)(READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2N)>>RCC_PLLSAI2CFGR_PLLSAI2N_Pos);}#ifdefined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_GetP(void){return(uint32_t)(READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2PDIV));}#else__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_GetP(void){return(uint32_t)(READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2P));}#endif#ifdefined(RCC_PLLSAI2Q_DIV_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_GetQ(void){return(uint32_t)(READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2Q));}#endif__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_GetR(void){return(uint32_t)(READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2R));}#ifdefined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_GetDivider(void){return(uint32_t)(READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2M));}#endif#ifdefined(RCC_CCIPR2_PLLSAI2DIVR)__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_GetDIVR(void){return(uint32_t)(READ_BIT(RCC->CCIPR2,RCC_CCIPR2_PLLSAI2DIVR));}#endif__STATIC_INLINEvoidLL_RCC_PLLSAI2_EnableDomain_SAI(void){SET_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2PEN);}__STATIC_INLINEvoidLL_RCC_PLLSAI2_DisableDomain_SAI(void){CLEAR_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2PEN);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_IsEnabledDomain_SAI(void){return((READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2PEN)==(RCC_PLLSAI2CFGR_PLLSAI2PEN))?1UL:0UL);}#ifdefined(DSI)__STATIC_INLINEvoidLL_RCC_PLLSAI2_EnableDomain_DSI(void){SET_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2QEN);}__STATIC_INLINEvoidLL_RCC_PLLSAI2_DisableDomain_DSI(void){CLEAR_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2QEN);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_IsEnabledDomain_DSI(void){return((READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2QEN)==(RCC_PLLSAI2CFGR_PLLSAI2QEN))?1UL:0UL);}#endif#ifdefined(LTDC)__STATIC_INLINEvoidLL_RCC_PLLSAI2_EnableDomain_LTDC(void){SET_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2REN);}__STATIC_INLINEvoidLL_RCC_PLLSAI2_DisableDomain_LTDC(void){CLEAR_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2REN);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_IsEnabledDomain_LTDC(void){return((READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2REN)==(RCC_PLLSAI2CFGR_PLLSAI2REN))?1UL:0UL);}#else__STATIC_INLINEvoidLL_RCC_PLLSAI2_EnableDomain_ADC(void){SET_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2REN);}__STATIC_INLINEvoidLL_RCC_PLLSAI2_DisableDomain_ADC(void){CLEAR_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2REN);}__STATIC_INLINEuint32_tLL_RCC_PLLSAI2_IsEnabledDomain_ADC(void){return((READ_BIT(RCC->PLLSAI2CFGR,RCC_PLLSAI2CFGR_PLLSAI2REN)==(RCC_PLLSAI2CFGR_PLLSAI2REN))?1UL:0UL);}#endif#endif#ifdefined(OCTOSPI1)__STATIC_INLINEvoidLL_RCC_OCTOSPI1_DelayConfig(uint32_tDelay){MODIFY_REG(RCC->DLYCFGR,RCC_DLYCFGR_OCTOSPI1_DLY,Delay);}#ifdefined(OCTOSPI2)__STATIC_INLINEvoidLL_RCC_OCTOSPI2_DelayConfig(uint32_tDelay){MODIFY_REG(RCC->DLYCFGR,RCC_DLYCFGR_OCTOSPI2_DLY,(Delay<<RCC_DLYCFGR_OCTOSPI2_DLY_Pos));}#endif#endif__STATIC_INLINEvoidLL_RCC_ClearFlag_LSIRDY(void){SET_BIT(RCC->CICR,RCC_CICR_LSIRDYC);}__STATIC_INLINEvoidLL_RCC_ClearFlag_LSERDY(void){SET_BIT(RCC->CICR,RCC_CICR_LSERDYC);}__STATIC_INLINEvoidLL_RCC_ClearFlag_MSIRDY(void){SET_BIT(RCC->CICR,RCC_CICR_MSIRDYC);}__STATIC_INLINEvoidLL_RCC_ClearFlag_HSIRDY(void){SET_BIT(RCC->CICR,RCC_CICR_HSIRDYC);}__STATIC_INLINEvoidLL_RCC_ClearFlag_HSERDY(void){SET_BIT(RCC->CICR,RCC_CICR_HSERDYC);}__STATIC_INLINEvoidLL_RCC_ClearFlag_PLLRDY(void){SET_BIT(RCC->CICR,RCC_CICR_PLLRDYC);}#ifdefined(RCC_HSI48_SUPPORT)__STATIC_INLINEvoidLL_RCC_ClearFlag_HSI48RDY(void){SET_BIT(RCC->CICR,RCC_CICR_HSI48RDYC);}#endif#ifdefined(RCC_PLLSAI1_SUPPORT)__STATIC_INLINEvoidLL_RCC_ClearFlag_PLLSAI1RDY(void){SET_BIT(RCC->CICR,RCC_CICR_PLLSAI1RDYC);}#endif#ifdefined(RCC_PLLSAI2_SUPPORT)__STATIC_INLINEvoidLL_RCC_ClearFlag_PLLSAI2RDY(void){SET_BIT(RCC->CICR,RCC_CICR_PLLSAI2RDYC);}#endif__STATIC_INLINEvoidLL_RCC_ClearFlag_HSECSS(void){SET_BIT(RCC->CICR,RCC_CICR_CSSC);}__STATIC_INLINEvoidLL_RCC_ClearFlag_LSECSS(void){SET_BIT(RCC->CICR,RCC_CICR_LSECSSC);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_LSIRDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_LSIRDYF)==RCC_CIFR_LSIRDYF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_LSERDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_LSERDYF)==RCC_CIFR_LSERDYF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_MSIRDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_MSIRDYF)==RCC_CIFR_MSIRDYF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_HSIRDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_HSIRDYF)==RCC_CIFR_HSIRDYF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_HSERDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_HSERDYF)==RCC_CIFR_HSERDYF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_PLLRDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_PLLRDYF)==RCC_CIFR_PLLRDYF)?1UL:0UL);}#ifdefined(RCC_HSI48_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_HSI48RDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_HSI48RDYF)==RCC_CIFR_HSI48RDYF)?1UL:0UL);}#endif#ifdefined(RCC_PLLSAI1_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_PLLSAI1RDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_PLLSAI1RDYF)==RCC_CIFR_PLLSAI1RDYF)?1UL:0UL);}#endif#ifdefined(RCC_PLLSAI2_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_PLLSAI2RDY(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_PLLSAI2RDYF)==RCC_CIFR_PLLSAI2RDYF)?1UL:0UL);}#endif__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_HSECSS(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_CSSF)==RCC_CIFR_CSSF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_LSECSS(void){return((READ_BIT(RCC->CIFR,RCC_CIFR_LSECSSF)==RCC_CIFR_LSECSSF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_FWRST(void){return((READ_BIT(RCC->CSR,RCC_CSR_FWRSTF)==RCC_CSR_FWRSTF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_IWDGRST(void){return((READ_BIT(RCC->CSR,RCC_CSR_IWDGRSTF)==RCC_CSR_IWDGRSTF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_LPWRRST(void){return((READ_BIT(RCC->CSR,RCC_CSR_LPWRRSTF)==RCC_CSR_LPWRRSTF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_OBLRST(void){return((READ_BIT(RCC->CSR,RCC_CSR_OBLRSTF)==RCC_CSR_OBLRSTF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_PINRST(void){return((READ_BIT(RCC->CSR,RCC_CSR_PINRSTF)==RCC_CSR_PINRSTF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_SFTRST(void){return((READ_BIT(RCC->CSR,RCC_CSR_SFTRSTF)==RCC_CSR_SFTRSTF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_WWDGRST(void){return((READ_BIT(RCC->CSR,RCC_CSR_WWDGRSTF)==RCC_CSR_WWDGRSTF)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsActiveFlag_BORRST(void){return((READ_BIT(RCC->CSR,RCC_CSR_BORRSTF)==RCC_CSR_BORRSTF)?1UL:0UL);}__STATIC_INLINEvoidLL_RCC_ClearResetFlags(void){SET_BIT(RCC->CSR,RCC_CSR_RMVF);}__STATIC_INLINEvoidLL_RCC_EnableIT_LSIRDY(void){SET_BIT(RCC->CIER,RCC_CIER_LSIRDYIE);}__STATIC_INLINEvoidLL_RCC_EnableIT_LSERDY(void){SET_BIT(RCC->CIER,RCC_CIER_LSERDYIE);}__STATIC_INLINEvoidLL_RCC_EnableIT_MSIRDY(void){SET_BIT(RCC->CIER,RCC_CIER_MSIRDYIE);}__STATIC_INLINEvoidLL_RCC_EnableIT_HSIRDY(void){SET_BIT(RCC->CIER,RCC_CIER_HSIRDYIE);}__STATIC_INLINEvoidLL_RCC_EnableIT_HSERDY(void){SET_BIT(RCC->CIER,RCC_CIER_HSERDYIE);}__STATIC_INLINEvoidLL_RCC_EnableIT_PLLRDY(void){SET_BIT(RCC->CIER,RCC_CIER_PLLRDYIE);}#ifdefined(RCC_HSI48_SUPPORT)__STATIC_INLINEvoidLL_RCC_EnableIT_HSI48RDY(void){SET_BIT(RCC->CIER,RCC_CIER_HSI48RDYIE);}#endif#ifdefined(RCC_PLLSAI1_SUPPORT)__STATIC_INLINEvoidLL_RCC_EnableIT_PLLSAI1RDY(void){SET_BIT(RCC->CIER,RCC_CIER_PLLSAI1RDYIE);}#endif#ifdefined(RCC_PLLSAI2_SUPPORT)__STATIC_INLINEvoidLL_RCC_EnableIT_PLLSAI2RDY(void){SET_BIT(RCC->CIER,RCC_CIER_PLLSAI2RDYIE);}#endif__STATIC_INLINEvoidLL_RCC_EnableIT_LSECSS(void){SET_BIT(RCC->CIER,RCC_CIER_LSECSSIE);}__STATIC_INLINEvoidLL_RCC_DisableIT_LSIRDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_LSIRDYIE);}__STATIC_INLINEvoidLL_RCC_DisableIT_LSERDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_LSERDYIE);}__STATIC_INLINEvoidLL_RCC_DisableIT_MSIRDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_MSIRDYIE);}__STATIC_INLINEvoidLL_RCC_DisableIT_HSIRDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_HSIRDYIE);}__STATIC_INLINEvoidLL_RCC_DisableIT_HSERDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_HSERDYIE);}__STATIC_INLINEvoidLL_RCC_DisableIT_PLLRDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_PLLRDYIE);}#ifdefined(RCC_HSI48_SUPPORT)__STATIC_INLINEvoidLL_RCC_DisableIT_HSI48RDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_HSI48RDYIE);}#endif#ifdefined(RCC_PLLSAI1_SUPPORT)__STATIC_INLINEvoidLL_RCC_DisableIT_PLLSAI1RDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_PLLSAI1RDYIE);}#endif#ifdefined(RCC_PLLSAI2_SUPPORT)__STATIC_INLINEvoidLL_RCC_DisableIT_PLLSAI2RDY(void){CLEAR_BIT(RCC->CIER,RCC_CIER_PLLSAI2RDYIE);}#endif__STATIC_INLINEvoidLL_RCC_DisableIT_LSECSS(void){CLEAR_BIT(RCC->CIER,RCC_CIER_LSECSSIE);}__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_LSIRDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_LSIRDYIE)==RCC_CIER_LSIRDYIE)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_LSERDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_LSERDYIE)==RCC_CIER_LSERDYIE)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_MSIRDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_MSIRDYIE)==RCC_CIER_MSIRDYIE)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_HSIRDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_HSIRDYIE)==RCC_CIER_HSIRDYIE)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_HSERDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_HSERDYIE)==RCC_CIER_HSERDYIE)?1UL:0UL);}__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_PLLRDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_PLLRDYIE)==RCC_CIER_PLLRDYIE)?1UL:0UL);}#ifdefined(RCC_HSI48_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_HSI48RDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_HSI48RDYIE)==RCC_CIER_HSI48RDYIE)?1UL:0UL);}#endif#ifdefined(RCC_PLLSAI1_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_PLLSAI1RDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_PLLSAI1RDYIE)==RCC_CIER_PLLSAI1RDYIE)?1UL:0UL);}#endif#ifdefined(RCC_PLLSAI2_SUPPORT)__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_PLLSAI2RDY(void){return((READ_BIT(RCC->CIER,RCC_CIER_PLLSAI2RDYIE)==RCC_CIER_PLLSAI2RDYIE)?1UL:0UL);}#endif__STATIC_INLINEuint32_tLL_RCC_IsEnabledIT_LSECSS(void){return((READ_BIT(RCC->CIER,RCC_CIER_LSECSSIE)==RCC_CIER_LSECSSIE)?1UL:0UL);}#ifdefined(USE_FULL_LL_DRIVER)ErrorStatusLL_RCC_DeInit(void);voidLL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef*RCC_Clocks);uint32_tLL_RCC_GetUSARTClockFreq(uint32_tUSARTxSource);#ifdefined(UART4)||defined(UART5)uint32_tLL_RCC_GetUARTClockFreq(uint32_tUARTxSource);#endifuint32_tLL_RCC_GetI2CClockFreq(uint32_tI2CxSource);uint32_tLL_RCC_GetLPUARTClockFreq(uint32_tLPUARTxSource);uint32_tLL_RCC_GetLPTIMClockFreq(uint32_tLPTIMxSource);#ifdefined(SAI1)uint32_tLL_RCC_GetSAIClockFreq(uint32_tSAIxSource);#endif#ifdefined(SDMMC1)#ifdefined(RCC_CCIPR2_SDMMCSEL)uint32_tLL_RCC_GetSDMMCKernelClockFreq(uint32_tSDMMCxSource);#endifuint32_tLL_RCC_GetSDMMCClockFreq(uint32_tSDMMCxSource);#endifuint32_tLL_RCC_GetRNGClockFreq(uint32_tRNGxSource);#ifdefined(USB_OTG_FS)||defined(USB)uint32_tLL_RCC_GetUSBClockFreq(uint32_tUSBxSource);#endifuint32_tLL_RCC_GetADCClockFreq(uint32_tADCxSource);#ifdefined(SWPMI1)uint32_tLL_RCC_GetSWPMIClockFreq(uint32_tSWPMIxSource);#endif#ifdefined(DFSDM1_Channel0)uint32_tLL_RCC_GetDFSDMClockFreq(uint32_tDFSDMxSource);#ifdefined(RCC_CCIPR2_DFSDM1SEL)uint32_tLL_RCC_GetDFSDMAudioClockFreq(uint32_tDFSDMxSource);#endif#endif#ifdefined(LTDC)uint32_tLL_RCC_GetLTDCClockFreq(uint32_tLTDCxSource);#endif#ifdefined(DSI)uint32_tLL_RCC_GetDSIClockFreq(uint32_tDSIxSource);#endif#ifdefined(OCTOSPI1)uint32_tLL_RCC_GetOCTOSPIClockFreq(uint32_tOCTOSPIxSource);#endif#endif#endif#ifdef__cplusplus}#endif#endif