--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf
-ucf Nexys4_Master.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 202507 paths analyzed, 354 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.547ns.
--------------------------------------------------------------------------------

Paths for end point decoder/dout_23 (SLICE_X61Y94.C1), 8021 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.473ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.341   radd<3>
                                                       radd_0
    SLICE_X6Y55.A1       net (fanout=1027)     3.504   radd<0>
    SLICE_X6Y55.AMUX     Tilo                  0.375   N1123
                                                       ram/Mram_my_ram305/DP.HIGH
                                                       ram/Mram_my_ram305/F7.DP
    SLICE_X9Y56.C1       net (fanout=1)        0.773   N1123
    SLICE_X9Y56.C        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_175
    SLICE_X9Y56.D4       net (fanout=1)        0.302   inst_LPM_MUX_175
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X61Y94.C1      net (fanout=25)       1.062   ram_out
    SLICE_X61Y94.CLK     Tas                   0.065   decoder/dout_23
                                                       decoder/dout_23_rstpot
                                                       decoder/dout_23
    -------------------------------------------------  ---------------------------
    Total                                      9.473ns (1.487ns logic, 7.986ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.460ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.341   radd<3>
                                                       radd_0
    SLICE_X6Y55.B1       net (fanout=1027)     3.495   radd<0>
    SLICE_X6Y55.AMUX     Topba                 0.371   N1123
                                                       ram/Mram_my_ram305/DP.LOW
                                                       ram/Mram_my_ram305/F7.DP
    SLICE_X9Y56.C1       net (fanout=1)        0.773   N1123
    SLICE_X9Y56.C        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_175
    SLICE_X9Y56.D4       net (fanout=1)        0.302   inst_LPM_MUX_175
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X61Y94.C1      net (fanout=25)       1.062   ram_out
    SLICE_X61Y94.CLK     Tas                   0.065   decoder/dout_23
                                                       decoder/dout_23_rstpot
                                                       decoder/dout_23
    -------------------------------------------------  ---------------------------
    Total                                      9.460ns (1.483ns logic, 7.977ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_3 (FF)
  Destination:          decoder/dout_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.294ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_3 to decoder/dout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.DQ      Tcko                  0.341   radd<3>
                                                       radd_3
    SLICE_X8Y58.A4       net (fanout=1027)     3.094   radd<3>
    SLICE_X8Y58.AMUX     Tilo                  0.375   N1139
                                                       ram/Mram_my_ram313/DP.HIGH
                                                       ram/Mram_my_ram313/F7.DP
    SLICE_X9Y57.A2       net (fanout=1)        0.719   N1139
    SLICE_X9Y57.A        Tilo                  0.097   inst_LPM_MUX_183
                                                       inst_LPM_MUX_183
    SLICE_X9Y56.D2       net (fanout=1)        0.587   inst_LPM_MUX_183
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X61Y94.C1      net (fanout=25)       1.062   ram_out
    SLICE_X61Y94.CLK     Tas                   0.065   decoder/dout_23
                                                       decoder/dout_23_rstpot
                                                       decoder/dout_23
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (1.487ns logic, 7.807ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point decoder/dout_18 (SLICE_X60Y93.D1), 8021 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.338ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.341   radd<3>
                                                       radd_0
    SLICE_X6Y55.A1       net (fanout=1027)     3.504   radd<0>
    SLICE_X6Y55.AMUX     Tilo                  0.375   N1123
                                                       ram/Mram_my_ram305/DP.HIGH
                                                       ram/Mram_my_ram305/F7.DP
    SLICE_X9Y56.C1       net (fanout=1)        0.773   N1123
    SLICE_X9Y56.C        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_175
    SLICE_X9Y56.D4       net (fanout=1)        0.302   inst_LPM_MUX_175
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X60Y93.D1      net (fanout=25)       0.965   ram_out
    SLICE_X60Y93.CLK     Tas                   0.027   decoder/dout_18
                                                       decoder/dout_18_rstpot
                                                       decoder/dout_18
    -------------------------------------------------  ---------------------------
    Total                                      9.338ns (1.449ns logic, 7.889ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.325ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.341   radd<3>
                                                       radd_0
    SLICE_X6Y55.B1       net (fanout=1027)     3.495   radd<0>
    SLICE_X6Y55.AMUX     Topba                 0.371   N1123
                                                       ram/Mram_my_ram305/DP.LOW
                                                       ram/Mram_my_ram305/F7.DP
    SLICE_X9Y56.C1       net (fanout=1)        0.773   N1123
    SLICE_X9Y56.C        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_175
    SLICE_X9Y56.D4       net (fanout=1)        0.302   inst_LPM_MUX_175
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X60Y93.D1      net (fanout=25)       0.965   ram_out
    SLICE_X60Y93.CLK     Tas                   0.027   decoder/dout_18
                                                       decoder/dout_18_rstpot
                                                       decoder/dout_18
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (1.445ns logic, 7.880ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_3 (FF)
  Destination:          decoder/dout_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.159ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_3 to decoder/dout_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.DQ      Tcko                  0.341   radd<3>
                                                       radd_3
    SLICE_X8Y58.A4       net (fanout=1027)     3.094   radd<3>
    SLICE_X8Y58.AMUX     Tilo                  0.375   N1139
                                                       ram/Mram_my_ram313/DP.HIGH
                                                       ram/Mram_my_ram313/F7.DP
    SLICE_X9Y57.A2       net (fanout=1)        0.719   N1139
    SLICE_X9Y57.A        Tilo                  0.097   inst_LPM_MUX_183
                                                       inst_LPM_MUX_183
    SLICE_X9Y56.D2       net (fanout=1)        0.587   inst_LPM_MUX_183
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X60Y93.D1      net (fanout=25)       0.965   ram_out
    SLICE_X60Y93.CLK     Tas                   0.027   decoder/dout_18
                                                       decoder/dout_18_rstpot
                                                       decoder/dout_18
    -------------------------------------------------  ---------------------------
    Total                                      9.159ns (1.449ns logic, 7.710ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point decoder/dout_17 (SLICE_X60Y93.C1), 8021 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.325ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.341   radd<3>
                                                       radd_0
    SLICE_X6Y55.A1       net (fanout=1027)     3.504   radd<0>
    SLICE_X6Y55.AMUX     Tilo                  0.375   N1123
                                                       ram/Mram_my_ram305/DP.HIGH
                                                       ram/Mram_my_ram305/F7.DP
    SLICE_X9Y56.C1       net (fanout=1)        0.773   N1123
    SLICE_X9Y56.C        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_175
    SLICE_X9Y56.D4       net (fanout=1)        0.302   inst_LPM_MUX_175
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X60Y93.C1      net (fanout=25)       0.952   ram_out
    SLICE_X60Y93.CLK     Tas                   0.027   decoder/dout_18
                                                       decoder/dout_17_rstpot
                                                       decoder/dout_17
    -------------------------------------------------  ---------------------------
    Total                                      9.325ns (1.449ns logic, 7.876ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_0 (FF)
  Destination:          decoder/dout_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.312ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_0 to decoder/dout_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.AQ      Tcko                  0.341   radd<3>
                                                       radd_0
    SLICE_X6Y55.B1       net (fanout=1027)     3.495   radd<0>
    SLICE_X6Y55.AMUX     Topba                 0.371   N1123
                                                       ram/Mram_my_ram305/DP.LOW
                                                       ram/Mram_my_ram305/F7.DP
    SLICE_X9Y56.C1       net (fanout=1)        0.773   N1123
    SLICE_X9Y56.C        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_175
    SLICE_X9Y56.D4       net (fanout=1)        0.302   inst_LPM_MUX_175
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X60Y93.C1      net (fanout=25)       0.952   ram_out
    SLICE_X60Y93.CLK     Tas                   0.027   decoder/dout_18
                                                       decoder/dout_17_rstpot
                                                       decoder/dout_17
    -------------------------------------------------  ---------------------------
    Total                                      9.312ns (1.445ns logic, 7.867ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               radd_3 (FF)
  Destination:          decoder/dout_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.146ns (Levels of Logic = 6)
  Clock Path Skew:      -0.039ns (0.566 - 0.605)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: radd_3 to decoder/dout_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y84.DQ      Tcko                  0.341   radd<3>
                                                       radd_3
    SLICE_X8Y58.A4       net (fanout=1027)     3.094   radd<3>
    SLICE_X8Y58.AMUX     Tilo                  0.375   N1139
                                                       ram/Mram_my_ram313/DP.HIGH
                                                       ram/Mram_my_ram313/F7.DP
    SLICE_X9Y57.A2       net (fanout=1)        0.719   N1139
    SLICE_X9Y57.A        Tilo                  0.097   inst_LPM_MUX_183
                                                       inst_LPM_MUX_183
    SLICE_X9Y56.D2       net (fanout=1)        0.587   inst_LPM_MUX_183
    SLICE_X9Y56.D        Tilo                  0.097   inst_LPM_MUX_13
                                                       inst_LPM_MUX_13
    SLICE_X55Y88.A1      net (fanout=1)        1.856   inst_LPM_MUX_13
    SLICE_X55Y88.A       Tilo                  0.097   inst_LPM_MUX_82
                                                       inst_LPM_MUX_7
    SLICE_X55Y88.C1      net (fanout=1)        0.489   inst_LPM_MUX_7
    SLICE_X55Y88.CMUX    Tilo                  0.415   inst_LPM_MUX_82
                                                       inst_LPM_MUX_3
                                                       inst_LPM_MUX_2_f7
    SLICE_X60Y93.C1      net (fanout=25)       0.952   ram_out
    SLICE_X60Y93.CLK     Tas                   0.027   decoder/dout_18
                                                       decoder/dout_17_rstpot
                                                       decoder/dout_17
    -------------------------------------------------  ---------------------------
    Total                                      9.146ns (1.449ns logic, 7.697ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point decoder/temp_add_4 (SLICE_X56Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               decoder/temp_add_2 (FF)
  Destination:          decoder/temp_add_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: decoder/temp_add_2 to decoder/temp_add_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y95.CQ      Tcko                  0.141   decoder/temp_add<3>
                                                       decoder/temp_add_2
    SLICE_X56Y95.A6      net (fanout=5)        0.096   decoder/temp_add<2>
    SLICE_X56Y95.CLK     Tah         (-Th)     0.075   decoder/temp_add<6>
                                                       decoder/Mmux_temp_add[7]_temp_add[7]_mux_2_OUT5
                                                       decoder/temp_add_4
    -------------------------------------------------  ---------------------------
    Total                                      0.162ns (0.066ns logic, 0.096ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point done (SLICE_X59Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               done (FF)
  Destination:          done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: done to done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y88.AQ      Tcko                  0.141   done
                                                       done
    SLICE_X59Y88.AX      net (fanout=23)       0.094   done
    SLICE_X59Y88.CLK     Tckdi       (-Th)     0.070   done
                                                       done
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.071ns logic, 0.094ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point vgaram/Mram_my_ram (RAMB18_X1Y39.DIBDI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               decoder/dout_20 (FF)
  Destination:          vgaram/Mram_my_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.348 - 0.273)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: decoder/dout_20 to vgaram/Mram_my_ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X61Y94.AQ        Tcko                  0.141   decoder/dout_23
                                                         decoder/dout_20
    RAMB18_X1Y39.DIBDI4    net (fanout=3)        0.284   decoder/dout_20
    RAMB18_X1Y39.CLKBWRCLK Trckd_DIB   (-Th)     0.155   vgaram/Mram_my_ram
                                                         vgaram/Mram_my_ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.270ns (-0.014ns logic, 0.284ns route)
                                                         (-5.2% logic, 105.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKA)
  Physical resource: vgaram/Mram_my_ram/CLKARDCLK
  Logical resource: vgaram/Mram_my_ram/CLKARDCLK
  Location pin: RAMB18_X1Y39.CLKARDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.766ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.234ns (447.628MHz) (Trper_CLKB)
  Physical resource: vgaram/Mram_my_ram/CLKBWRCLK
  Logical resource: vgaram/Mram_my_ram/CLKBWRCLK
  Location pin: RAMB18_X1Y39.CLKBWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.900ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.050ns (Tmpw)
  Physical resource: N649/CLK
  Logical resource: ram/Mram_my_ram68/DP.HIGH/CLK
  Location pin: SLICE_X62Y99.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.547|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 202507 paths, 0 nets, and 8522 connections

Design statistics:
   Minimum period:   9.547ns{1}   (Maximum frequency: 104.745MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Apr 27 00:31:30 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 634 MB



