{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525354006197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525354006197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 15:26:46 2018 " "Processing started: Thu May 03 15:26:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525354006197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1525354006197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Ver2 --generate_symbol=C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/ps2.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Ver2 --generate_symbol=C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/ps2.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1525354006197 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "enable_byte ps2.v(16) " "Verilog HDL or VHDL information at ps2.v(16): object \"enable_byte\" declared but not used" {  } { { "v/ps2.v" "" { Text "C:/Users/magnu/Documents/Elsys-Avanser-Design-Prosjekt/FPGA-Synthesizer/v/ps2.v" 16 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1525354008038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525354008047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 15:26:48 2018 " "Processing ended: Thu May 03 15:26:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525354008047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525354008047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525354008047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1525354008047 ""}
