# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../debugging_exam.srcs/sources_1/imports/4-bit-counter/d_latch_asyn_rstn.sv" \
"../../../../debugging_exam.srcs/sim_1/new/tb_latch.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
