// Seed: 3022737673
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    output wor id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input uwire id_8
);
  initial $display;
  wire id_10;
  final $display((1'b0) / 1 !=? 1, 1, id_8, id_7);
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wor id_4,
    output tri id_5,
    output tri1 id_6,
    input wor id_7,
    input wor id_8,
    output supply1 id_9
    , id_11
);
  logic [7:0] id_12;
  tri0 id_13 = 1;
  wire id_14;
  assign id_2 = 1;
  assign id_12[1'b0==1] = 1 != 1'b0;
  module_0(
      id_8, id_4, id_4, id_9, id_5, id_8, id_4, id_8, id_4
  );
endmodule
