$date
	Sun Oct 23 09:25:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#199943
b101 !
1"
#199946
b101 &
b101 %
1$
#199947
0"
#199950
b10000 &
b10000 %
#199954
b1000 &
b1000 %
#199958
b100 &
b100 %
#199962
b10 &
b10 %
#199966
b1 &
1#
b1 %
#199970
b0 &
b0 %
0#
0$
#1237840
b1101 !
1"
#1237842
b1101 &
b1101 %
1$
#1237843
0"
#1237846
b101000 &
b101000 %
#1237850
b10100 &
b10100 %
#1237854
b1010 &
b1010 %
#1237858
b101 &
b101 %
#1237862
b10000 &
b10000 %
#1237866
b1000 &
b1000 %
#1237870
b100 &
b100 %
#1237874
b10 &
b10 %
#1237878
b1 &
1#
b1 %
#1237882
b0 &
b0 %
0#
0$
#2226562
b10000 &
b10000 %
1$
b10000 !
1"
#2226563
0"
#2226566
b1000 &
b1000 %
#2226570
b100 &
b100 %
#2226574
b10 &
b10 %
#2226578
b1 &
b1 %
1#
#2226582
b0 &
0#
b0 %
0$
#4500012
