<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_0ef2c452_A32041200'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_0ef2c452_A32041200')">rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.90</td>
<td class="s10 cl rt"><a href="mod1994.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1994.html#Toggle" > 96.70</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1994.html#inst_tag_189631"  onclick="showContent('inst_tag_189631')">config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 94.51</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1994.html#inst_tag_189631_Toggle" > 83.52</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1994.html#inst_tag_189634"  onclick="showContent('inst_tag_189634')">config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189634_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1994.html#inst_tag_189634_Toggle" > 84.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1994.html#inst_tag_189629"  onclick="showContent('inst_tag_189629')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 96.52</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1994.html#inst_tag_189629_Toggle" > 89.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1994.html#inst_tag_189632"  onclick="showContent('inst_tag_189632')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 97.62</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1994.html#inst_tag_189632_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1994.html#inst_tag_189630"  onclick="showContent('inst_tag_189630')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 98.35</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1994.html#inst_tag_189630_Toggle" > 95.05</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1994.html#inst_tag_189633"  onclick="showContent('inst_tag_189633')">config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></td>
<td class="s9 cl rt"> 98.35</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189633_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1994.html#inst_tag_189633_Toggle" > 95.05</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_189631'>
<hr>
<a name="inst_tag_189631"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_189631" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.51</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189631_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1994.html#inst_tag_189631_Toggle" > 83.52</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189631_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.51</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.52</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 66.61</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.96</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td><a href="mod2515.html#inst_tag_248891" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189634'>
<hr>
<a name="inst_tag_189634"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_189634" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189634_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1994.html#inst_tag_189634_Toggle" > 84.62</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189634_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.09</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 77.88</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
<td><a href="mod144.html#inst_tag_11908" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189629'>
<hr>
<a name="inst_tag_189629"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_189629" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.52</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189629_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1994.html#inst_tag_189629_Toggle" > 89.56</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189629_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.52</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.56</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.39</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 84.13</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod144.html#inst_tag_11905" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189632'>
<hr>
<a name="inst_tag_189632"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_189632" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.62</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189632_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1994.html#inst_tag_189632_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189632_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 97.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.35</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 87.98</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod144.html#inst_tag_11907" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189630'>
<hr>
<a name="inst_tag_189630"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_189630" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.35</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189630_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1994.html#inst_tag_189630_Toggle" > 95.05</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189630_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.35</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.05</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.51</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s9 cl rt"> 92.79</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.57</td>
<td class="wht cl rt"></td>
<td><a href="mod144.html#inst_tag_11906" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_189633'>
<hr>
<a name="inst_tag_189633"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_189633" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.35</td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189633_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1994.html#inst_tag_189633_Toggle" > 95.05</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1994.html#inst_tag_189633_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.35</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 95.05</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 77.95</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s9 cl rt"> 90.38</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td><a href="mod2515.html#inst_tag_248892" >Rsp</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_0ef2c452_A32041200'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1994.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198718</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198755</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198717                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198718     1/1          		if ( ! Sys_Clk_RstN )
198719     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
198720     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
198721                  	assign Sys_Pwr_Idle = ~ TxVld;
198722                  	assign Sys_Pwr_WakeUp = 1'b0;
198723                  	assign RxInt_0 = Rx_0;
198724                  	assign CeVld = RxVld;
198725                  	assign Tx_0 = u_7c15;
198726                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198727     1/1          		if ( ! Sys_Clk_RstN )
198728     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
198729     1/1          		else if ( CeVld &amp; RxRdy )
198730     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
198731                  	assign RxInt_2 = Rx_2;
198732                  	assign Tx_2 = u_79a6;
198733                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198734     1/1          		if ( ! Sys_Clk_RstN )
198735     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
198736     1/1          		else if ( CeVld &amp; RxRdy )
198737     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
198738                  	assign RxInt_3 = Rx_3;
198739                  	assign Tx_3 = u_9e8e;
198740                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198741     1/1          		if ( ! Sys_Clk_RstN )
198742     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
198743     1/1          		else if ( CeVld &amp; RxRdy )
198744     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
198745                  	assign RxInt_5 = Rx_5;
198746                  	assign Tx_5 = u_d68f;
198747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198748     1/1          		if ( ! Sys_Clk_RstN )
198749     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
198750     1/1          		else if ( CeVld &amp; RxRdy )
198751     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
198752                  	// synopsys translate_off
198753                  	// synthesis translate_off
198754                  	always @( posedge Sys_Clk )
198755     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198756     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198757     <font color = "grey">unreachable  </font>				dontStop = 0;
198758     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198759     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198760     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
198761     <font color = "grey">unreachable  </font>					$stop;
198762                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198763                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1994.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">18</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">176</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">18</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">176</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">88</td>
<td class="rt">96.70 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1994.html" >rsnoc_z_H_R_U_P_F_0ef2c452_A32041200</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198718</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198727</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198718     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198719     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198720     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198727     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198728     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
198729     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198730     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198734     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198735     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
198736     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198737     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198741     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198742     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198743     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198744     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198748     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198749     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
198750     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198751     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189631'>
<a name="inst_tag_189631_Line"></a>
<b>Line Coverage for Instance : <a href="mod1994.html#inst_tag_189631" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198718</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198755</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198717                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198718     1/1          		if ( ! Sys_Clk_RstN )
198719     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
198720     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
198721                  	assign Sys_Pwr_Idle = ~ TxVld;
198722                  	assign Sys_Pwr_WakeUp = 1'b0;
198723                  	assign RxInt_0 = Rx_0;
198724                  	assign CeVld = RxVld;
198725                  	assign Tx_0 = u_7c15;
198726                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198727     1/1          		if ( ! Sys_Clk_RstN )
198728     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
198729     1/1          		else if ( CeVld &amp; RxRdy )
198730     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
198731                  	assign RxInt_2 = Rx_2;
198732                  	assign Tx_2 = u_79a6;
198733                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198734     1/1          		if ( ! Sys_Clk_RstN )
198735     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
198736     1/1          		else if ( CeVld &amp; RxRdy )
198737     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
198738                  	assign RxInt_3 = Rx_3;
198739                  	assign Tx_3 = u_9e8e;
198740                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198741     1/1          		if ( ! Sys_Clk_RstN )
198742     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
198743     1/1          		else if ( CeVld &amp; RxRdy )
198744     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
198745                  	assign RxInt_5 = Rx_5;
198746                  	assign Tx_5 = u_d68f;
198747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198748     1/1          		if ( ! Sys_Clk_RstN )
198749     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
198750     1/1          		else if ( CeVld &amp; RxRdy )
198751     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
198752                  	// synopsys translate_off
198753                  	// synthesis translate_off
198754                  	always @( posedge Sys_Clk )
198755     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198756     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198757     <font color = "grey">unreachable  </font>				dontStop = 0;
198758     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198759     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198760     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
198761     <font color = "grey">unreachable  </font>					$stop;
198762                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198763                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189631_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1994.html#inst_tag_189631" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">14</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">152</td>
<td class="rt">83.52 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">76</td>
<td class="rt">83.52 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">76</td>
<td class="rt">83.52 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">14</td>
<td class="rt">66.67 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">152</td>
<td class="rt">83.52 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">76</td>
<td class="rt">83.52 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">76</td>
<td class="rt">83.52 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189631_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1994.html#inst_tag_189631" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198718</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198727</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198718     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198719     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198720     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198727     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198728     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
198729     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198730     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198734     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198735     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
198736     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198737     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198741     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198742     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198743     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198744     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198748     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198749     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
198750     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198751     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189634'>
<a name="inst_tag_189634_Line"></a>
<b>Line Coverage for Instance : <a href="mod1994.html#inst_tag_189634" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198718</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198755</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198717                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198718     1/1          		if ( ! Sys_Clk_RstN )
198719     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
198720     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
198721                  	assign Sys_Pwr_Idle = ~ TxVld;
198722                  	assign Sys_Pwr_WakeUp = 1'b0;
198723                  	assign RxInt_0 = Rx_0;
198724                  	assign CeVld = RxVld;
198725                  	assign Tx_0 = u_7c15;
198726                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198727     1/1          		if ( ! Sys_Clk_RstN )
198728     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
198729     1/1          		else if ( CeVld &amp; RxRdy )
198730     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
198731                  	assign RxInt_2 = Rx_2;
198732                  	assign Tx_2 = u_79a6;
198733                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198734     1/1          		if ( ! Sys_Clk_RstN )
198735     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
198736     1/1          		else if ( CeVld &amp; RxRdy )
198737     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
198738                  	assign RxInt_3 = Rx_3;
198739                  	assign Tx_3 = u_9e8e;
198740                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198741     1/1          		if ( ! Sys_Clk_RstN )
198742     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
198743     1/1          		else if ( CeVld &amp; RxRdy )
198744     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
198745                  	assign RxInt_5 = Rx_5;
198746                  	assign Tx_5 = u_d68f;
198747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198748     1/1          		if ( ! Sys_Clk_RstN )
198749     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
198750     1/1          		else if ( CeVld &amp; RxRdy )
198751     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
198752                  	// synopsys translate_off
198753                  	// synthesis translate_off
198754                  	always @( posedge Sys_Clk )
198755     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198756     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198757     <font color = "grey">unreachable  </font>				dontStop = 0;
198758     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198759     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198760     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
198761     <font color = "grey">unreachable  </font>					$stop;
198762                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198763                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189634_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1994.html#inst_tag_189634" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">15</td>
<td class="rt">71.43 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">154</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">77</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">77</td>
<td class="rt">84.62 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">15</td>
<td class="rt">71.43 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">154</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">77</td>
<td class="rt">84.62 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">77</td>
<td class="rt">84.62 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189634_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1994.html#inst_tag_189634" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198718</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198727</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198718     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198719     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198720     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198727     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198728     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
198729     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198730     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198734     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198735     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
198736     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198737     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198741     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198742     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198743     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198744     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198748     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198749     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
198750     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198751     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189629'>
<a name="inst_tag_189629_Line"></a>
<b>Line Coverage for Instance : <a href="mod1994.html#inst_tag_189629" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198718</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198755</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198717                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198718     1/1          		if ( ! Sys_Clk_RstN )
198719     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
198720     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
198721                  	assign Sys_Pwr_Idle = ~ TxVld;
198722                  	assign Sys_Pwr_WakeUp = 1'b0;
198723                  	assign RxInt_0 = Rx_0;
198724                  	assign CeVld = RxVld;
198725                  	assign Tx_0 = u_7c15;
198726                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198727     1/1          		if ( ! Sys_Clk_RstN )
198728     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
198729     1/1          		else if ( CeVld &amp; RxRdy )
198730     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
198731                  	assign RxInt_2 = Rx_2;
198732                  	assign Tx_2 = u_79a6;
198733                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198734     1/1          		if ( ! Sys_Clk_RstN )
198735     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
198736     1/1          		else if ( CeVld &amp; RxRdy )
198737     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
198738                  	assign RxInt_3 = Rx_3;
198739                  	assign Tx_3 = u_9e8e;
198740                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198741     1/1          		if ( ! Sys_Clk_RstN )
198742     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
198743     1/1          		else if ( CeVld &amp; RxRdy )
198744     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
198745                  	assign RxInt_5 = Rx_5;
198746                  	assign Tx_5 = u_d68f;
198747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198748     1/1          		if ( ! Sys_Clk_RstN )
198749     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
198750     1/1          		else if ( CeVld &amp; RxRdy )
198751     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
198752                  	// synopsys translate_off
198753                  	// synthesis translate_off
198754                  	always @( posedge Sys_Clk )
198755     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198756     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198757     <font color = "grey">unreachable  </font>				dontStop = 0;
198758     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198759     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198760     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
198761     <font color = "grey">unreachable  </font>					$stop;
198762                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198763                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189629_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1994.html#inst_tag_189629" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">15</td>
<td class="rt">71.43 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">163</td>
<td class="rt">89.56 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">85</td>
<td class="rt">93.41 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">78</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">15</td>
<td class="rt">71.43 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">163</td>
<td class="rt">89.56 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">85</td>
<td class="rt">93.41 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">78</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189629_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1994.html#inst_tag_189629" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198718</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198727</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198718     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198719     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198720     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198727     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198728     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
198729     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198730     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198734     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198735     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
198736     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198737     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198741     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198742     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198743     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198744     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198748     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198749     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
198750     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198751     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189632'>
<a name="inst_tag_189632_Line"></a>
<b>Line Coverage for Instance : <a href="mod1994.html#inst_tag_189632" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198718</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198755</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198717                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198718     1/1          		if ( ! Sys_Clk_RstN )
198719     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
198720     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
198721                  	assign Sys_Pwr_Idle = ~ TxVld;
198722                  	assign Sys_Pwr_WakeUp = 1'b0;
198723                  	assign RxInt_0 = Rx_0;
198724                  	assign CeVld = RxVld;
198725                  	assign Tx_0 = u_7c15;
198726                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198727     1/1          		if ( ! Sys_Clk_RstN )
198728     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
198729     1/1          		else if ( CeVld &amp; RxRdy )
198730     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
198731                  	assign RxInt_2 = Rx_2;
198732                  	assign Tx_2 = u_79a6;
198733                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198734     1/1          		if ( ! Sys_Clk_RstN )
198735     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
198736     1/1          		else if ( CeVld &amp; RxRdy )
198737     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
198738                  	assign RxInt_3 = Rx_3;
198739                  	assign Tx_3 = u_9e8e;
198740                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198741     1/1          		if ( ! Sys_Clk_RstN )
198742     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
198743     1/1          		else if ( CeVld &amp; RxRdy )
198744     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
198745                  	assign RxInt_5 = Rx_5;
198746                  	assign Tx_5 = u_d68f;
198747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198748     1/1          		if ( ! Sys_Clk_RstN )
198749     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
198750     1/1          		else if ( CeVld &amp; RxRdy )
198751     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
198752                  	// synopsys translate_off
198753                  	// synthesis translate_off
198754                  	always @( posedge Sys_Clk )
198755     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198756     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198757     <font color = "grey">unreachable  </font>				dontStop = 0;
198758     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198759     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198760     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
198761     <font color = "grey">unreachable  </font>					$stop;
198762                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198763                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189632_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1994.html#inst_tag_189632" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">15</td>
<td class="rt">71.43 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">169</td>
<td class="rt">92.86 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">85</td>
<td class="rt">93.41 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">84</td>
<td class="rt">92.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">15</td>
<td class="rt">71.43 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">169</td>
<td class="rt">92.86 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">85</td>
<td class="rt">93.41 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">84</td>
<td class="rt">92.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189632_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1994.html#inst_tag_189632" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198718</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198727</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198718     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198719     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198720     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198727     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198728     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
198729     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198730     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198734     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198735     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
198736     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198737     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198741     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198742     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198743     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198744     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198748     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198749     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
198750     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198751     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189630'>
<a name="inst_tag_189630_Line"></a>
<b>Line Coverage for Instance : <a href="mod1994.html#inst_tag_189630" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198718</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198755</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198717                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198718     1/1          		if ( ! Sys_Clk_RstN )
198719     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
198720     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
198721                  	assign Sys_Pwr_Idle = ~ TxVld;
198722                  	assign Sys_Pwr_WakeUp = 1'b0;
198723                  	assign RxInt_0 = Rx_0;
198724                  	assign CeVld = RxVld;
198725                  	assign Tx_0 = u_7c15;
198726                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198727     1/1          		if ( ! Sys_Clk_RstN )
198728     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
198729     1/1          		else if ( CeVld &amp; RxRdy )
198730     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
198731                  	assign RxInt_2 = Rx_2;
198732                  	assign Tx_2 = u_79a6;
198733                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198734     1/1          		if ( ! Sys_Clk_RstN )
198735     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
198736     1/1          		else if ( CeVld &amp; RxRdy )
198737     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
198738                  	assign RxInt_3 = Rx_3;
198739                  	assign Tx_3 = u_9e8e;
198740                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198741     1/1          		if ( ! Sys_Clk_RstN )
198742     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
198743     1/1          		else if ( CeVld &amp; RxRdy )
198744     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
198745                  	assign RxInt_5 = Rx_5;
198746                  	assign Tx_5 = u_d68f;
198747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198748     1/1          		if ( ! Sys_Clk_RstN )
198749     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
198750     1/1          		else if ( CeVld &amp; RxRdy )
198751     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
198752                  	// synopsys translate_off
198753                  	// synthesis translate_off
198754                  	always @( posedge Sys_Clk )
198755     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198756     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198757     <font color = "grey">unreachable  </font>				dontStop = 0;
198758     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198759     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198760     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
198761     <font color = "grey">unreachable  </font>					$stop;
198762                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198763                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189630_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1994.html#inst_tag_189630" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">16</td>
<td class="rt">76.19 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">173</td>
<td class="rt">95.05 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">86</td>
<td class="rt">94.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">16</td>
<td class="rt">76.19 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">173</td>
<td class="rt">95.05 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">86</td>
<td class="rt">94.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189630_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1994.html#inst_tag_189630" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198718</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198727</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198718     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198719     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198720     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198727     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198728     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
198729     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198730     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198734     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198735     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
198736     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198737     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198741     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198742     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198743     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198744     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198748     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198749     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
198750     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198751     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_189633'>
<a name="inst_tag_189633_Line"></a>
<b>Line Coverage for Instance : <a href="mod1994.html#inst_tag_189633" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198718</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198734</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198741</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>198748</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>198755</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
198717                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198718     1/1          		if ( ! Sys_Clk_RstN )
198719     1/1          			TxVld &lt;= #1.0 ( 1'b0 );
198720     1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
198721                  	assign Sys_Pwr_Idle = ~ TxVld;
198722                  	assign Sys_Pwr_WakeUp = 1'b0;
198723                  	assign RxInt_0 = Rx_0;
198724                  	assign CeVld = RxVld;
198725                  	assign Tx_0 = u_7c15;
198726                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198727     1/1          		if ( ! Sys_Clk_RstN )
198728     1/1          			u_7c15 &lt;= #1.0 ( 32'b0 );
198729     1/1          		else if ( CeVld &amp; RxRdy )
198730     1/1          			u_7c15 &lt;= #1.0 ( RxInt_0 );
                        MISSING_ELSE
198731                  	assign RxInt_2 = Rx_2;
198732                  	assign Tx_2 = u_79a6;
198733                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198734     1/1          		if ( ! Sys_Clk_RstN )
198735     1/1          			u_79a6 &lt;= #1.0 ( 4'b0 );
198736     1/1          		else if ( CeVld &amp; RxRdy )
198737     1/1          			u_79a6 &lt;= #1.0 ( RxInt_2 );
                        MISSING_ELSE
198738                  	assign RxInt_3 = Rx_3;
198739                  	assign Tx_3 = u_9e8e;
198740                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198741     1/1          		if ( ! Sys_Clk_RstN )
198742     1/1          			u_9e8e &lt;= #1.0 ( 1'b0 );
198743     1/1          		else if ( CeVld &amp; RxRdy )
198744     1/1          			u_9e8e &lt;= #1.0 ( RxInt_3 );
                        MISSING_ELSE
198745                  	assign RxInt_5 = Rx_5;
198746                  	assign Tx_5 = u_d68f;
198747                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
198748     1/1          		if ( ! Sys_Clk_RstN )
198749     1/1          			u_d68f &lt;= #1.0 ( 2'b0 );
198750     1/1          		else if ( CeVld &amp; RxRdy )
198751     1/1          			u_d68f &lt;= #1.0 ( RxInt_5 );
                        MISSING_ELSE
198752                  	// synopsys translate_off
198753                  	// synthesis translate_off
198754                  	always @( posedge Sys_Clk )
198755     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
198756     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
198757     <font color = "grey">unreachable  </font>				dontStop = 0;
198758     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
198759     <font color = "grey">unreachable  </font>				if (!dontStop) begin
198760     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
198761     <font color = "grey">unreachable  </font>					$stop;
198762                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
198763                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_189633_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1994.html#inst_tag_189633" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">182</td>
<td class="rt">173</td>
<td class="rt">95.05 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">86</td>
<td class="rt">94.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">21</td>
<td class="rt">17</td>
<td class="rt">80.95 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">182</td>
<td class="rt">173</td>
<td class="rt">95.05 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">91</td>
<td class="rt">87</td>
<td class="rt">95.60 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">91</td>
<td class="rt">86</td>
<td class="rt">94.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_5[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_2[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_5[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_189633_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1994.html#inst_tag_189633" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_main.SpecificToGeneric.Rsp.Rp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">14</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198718</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198727</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198734</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198741</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">198748</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198718     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198719     			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198720     		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198727     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198728     			u_7c15 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
198729     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198730     			u_7c15 <= #1.0 ( RxInt_0 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198734     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198735     			u_79a6 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
198736     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198737     			u_79a6 <= #1.0 ( RxInt_2 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198741     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198742     			u_9e8e <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
198743     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198744     			u_9e8e <= #1.0 ( RxInt_3 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
198748     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
198749     			u_d68f <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
198750     		else if ( CeVld & RxRdy )
           		     <font color = "green">-2-</font>  
198751     			u_d68f <= #1.0 ( RxInt_5 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_189629">
    <li>
      <a href="#inst_tag_189629_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189629_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189629_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189630">
    <li>
      <a href="#inst_tag_189630_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189630_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189630_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189631">
    <li>
      <a href="#inst_tag_189631_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189631_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189631_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189632">
    <li>
      <a href="#inst_tag_189632_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189632_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189632_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189633">
    <li>
      <a href="#inst_tag_189633_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189633_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189633_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_189634">
    <li>
      <a href="#inst_tag_189634_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_189634_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_189634_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_0ef2c452_A32041200">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
