$date
	Mon Oct 21 15:00:31 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testnot $end
$var wire 1 ! y $end
$var reg 1 " a $end
$scope module notg $end
$var wire 1 " a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#20
0!
1"
#40
