Version Info: public V11.45 Beta (Feb 20 2024 at 06:00:30) Intel(R) microarchitecture code named Raptorlake-DT M:183 S:1

CPU_CLK_UNHALTED.DISTRIBUTED	71276780	375663	28450	143381	22482	83091	22597	204872	164219	70130	23341	246976	61762	0	0	0	0	0	0	0	0	
CPU_CLK_UNHALTED.REF_TSC	71276780	1038765	123669	361179	79625	135226	77532	458731	180726	128583	81081	336154	198380	389389	287014	248157	454545	283010	101465	86723	94276	
CPU_CLK_UNHALTED.THREAD	71276780	404465	56624	165266	44151	104975	44273	230493	189693	92461	45758	272904	87381	101126	78979	208585	183456	130219	37833	34423	38905	
CPU_CLK_UNHALTED.THREAD_P	71276780	404465	56628	165266	44155	104975	44275	230493	189701	92461	45760	272904	87393	101126	78979	208585	183456	130219	37833	34423	38905	
CYCLE_ACTIVITY.CYCLES_L1D_MISS	71276780	74286	6851	24440	4596	7005	4363	25594	33201	5766	5094	35941	17549	0	0	0	0	0	0	0	0	
CYCLE_ACTIVITY.CYCLES_MEM_ANY	71276780	146200	20734	56606	16959	25088	17707	73968	129829	22927	18965	74989	38267	0	0	0	0	0	0	0	0	
EXE_ACTIVITY.BOUND_ON_LOADS	71276780	89841	12265	34371	11169	16492	11759	47547	40287	14853	12738	46576	26059	0	0	0	0	0	0	0	0	
EXE_ACTIVITY.BOUND_ON_STORES	71276780	8180	623	923	0	496	0	1414	0	483	0	2179	544	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE	71276780	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
INST_RETIRED.ANY	71276780	107239	15980	45902	10232	17610	10307	44929	33587	15454	10319	48700	20014	23641	20917	74470	58262	53633	10336	10309	10310	
LD_BLOCKS.ADDRESS_ALIAS	71276780	12	0	1	0	0	0	8	10	0	0	1	0	316	257	1245	753	507	103	106	105	
LD_HEAD.ANY_AT_RET	71276780	0	0	0	0	0	0	0	0	0	0	0	0	27786	19074	37188	47837	36643	9855	7596	8721	
LD_HEAD.DTLB_MISS_AT_RET	71276780	0	0	0	0	0	0	0	0	0	0	0	0	131	121	470	259	141	57	42	48	
LD_HEAD.L1_BOUND_AT_RET	71276780	0	0	0	0	0	0	0	0	0	0	0	0	8410	5248	9725	11627	6458	2798	1857	1950	
LD_HEAD.L1_MISS_AT_RET	71276780	0	0	0	0	0	0	0	0	0	0	0	0	19326	13786	27320	36124	30097	7027	5698	6741	
PERF_METRICS.BACKEND_BOUND	71276780	1205919	35774	374633	37063	354743	36173	743780	537796	290544	36639	749746	57168	0	0	0	0	0	0	0	0	
PERF_METRICS.BAD_SPECULATION	71276780	103126	15796	54826	11418	20730	10115	55842	55279	17582	10398	77506	29534	0	0	0	0	0	0	0	0	
PERF_METRICS.BRANCH_MISPREDICTS	71276780	103126	15095	53584	10469	20350	9507	53278	55014	17180	9922	77506	29161	0	0	0	0	0	0	0	0	
PERF_METRICS.FETCH_LATENCY	71276780	671305	87872	288152	71432	61314	57410	256245	301663	74477	46842	476696	197513	0	0	0	0	0	0	0	0	
PERF_METRICS.FRONTEND_BOUND	71276780	785219	107871	343443	87005	87040	72122	321562	356727	96076	61861	561023	238175	0	0	0	0	0	0	0	0	
PERF_METRICS.HEAVY_OPERATIONS	71276780	47861	8916	27330	7956	19088	7820	52889	15501	16041	7522	53057	19626	0	0	0	0	0	0	0	0	
PERF_METRICS.MEMORY_BOUND	71276780	197490	10184	53734	10783	36025	9559	117591	470414	31326	7166	72765	20645	0	0	0	0	0	0	0	0	
PERF_METRICS.RETIRING	71276780	144915	23054	67556	17456	35142	16670	94130	48264	29787	16540	99391	38473	0	0	0	0	0	0	0	0	
TOPDOWN.SLOTS:perf_metrics	71276780	2239182	182496	840462	152946	497658	135084	1215318	998070	433992	125442	1487670	363354	0	0	0	0	0	0	0	0	
UNC_M_CAS_COUNT_RD	71276780	1367	1351	
UNC_M_CAS_COUNT_WR	71276780	474	482	
----------
DTLB_LOAD_MISSES.STLB_HIT:c1	71238733	157	16	48	6	1892	6	13	9	8	6	10	5	0	0	0	0	0	0	0	0	
DTLB_LOAD_MISSES.WALK_ACTIVE	71238733	11207	3782	14558	2807	22118	2823	4050	2802	3151	3152	9558	4928	0	0	0	0	0	0	0	0	
DTLB_STORE_MISSES.STLB_HIT:c1	71238733	265	28	150	11	5359	8	16	12	9	10	56	10	0	0	0	0	0	0	0	0	
DTLB_STORE_MISSES.WALK_ACTIVE	71238733	1290	670	1924	456	7154	440	357	340	359	111	1029	673	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE	71238733	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE	71238733	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE	71238733	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
FP_ARITH_INST_RETIRED.SCALAR_DOUBLE	71238733	10	0	1	0	89	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
LD_HEAD.OTHER_AT_RET	71238733	0	0	0	0	0	0	0	0	0	0	0	0	2252	12380	4135	4104	15777	890	380	7024	
LD_HEAD.PGWALK_AT_RET	71238733	0	0	0	0	0	0	0	0	0	0	0	0	21347	68692	33743	13059	23755	8697	2613	46888	
LD_HEAD.ST_ADDR_AT_RET	71238733	0	0	0	0	0	0	0	0	0	0	0	0	6	247	0	27	959	0	0	122	
MEM_BOUND_STALLS.LOAD	71238733	0	0	0	0	0	0	0	0	0	0	0	0	31810	113619	63002	32490	72942	15068	3662	89161	
MEM_BOUND_STALLS.LOAD_DRAM_HIT	71238733	0	0	0	0	0	0	0	0	0	0	0	0	9262	26605	10080	9063	15394	3869	672	16349	
MEM_BOUND_STALLS.LOAD_L2_HIT	71238733	0	0	0	0	0	0	0	0	0	0	0	0	9649	30002	19795	7664	13804	2496	1804	14338	
----------
FP_ARITH_INST_RETIRED.SCALAR_SINGLE	72135232	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
FRONTEND_RETIRED.LATENCY_GE_4	72135232	6218	113	2638	1960	4976	350	3390	455	484	477	3630	2831	0	0	0	0	0	0	0	0	
INT_MISC.UOP_DROPPING	72135232	5366	190	2033	1206	3117	360	3366	410	446	439	2264	1461	0	0	0	0	0	0	0	0	
L1D_PEND_MISS.FB_FULL	72135232	1045	25	85	52	1073	0	336	91	155	93	1225	323	0	0	0	0	0	0	0	0	
MEM_BOUND_STALLS.LOAD_LLC_HIT	72135232	0	0	0	0	0	0	0	0	0	0	0	0	43596	8725	10181	129285	65538	41251	5767	19002	
MEM_SCHEDULER_BLOCK.ALL	72135232	0	0	0	0	0	0	0	0	0	0	0	0	15016	11783	9992	177154	82512	51067	14356	40893	
MEM_SCHEDULER_BLOCK.ST_BUF	72135232	0	0	0	0	0	0	0	0	0	0	0	0	11691	10065	7615	77604	63993	33855	8512	33097	
TOPDOWN_BE_BOUND.ALL	72135232	0	0	0	0	0	0	0	0	0	0	0	0	505305	308149	894589	5357414	1614424	1261624	376356	1373816	
TOPDOWN_BE_BOUND.MEM_SCHEDULER	72135232	0	0	0	0	0	0	0	0	0	0	0	0	56645	45170	58800	495275	320100	162760	41845	98515	
TOPDOWN_FE_BOUND.ALL	72135232	0	0	0	0	0	0	0	0	0	0	0	0	966010	349196	696727	4753689	2857263	2513251	623350	721025	
----------
L1D_PEND_MISS.L2_STALLS	35878354	1254	1	5	4	0	0	2	0	0	0	0	8	0	0	0	0	0	0	0	0	
L1D_PEND_MISS.PENDING	35878354	906716	11560	58820	67262	1222	1208	33062	929	5769	4979	8970	85331	0	0	0	0	0	0	0	0	
L2_RQSTS.ALL_RFO	35878354	9203	54	161	157	3	3	113	4	18	15	26	212	0	0	0	0	0	0	0	0	
L2_RQSTS.RFO_HIT	35878354	6142	25	53	67	1	1	25	2	7	8	9	102	0	0	0	0	0	0	0	0	
TOPDOWN_RETIRING.ALL	35878354	0	0	0	0	0	0	0	0	0	0	0	0	64491	64211	179263	3387442	1007797	5669048	42226	62126	
----------
LD_BLOCKS.NO_SR	35937056	0	0	0	0	132	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
LD_BLOCKS.STORE_FORWARD	35937056	128	8	12	8	9745	8	16	7	8	8	12	8	0	0	0	0	0	0	0	0	
MEMORY_ACTIVITY.STALLS_L1D_MISS	35937056	9887	953	3815	3251	1049303	5446	1130	1278	5675	4508	5210	4456	0	0	0	0	0	0	0	0	
MEMORY_ACTIVITY.STALLS_L2_MISS	35937056	6656	861	3498	3011	905851	4543	1080	1211	4912	3941	4455	3880	0	0	0	0	0	0	0	0	
----------
MEMORY_ACTIVITY.STALLS_L3_MISS	35922119	376	0	0	0	106	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.ALL_LOADS	35922119	5512	810	805	801	6544	804	805	807	813	808	807	807	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.ALL_STORES	35922119	3258	458	455	455	3859	455	455	458	458	458	458	458	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.LOCK_LOADS	35922119	59	11	11	11	62	11	11	11	11	11	11	11	0	0	0	0	0	0	0	0	
----------
MEM_INST_RETIRED.SPLIT_LOADS	36253680	3	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.SPLIT_STORES	36253680	11	0	0	0	176	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.STLB_MISS_LOADS	36253680	39	0	27	27	127	27	28	26	31	29	22	23	0	0	0	0	0	0	0	0	
MEM_INST_RETIRED.STLB_MISS_STORES	36253680	3	0	1	1	10	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
----------
MEM_LOAD_COMPLETED.L1_MISS_ANY	35905613	67	18	127	138	124	137	122	121	122	135	128	131	0	0	0	0	0	0	0	0	
MEM_LOAD_L3_HIT_RETIRED.XSNP_FWD	35905613	7	0	1	2	2	2	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
MEM_LOAD_L3_HIT_RETIRED.XSNP_MISS	35905613	4	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_LOAD_L3_HIT_RETIRED.XSNP_NO_FWD	35905613	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	
----------
MEM_LOAD_RETIRED.FB_HIT	35606021	261	10	25	373	7291	41	49	40	72	42	31	18	0	0	0	0	0	0	0	0	
MEM_LOAD_RETIRED.L1_HIT	35606021	10147	789	756	7225	1264130	713	707	716	1138	709	754	763	0	0	0	0	0	0	0	0	
MEM_LOAD_RETIRED.L1_MISS	35606021	224	15	25	466	11276	51	52	54	96	59	24	29	0	0	0	0	0	0	0	0	
MEM_LOAD_RETIRED.L2_HIT	35606021	45	13	6	112	7650	15	8	13	20	15	7	3	0	0	0	0	0	0	0	0	
----------
MEM_LOAD_RETIRED.L3_HIT	35439566	651	3	74	111	2321	32	315	41	36	39	38	33	0	0	0	0	0	0	0	0	
MEM_LOAD_RETIRED.L3_MISS	35439566	10	0	0	0	1050	0	40	0	0	0	0	0	0	0	0	0	0	0	0	0	
MEM_STORE_RETIRED.L2_HIT	35439566	338	2	6	13	643	2	52	2	3	3	4	1	0	0	0	0	0	0	0	0	
OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD:c4	35439566	42083	47	7093	8365	290428	504	30555	2949	3203	3164	2481	2677	0	0	0	0	0	0	0	0	
----------
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD	35654935	15225	524	64966	21518	45919	19936	11716	19857	29410	19863	10958	21236	0	0	0	0	0	0	0	0	
OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO	35654935	5445	216	8942	1098	6584	1372	1085	1443	1301	1240	1157	1365	0	0	0	0	0	0	0	0	
TOPDOWN.BACKEND_BOUND_SLOTS	35654935	931068	7716	294798	15228	154638	14094	47934	13776	46812	13422	47496	14100	0	0	0	0	0	0	0	0	
TOPDOWN.MEMORY_BOUND_SLOTS	35654935	146862	1602	80484	5934	55770	5202	8472	4980	7974	4926	8190	5166	0	0	0	0	0	0	0	0	
UOPS_EXECUTED.THREAD	35654935	102970	4687	130983	8508	44227	8444	11581	8679	11797	8566	11889	8438	0	0	0	0	0	0	0	0	
UOPS_EXECUTED.X87	35654935	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
UOPS_RETIRED.SLOTS	35654935	103087	4860	111022	7428	36780	7428	9718	7380	9775	7349	9729	7294	0	0	0	0	0	0	0	0	
----------
XQ.FULL_CYCLES	35303197	19	0	326	0	117	48	51	27	0	0	20	20	0	0	0	0	0	0	0	0	
==========
0.159s real
cpu 0:    0.000s user     0.010s system     0.160s idle
cpu 1:    0.000s user     0.000s system     0.160s idle
cpu 2:    0.000s user     0.000s system     0.160s idle
cpu 3:    0.000s user     0.000s system     0.160s idle
cpu 4:    0.000s user     0.000s system     0.150s idle
cpu 5:    0.000s user     0.000s system     0.160s idle
cpu 6:    0.000s user     0.000s system     0.160s idle
cpu 7:    0.000s user     0.000s system     0.160s idle
cpu 8:    0.000s user     0.000s system     0.160s idle
cpu 9:    0.000s user     0.000s system     0.160s idle
cpu 10:    0.000s user     0.000s system     0.160s idle
cpu 11:    0.000s user     0.000s system     0.160s idle
cpu 12:    0.000s user     0.000s system     0.160s idle
cpu 13:    0.000s user     0.000s system     0.160s idle
cpu 14:    0.000s user     0.000s system     0.150s idle
cpu 15:    0.000s user     0.010s system     0.150s idle
cpu 16:    0.010s user     0.000s system     0.150s idle
cpu 17:    0.000s user     0.010s system     0.150s idle
cpu 18:    0.000s user     0.000s system     0.150s idle
cpu 19:    0.000s user     0.000s system     0.150s idle
