AWIN_DDMA_CTL_REG,VAR_0
AWIN_DDMA_REG,FUNC_0
AWIN_DMA_IRQ_EN_REG,VAR_1
AWIN_DMA_IRQ_PEND_STA_REG,VAR_2
AWIN_NDMA_CTL_REG,VAR_3
AWIN_NDMA_REG,FUNC_1
CH_DDMA,VAR_4
CH_NDMA,VAR_5
DDMA_CHANNELS,VAR_6
DMACH_WRITE,FUNC_2
DMA_WRITE,FUNC_3
ENXIO,VAR_7
INTR_MPSAFE,VAR_8
INTR_TYPE_MISC,VAR_9
MTX_SPIN,VAR_10
NDMA_CHANNELS,VAR_11
OF_device_register_xref,FUNC_4
OF_xref_from_node,FUNC_5
a10dmac_intr,VAR_12
a10dmac_spec,VAR_13
bus_alloc_resources,FUNC_6
bus_release_resources,FUNC_7
bus_setup_intr,FUNC_8
clk_enable,FUNC_9
clk_get_by_ofw_index,FUNC_10
device_get_softc,FUNC_11
device_printf,FUNC_12
mtx_destroy,FUNC_13
mtx_init,FUNC_14
ofw_bus_get_node,FUNC_15
a10dmac_attach,FUNC_16
dev,VAR_14
sc,VAR_15
index,VAR_16
clk,VAR_17
error,VAR_18
