digraph "CFG for '_Z29RBMInputForwardAndStoreKernelPfS_S_S_bi' function" {
	label="CFG for '_Z29RBMInputForwardAndStoreKernelPfS_S_S_bi' function";

	Node0x4aaa780 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = udiv i32 %14, %11\l  %18 = mul i32 %17, %11\l  %19 = icmp ugt i32 %14, %18\l  %20 = zext i1 %19 to i32\l  %21 = add i32 %17, %20\l  %22 = mul i32 %21, %16\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %24 = add i32 %22, %15\l  %25 = mul i32 %24, %11\l  %26 = add i32 %25, %23\l  %27 = icmp slt i32 %26, %5\l  br i1 %27, label %28, label %40\l|{<s0>T|<s1>F}}"];
	Node0x4aaa780:s0 -> Node0x4aacfd0;
	Node0x4aaa780:s1 -> Node0x4aad060;
	Node0x4aacfd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%28:\l28:                                               \l  %29 = sext i32 %26 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  br i1 %4, label %32, label %36\l|{<s0>T|<s1>F}}"];
	Node0x4aacfd0:s0 -> Node0x4aadab0;
	Node0x4aacfd0:s1 -> Node0x4aadb40;
	Node0x4aadab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%32:\l32:                                               \l  %33 = getelementptr inbounds float, float addrspace(1)* %2, i64 %29\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !16,\l... !amdgpu.noclobber !5\l  %35 = fadd contract float %31, %34\l  br label %36\l}"];
	Node0x4aadab0 -> Node0x4aadb40;
	Node0x4aadb40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%36:\l36:                                               \l  %37 = phi float [ %35, %32 ], [ %31, %28 ]\l  %38 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  store float %37, float addrspace(1)* %38, align 4, !tbaa !16\l  %39 = getelementptr inbounds float, float addrspace(1)* %3, i64 %29\l  store float %37, float addrspace(1)* %39, align 4, !tbaa !16\l  br label %40\l}"];
	Node0x4aadb40 -> Node0x4aad060;
	Node0x4aad060 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
