#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
<<<<<<< HEAD
S_0x145e08370 .scope module, "PC_testbench" "PC_testbench" 2 12;
 .timescale 0 0;
v0x145e1a940_0 .var "nextAddress", 31 0;
v0x145e1aa00_0 .net "readAddress", 31 0, v0x145e1a880_0;  1 drivers
S_0x145e074a0 .scope module, "DUT" "PC" 2 16, 2 2 0, S_0x145e08370;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "nextAddress";
    .port_info 1 /OUTPUT 32 "readAddress";
v0x145e07610_0 .net "nextAddress", 31 0, v0x145e1a940_0;  1 drivers
v0x145e1a880_0 .var "readAddress", 31 0;
E_0x145e08db0 .event anyedge, v0x145e07610_0;
    .scope S_0x145e074a0;
T_0 ;
    %wait E_0x145e08db0;
    %load/vec4 v0x145e07610_0;
    %store/vec4 v0x145e1a880_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x145e08370;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x145e1a940_0, 0, 32;
    %delay 1, 0;
    %vpi_call 2 24 "$display", "Next Address = %d Read Address = %d", v0x145e1a940_0, v0x145e1aa00_0 {0 0 0};
    %end;
    .thread T_1;
=======
S_0x130708b70 .scope module, "MemTestbench" "MemTestbench" 2 31;
 .timescale 0 0;
v0x130720640_0 .var "Address", 31 0;
v0x1307206f0_0 .var "DataIn", 31 0;
v0x130720780_0 .net "DataOut", 31 0, v0x130720190_0;  1 drivers
v0x130720850_0 .var "ReadEnable", 0 0;
v0x130720900_0 .var "WriteEnable", 0 0;
v0x1307209d0_0 .var "clk", 0 0;
S_0x1307057c0 .scope module, "inst" "DataMemory" 2 40, 2 1 0, S_0x130708b70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 1 "ReadEnable";
    .port_info 4 /INPUT 1 "WriteEnable";
    .port_info 5 /INPUT 1 "clk";
v0x1307059c0_0 .net "Address", 31 0, v0x130720640_0;  1 drivers
v0x1307200f0_0 .net "DataIn", 31 0, v0x1307206f0_0;  1 drivers
v0x130720190_0 .var "DataOut", 31 0;
v0x130720240 .array "MemArray", 255 0, 31 0;
v0x1307202e0_0 .net "ReadEnable", 0 0, v0x130720850_0;  1 drivers
v0x1307203c0_0 .net "WriteEnable", 0 0, v0x130720900_0;  1 drivers
v0x130720460_0 .net "clk", 0 0, v0x1307209d0_0;  1 drivers
v0x130720500_0 .var/i "i", 31 0;
E_0x130708e90 .event posedge, v0x130720460_0;
    .scope S_0x1307057c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130720190_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130720500_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x130720500_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x130720500_0;
    %ix/getv/s 4, v0x130720500_0;
    %store/vec4a v0x130720240, 4, 0;
    %load/vec4 v0x130720500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130720500_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x1307057c0;
T_1 ;
    %wait E_0x130708e90;
    %load/vec4 v0x1307203c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x1307200f0_0;
    %ix/getv 4, v0x1307059c0_0;
    %store/vec4a v0x130720240, 4, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1307202e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %ix/getv 4, v0x1307059c0_0;
    %load/vec4a v0x130720240, 4;
    %store/vec4 v0x130720190_0, 0, 32;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x130708b70;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x1307209d0_0;
    %inv;
    %store/vec4 v0x1307209d0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x130708b70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1307209d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130720640_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130720900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130720850_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1307206f0_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x130720640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130720900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130720850_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x1307206f0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130720900_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x130720640_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130720850_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x130720780_0;
    %cmpi/ne 3735928559, 0, 32;
    %jmp/0xz  T_3.0, 6;
    %vpi_call 2 76 "$display", "Test failed: Expected 0xDEADBEEF, got 0x%h", v0x130720780_0 {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 2 78 "$display", "Test passed: Read 0x%h from address 10", v0x130720780_0 {0 0 0};
T_3.1 ;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_3;
>>>>>>> 87b1fff (DataMem and ALU done)
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
<<<<<<< HEAD
    "PC.v";
=======
    "DataMemory.v";
>>>>>>> 87b1fff (DataMem and ALU done)
