Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/FPGA/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7587c12b0c184b55a1ad1eb39baeaffc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot InverterMainSim_func_synth xil_defaultlib.InverterMainSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'InverterMain' does not have a parameter named divisor [C:/Users/stuff/Documents/Projects/FPGA/SCRATCH/SCRATCH.srcs/sim_1/new/InverterMainSim.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2(INIT=4'b0110)
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3(INIT=8'b01111000)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.BinaryCounter
Compiling module xil_defaultlib.ClockDivider
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.InverterMain
Compiling module xil_defaultlib.InverterMainSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot InverterMainSim_func_synth
