;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 0, 332
	CMP #48, -33
	CMP 0, 332
	ADD @1, 0
	SUB #12, @201
	SUB <0, @2
	SUB @127, 106
	SUB @127, 306
	CMP 210, 32
	SUB #-68, -233
	MOV -7, <-20
	JMN 0, -33
	CMP <0, @2
	ADD @0, @2
	MOV -1, <-20
	MOV -7, <-20
	SUB 41, 107
	CMP @127, 106
	SUB #48, -33
	SLT 270, 63
	SUB 1, 22
	ADD <0, @2
	SUB 10, 0
	ADD <0, @2
	ADD 210, 32
	SUB 21, 101
	DJN -7, @-20
	ADD <-30, 9
	SUB 21, 101
	DJN -7, @-20
	SLT -1, <0
	SPL -100, -320
	ADD <308, @90
	ADD <-30, 9
	ADD <0, @2
	DAT #21, #101
	JMP -7, @-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
