verilog xil_defaultlib --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/sim/bd_a967.v" \

sv xil_defaultlib --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_a967_s00a2s_0.sv" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_a967_m00s2a_0.sv" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_a967_m00e_0.sv" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_a967_sarn_0.sv" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_a967_srn_0.sv" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_a967_s00mmu_0.sv" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_a967_s00tr_0.sv" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_a967_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/d5d3/hdl/verilog" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/571c/hdl/verilog" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl" --include "../../../../180309_m3withupdatedInterrupt.srcs/sources_1/bd/dma_design_1/ipshared/e0a2/hdl" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_a967_one_0.v" \
"../../../bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/sim/dma_design_1_processing_system7_0_0.v" \
"../../../bd/dma_design_1/ip/dma_design_1_v_axi4s_vid_out_0_0/sim/dma_design_1_v_axi4s_vid_out_0_0.v" \
"../../../bd/dma_design_1/ip/dma_design_1_vga_logic_0_0/sim/dma_design_1_vga_logic_0_0.v" \
"../../../bd/dma_design_1/ip/dma_design_1_xlconcat_0_0/sim/dma_design_1_xlconcat_0_0.v" \
"../../../bd/dma_design_1/ip/dma_design_1_xlconstant_0_0/sim/dma_design_1_xlconstant_0_0.v" \
"../../../bd/dma_design_1/ip/dma_design_1_xbar_0/sim/dma_design_1_xbar_0.v" \
"../../../bd/dma_design_1/ip/dma_design_1_auto_pc_0/sim/dma_design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
