<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file lab8_impl1.ncd.
Design name: dianya
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Lattice Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed Dec 13 18:30:50 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab8_impl1.twr -gui lab8_impl1.ncd lab8_impl1.prf 
Design file:     lab8_impl1.ncd
Preference file: lab8_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "clk_in_c" 51.274000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   0.394MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "ctrlword_595_3_13" 40.174000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   0.804MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "ADC_work/clk_divided" 235.294000 MHz (1257 errors)</FONT></A></LI>
</FONT>            1538 items scored, 1257 timing errors detected.
Warning:  74.195MHz is the maximum frequency for this preference.

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_in_c" 51.274000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 67.354ns (weighted slack = -2521.315ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.361ns  (31.3% logic, 68.7% route), 39 logic levels.

 Constraint Details:

     62.361ns physical path delay ADC_work/SLICE_852 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.354ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     0.348      R7C21B.F1 to      R7C21D.D0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21D.D0 to      R7C21D.F0 BCD_transform/SLICE_809
ROUTE         4     1.411      R7C21D.F0 to      R7C20A.A0 BCD_transform/n43089
CTOF_DEL    ---     0.495      R7C20A.A0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.361   (31.3% logic, 68.7% route), 39 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.353ns (weighted slack = -2521.277ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.360ns  (31.3% logic, 68.7% route), 39 logic levels.

 Constraint Details:

     62.360ns physical path delay ADC_work/SLICE_852 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.353ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.048      R7C21B.F1 to      R7C20A.B1 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C20A.B1 to      R7C20A.F1 BCD_transform/SLICE_804
ROUTE         3     0.710      R7C20A.F1 to      R7C20A.B0 BCD_transform/n43090
CTOF_DEL    ---     0.495      R7C20A.B0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.360   (31.3% logic, 68.7% route), 39 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.339ns (weighted slack = -2520.753ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.346ns  (30.5% logic, 69.5% route), 37 logic levels.

 Constraint Details:

     62.346ns physical path delay SLICE_224 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.339ns

 Physical Path Details:

      Data path SLICE_224 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     2.945     R12C14D.Q0 to      R7C23C.A1 voltage_code_5
C1TOFCO_DE  ---     0.889      R7C23C.A1 to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     0.348      R7C21B.F1 to      R7C21D.D0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21D.D0 to      R7C21D.F0 BCD_transform/SLICE_809
ROUTE         4     1.411      R7C21D.F0 to      R7C20A.A0 BCD_transform/n43089
CTOF_DEL    ---     0.495      R7C20A.A0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.346   (30.5% logic, 69.5% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.338ns (weighted slack = -2520.716ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.345ns  (30.5% logic, 69.5% route), 37 logic levels.

 Constraint Details:

     62.345ns physical path delay SLICE_224 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.338ns

 Physical Path Details:

      Data path SLICE_224 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     2.945     R12C14D.Q0 to      R7C23C.A1 voltage_code_5
C1TOFCO_DE  ---     0.889      R7C23C.A1 to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.048      R7C21B.F1 to      R7C20A.B1 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C20A.B1 to      R7C20A.F1 BCD_transform/SLICE_804
ROUTE         3     0.710      R7C20A.F1 to      R7C20A.B0 BCD_transform/n43090
CTOF_DEL    ---     0.495      R7C20A.B0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.345   (30.5% logic, 69.5% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.259ns (weighted slack = -2517.759ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.266ns  (31.3% logic, 68.7% route), 39 logic levels.

 Constraint Details:

     62.266ns physical path delay ADC_work/SLICE_852 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.259ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.458      R5C20A.F1 to      R5C21B.B0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C21B.B0 to      R5C21B.F0 SLICE_535
ROUTE         7     0.718      R5C21B.F0 to      R5C21A.B1 realv_1_1__N_326
CTOF_DEL    ---     0.495      R5C21A.B1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     0.348      R7C21B.F1 to      R7C21D.D0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21D.D0 to      R7C21D.F0 BCD_transform/SLICE_809
ROUTE         4     1.411      R7C21D.F0 to      R7C20A.A0 BCD_transform/n43089
CTOF_DEL    ---     0.495      R7C20A.A0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.266   (31.3% logic, 68.7% route), 39 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.258ns (weighted slack = -2517.721ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.265ns  (31.3% logic, 68.7% route), 39 logic levels.

 Constraint Details:

     62.265ns physical path delay ADC_work/SLICE_852 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.258ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.458      R5C20A.F1 to      R5C21B.B0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C21B.B0 to      R5C21B.F0 SLICE_535
ROUTE         7     0.718      R5C21B.F0 to      R5C21A.B1 realv_1_1__N_326
CTOF_DEL    ---     0.495      R5C21A.B1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.048      R7C21B.F1 to      R7C20A.B1 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C20A.B1 to      R7C20A.F1 BCD_transform/SLICE_804
ROUTE         3     0.710      R7C20A.F1 to      R7C20A.B0 BCD_transform/n43090
CTOF_DEL    ---     0.495      R7C20A.B0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.265   (31.3% logic, 68.7% route), 39 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.244ns (weighted slack = -2517.197ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.251ns  (30.6% logic, 69.4% route), 37 logic levels.

 Constraint Details:

     62.251ns physical path delay SLICE_224 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.244ns

 Physical Path Details:

      Data path SLICE_224 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     2.945     R12C14D.Q0 to      R7C23C.A1 voltage_code_5
C1TOFCO_DE  ---     0.889      R7C23C.A1 to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.458      R5C20A.F1 to      R5C21B.B0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C21B.B0 to      R5C21B.F0 SLICE_535
ROUTE         7     0.718      R5C21B.F0 to      R5C21A.B1 realv_1_1__N_326
CTOF_DEL    ---     0.495      R5C21A.B1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     0.348      R7C21B.F1 to      R7C21D.D0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21D.D0 to      R7C21D.F0 BCD_transform/SLICE_809
ROUTE         4     1.411      R7C21D.F0 to      R7C20A.A0 BCD_transform/n43089
CTOF_DEL    ---     0.495      R7C20A.A0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.251   (30.6% logic, 69.4% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.243ns (weighted slack = -2517.160ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.250ns  (30.6% logic, 69.4% route), 37 logic levels.

 Constraint Details:

     62.250ns physical path delay SLICE_224 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.243ns

 Physical Path Details:

      Data path SLICE_224 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     2.945     R12C14D.Q0 to      R7C23C.A1 voltage_code_5
C1TOFCO_DE  ---     0.889      R7C23C.A1 to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.458      R5C20A.F1 to      R5C21B.B0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C21B.B0 to      R5C21B.F0 SLICE_535
ROUTE         7     0.718      R5C21B.F0 to      R5C21A.B1 realv_1_1__N_326
CTOF_DEL    ---     0.495      R5C21A.B1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.048      R7C21B.F1 to      R7C20A.B1 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C20A.B1 to      R7C20A.F1 BCD_transform/SLICE_804
ROUTE         3     0.710      R7C20A.F1 to      R7C20A.B0 BCD_transform/n43090
CTOF_DEL    ---     0.495      R7C20A.B0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.250   (30.6% logic, 69.4% route), 37 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.233ns (weighted slack = -2516.785ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.240ns  (31.3% logic, 68.7% route), 39 logic levels.

 Constraint Details:

     62.240ns physical path delay ADC_work/SLICE_852 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.233ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     1.981      R7C24A.F0 to      R5C23C.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C23C.B1 to      R5C23C.F1 BCD_transform/SLICE_763
ROUTE         8     1.069      R5C23C.F1 to      R5C22C.B0 BCD_transform/realv_1_1__N_297
CTOF_DEL    ---     0.495      R5C22C.B0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     0.348      R7C21B.F1 to      R7C21D.D0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21D.D0 to      R7C21D.F0 BCD_transform/SLICE_809
ROUTE         4     1.411      R7C21D.F0 to      R7C20A.A0 BCD_transform/n43089
CTOF_DEL    ---     0.495      R7C20A.A0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.240   (31.3% logic, 68.7% route), 39 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.


Error: The following path exceeds requirements by 67.232ns (weighted slack = -2516.748ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        LCDdisplay/data_reg_i0_i5  (to clk_in_c +)

   Delay:              62.239ns  (31.3% logic, 68.7% route), 39 logic levels.

 Constraint Details:

     62.239ns physical path delay ADC_work/SLICE_852 to LCDdisplay/SLICE_161 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 19.503ns)
      0.521ns delay constraint less
      5.348ns skew and
      0.166ns DIN_SET requirement (totaling -4.993ns) by 67.232ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     1.981      R7C24A.F0 to      R5C23C.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C23C.B1 to      R5C23C.F1 BCD_transform/SLICE_763
ROUTE         8     1.069      R5C23C.F1 to      R5C22C.B0 BCD_transform/realv_1_1__N_297
CTOF_DEL    ---     0.495      R5C22C.B0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.048      R7C21B.F1 to      R7C20A.B1 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C20A.B1 to      R7C20A.F1 BCD_transform/SLICE_804
ROUTE         3     0.710      R7C20A.F1 to      R7C20A.B0 BCD_transform/n43090
CTOF_DEL    ---     0.495      R7C20A.B0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     0.710      R7C20D.F1 to      R7C20C.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R7C20C.B0 to      R7C20C.F0 BCD_transform/SLICE_798
ROUTE         5     3.385      R7C20C.F0 to     R10C23D.C0 BCD_transform/realv_1_0__N_473
CTOF_DEL    ---     0.495     R10C23D.C0 to     R10C23D.F0 BCD_transform/SLICE_788
ROUTE        13     1.788     R10C23D.F0 to     R14C21C.C1 BCD_transform/realv_2_0__N_502
CTOF_DEL    ---     0.495     R14C21C.C1 to     R14C21C.F1 SLICE_538
ROUTE        53     2.761     R14C21C.F1 to     R19C21A.A0 n43026
CTOF_DEL    ---     0.495     R19C21A.A0 to     R19C21A.F0 LCDdisplay/SLICE_716
ROUTE         1     0.656     R19C21A.F0 to     R19C21A.A1 LCDdisplay/n9155
CTOF_DEL    ---     0.495     R19C21A.A1 to     R19C21A.F1 LCDdisplay/SLICE_716
ROUTE         2     1.013     R19C21A.F1 to     R19C21D.B0 LCDdisplay/n9156
CTOOFX_DEL  ---     0.721     R19C21D.B0 to   R19C21D.OFX0 LCDdisplay/SLICE_243
ROUTE         1     0.000   R19C21D.OFX0 to    R19C21C.FXA LCDdisplay/n42527
FXTOOFX_DE  ---     0.241    R19C21C.FXA to   R19C21C.OFX1 LCDdisplay/i39367/SLICE_390
ROUTE         1     0.623   R19C21C.OFX1 to     R18C21A.D0 LCDdisplay/n42528
CTOF_DEL    ---     0.495     R18C21A.D0 to     R18C21A.F0 LCDdisplay/SLICE_711
ROUTE         2     1.969     R18C21A.F0 to     R18C18B.B0 LCDdisplay/n2243
CTOOFX_DEL  ---     0.721     R18C18B.B0 to   R18C18B.OFX0 LCDdisplay/i38130/SLICE_306
ROUTE         1     0.000   R18C18B.OFX0 to    R18C18A.FXA LCDdisplay/n41106
FXTOOFX_DE  ---     0.241    R18C18A.FXA to   R18C18A.OFX1 LCDdisplay/i38131/SLICE_310
ROUTE         1     0.958   R18C18A.OFX1 to     R17C16C.D0 LCDdisplay/n41108
CTOOFX_DEL  ---     0.721     R17C16C.D0 to   R17C16C.OFX0 LCDdisplay/i40015/SLICE_383
ROUTE         1     1.023   R17C16C.OFX0 to     R15C16D.B1 LCDdisplay/n44011
CTOOFX_DEL  ---     0.721     R15C16D.B1 to   R15C16D.OFX0 LCDdisplay/i40017/SLICE_382
ROUTE         2     0.758   R15C16D.OFX0 to     R15C15C.C1 LCDdisplay/n44014
CTOF_DEL    ---     0.495     R15C15C.C1 to     R15C15C.F1 LCDdisplay/SLICE_605
ROUTE         1     0.436     R15C15C.F1 to     R15C15C.C0 LCDdisplay/n127
CTOF_DEL    ---     0.495     R15C15C.C0 to     R15C15C.F0 LCDdisplay/SLICE_605
ROUTE         3     0.775     R15C15C.F0 to     R13C15C.C1 LCDdisplay/n43009
CTOF_DEL    ---     0.495     R13C15C.C1 to     R13C15C.F1 SLICE_888
ROUTE         2     2.041     R13C15C.F1 to     R17C12D.B1 LCDdisplay/n3724
CTOOFX_DEL  ---     0.721     R17C12D.B1 to   R17C12D.OFX0 LCDdisplay/SLICE_161
ROUTE         1     0.000   R17C12D.OFX0 to    R17C12D.DI0 LCDdisplay/n2_adj_1394 (to clk_in_c)
                  --------
                   62.239   (31.3% logic, 68.7% route), 39 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to LCDdisplay/SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R17C12D.CLK clk_in_c
                  --------
                    4.176   (27.1% logic, 72.9% route), 1 logic levels.

Warning:   0.394MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "ctrlword_595_3_13" 40.174000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 44.357ns (weighted slack = -1218.691ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              42.063ns  (29.6% logic, 70.4% route), 26 logic levels.

 Constraint Details:

     42.063ns physical path delay ADC_work/SLICE_852 to SLICE_196 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      3.034ns skew and
      0.166ns DIN_SET requirement (totaling -2.294ns) by 44.357ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18A.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18A.C1 to     R12C18A.F1 BCD_transform/SLICE_782
ROUTE        12     1.955     R12C18A.F1 to     R15C19D.A0 BCD_transform/realv_1_0__N_460
CTOF_DEL    ---     0.495     R15C19D.A0 to     R15C19D.F0 SLICE_196
ROUTE        18     0.041     R15C19D.F0 to    R15C19D.DI0 n43020 (to ctrlword_595_3_13)
                  --------
                   42.063   (29.6% logic, 70.4% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     1.862     R15C13C.Q0 to    R15C19D.CLK ctrlword_595_3_13
                  --------
                    6.490   (24.4% logic, 75.6% route), 2 logic levels.


Error: The following path exceeds requirements by 44.347ns (weighted slack = -1218.417ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i4  (to ctrlword_595_3_13 -)

   Delay:              42.491ns  (29.3% logic, 70.7% route), 26 logic levels.

 Constraint Details:

     42.491ns physical path delay ADC_work/SLICE_852 to BCD_transform/SLICE_195 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      2.414ns skew and
      0.348ns M_SET requirement (totaling -1.856ns) by 44.347ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18A.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18A.C1 to     R12C18A.F1 BCD_transform/SLICE_782
ROUTE        12     1.431     R12C18A.F1 to     R12C19A.A0 BCD_transform/realv_1_0__N_460
CTOF_DEL    ---     0.495     R12C19A.A0 to     R12C19A.F0 BCD_transform/SLICE_193
ROUTE         2     0.993     R12C19A.F0 to     R12C18D.M1 BCD_transform/n43014 (to ctrlword_595_3_13)
                  --------
                   42.491   (29.3% logic, 70.7% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     2.482     R15C13C.Q0 to    R12C18D.CLK ctrlword_595_3_13
                  --------
                    7.110   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 44.342ns (weighted slack = -1218.279ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              42.048ns  (28.5% logic, 71.5% route), 24 logic levels.

 Constraint Details:

     42.048ns physical path delay SLICE_224 to SLICE_196 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      3.034ns skew and
      0.166ns DIN_SET requirement (totaling -2.294ns) by 44.342ns

 Physical Path Details:

      Data path SLICE_224 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     2.945     R12C14D.Q0 to      R7C23C.A1 voltage_code_5
C1TOFCO_DE  ---     0.889      R7C23C.A1 to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18A.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18A.C1 to     R12C18A.F1 BCD_transform/SLICE_782
ROUTE        12     1.955     R12C18A.F1 to     R15C19D.A0 BCD_transform/realv_1_0__N_460
CTOF_DEL    ---     0.495     R15C19D.A0 to     R15C19D.F0 SLICE_196
ROUTE        18     0.041     R15C19D.F0 to    R15C19D.DI0 n43020 (to ctrlword_595_3_13)
                  --------
                   42.048   (28.5% logic, 71.5% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     1.862     R15C13C.Q0 to    R15C19D.CLK ctrlword_595_3_13
                  --------
                    6.490   (24.4% logic, 75.6% route), 2 logic levels.


Error: The following path exceeds requirements by 44.332ns (weighted slack = -1218.005ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i4  (to ctrlword_595_3_13 -)

   Delay:              42.476ns  (28.2% logic, 71.8% route), 24 logic levels.

 Constraint Details:

     42.476ns physical path delay SLICE_224 to BCD_transform/SLICE_195 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      2.414ns skew and
      0.348ns M_SET requirement (totaling -1.856ns) by 44.332ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     2.945     R12C14D.Q0 to      R7C23C.A1 voltage_code_5
C1TOFCO_DE  ---     0.889      R7C23C.A1 to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18A.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18A.C1 to     R12C18A.F1 BCD_transform/SLICE_782
ROUTE        12     1.431     R12C18A.F1 to     R12C19A.A0 BCD_transform/realv_1_0__N_460
CTOF_DEL    ---     0.495     R12C19A.A0 to     R12C19A.F0 BCD_transform/SLICE_193
ROUTE         2     0.993     R12C19A.F0 to     R12C18D.M1 BCD_transform/n43014 (to ctrlword_595_3_13)
                  --------
                   42.476   (28.2% logic, 71.8% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     2.482     R15C13C.Q0 to    R12C18D.CLK ctrlword_595_3_13
                  --------
                    7.110   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 44.262ns (weighted slack = -1216.081ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              41.968ns  (29.7% logic, 70.3% route), 26 logic levels.

 Constraint Details:

     41.968ns physical path delay ADC_work/SLICE_852 to SLICE_196 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      3.034ns skew and
      0.166ns DIN_SET requirement (totaling -2.294ns) by 44.262ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.458      R5C20A.F1 to      R5C21B.B0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C21B.B0 to      R5C21B.F0 SLICE_535
ROUTE         7     0.718      R5C21B.F0 to      R5C21A.B1 realv_1_1__N_326
CTOF_DEL    ---     0.495      R5C21A.B1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18A.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18A.C1 to     R12C18A.F1 BCD_transform/SLICE_782
ROUTE        12     1.955     R12C18A.F1 to     R15C19D.A0 BCD_transform/realv_1_0__N_460
CTOF_DEL    ---     0.495     R15C19D.A0 to     R15C19D.F0 SLICE_196
ROUTE        18     0.041     R15C19D.F0 to    R15C19D.DI0 n43020 (to ctrlword_595_3_13)
                  --------
                   41.968   (29.7% logic, 70.3% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     1.862     R15C13C.Q0 to    R15C19D.CLK ctrlword_595_3_13
                  --------
                    6.490   (24.4% logic, 75.6% route), 2 logic levels.


Error: The following path exceeds requirements by 44.257ns (weighted slack = -1215.944ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              41.963ns  (29.7% logic, 70.3% route), 26 logic levels.

 Constraint Details:

     41.963ns physical path delay ADC_work/SLICE_852 to SLICE_196 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      3.034ns skew and
      0.166ns DIN_SET requirement (totaling -2.294ns) by 44.257ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18C.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18C.C1 to     R12C18C.F1 BCD_transform/SLICE_779
ROUTE        12     1.855     R12C18C.F1 to     R15C19D.B0 BCD_transform/realv_1_0__N_464
CTOF_DEL    ---     0.495     R15C19D.B0 to     R15C19D.F0 SLICE_196
ROUTE        18     0.041     R15C19D.F0 to    R15C19D.DI0 n43020 (to ctrlword_595_3_13)
                  --------
                   41.963   (29.7% logic, 70.3% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     1.862     R15C13C.Q0 to    R15C19D.CLK ctrlword_595_3_13
                  --------
                    6.490   (24.4% logic, 75.6% route), 2 logic levels.


Error: The following path exceeds requirements by 44.252ns (weighted slack = -1215.807ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i4  (to ctrlword_595_3_13 -)

   Delay:              42.396ns  (29.4% logic, 70.6% route), 26 logic levels.

 Constraint Details:

     42.396ns physical path delay ADC_work/SLICE_852 to BCD_transform/SLICE_195 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      2.414ns skew and
      0.348ns M_SET requirement (totaling -1.856ns) by 44.252ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.458      R5C20A.F1 to      R5C21B.B0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C21B.B0 to      R5C21B.F0 SLICE_535
ROUTE         7     0.718      R5C21B.F0 to      R5C21A.B1 realv_1_1__N_326
CTOF_DEL    ---     0.495      R5C21A.B1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18A.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18A.C1 to     R12C18A.F1 BCD_transform/SLICE_782
ROUTE        12     1.431     R12C18A.F1 to     R12C19A.A0 BCD_transform/realv_1_0__N_460
CTOF_DEL    ---     0.495     R12C19A.A0 to     R12C19A.F0 BCD_transform/SLICE_193
ROUTE         2     0.993     R12C19A.F0 to     R12C18D.M1 BCD_transform/n43014 (to ctrlword_595_3_13)
                  --------
                   42.396   (29.4% logic, 70.6% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     2.482     R15C13C.Q0 to    R12C18D.CLK ctrlword_595_3_13
                  --------
                    7.110   (22.3% logic, 77.7% route), 2 logic levels.


Error: The following path exceeds requirements by 44.247ns (weighted slack = -1215.669ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              41.953ns  (28.6% logic, 71.4% route), 24 logic levels.

 Constraint Details:

     41.953ns physical path delay SLICE_224 to SLICE_196 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      3.034ns skew and
      0.166ns DIN_SET requirement (totaling -2.294ns) by 44.247ns

 Physical Path Details:

      Data path SLICE_224 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     2.945     R12C14D.Q0 to      R7C23C.A1 voltage_code_5
C1TOFCO_DE  ---     0.889      R7C23C.A1 to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.458      R5C20A.F1 to      R5C21B.B0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C21B.B0 to      R5C21B.F0 SLICE_535
ROUTE         7     0.718      R5C21B.F0 to      R5C21A.B1 realv_1_1__N_326
CTOF_DEL    ---     0.495      R5C21A.B1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18A.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18A.C1 to     R12C18A.F1 BCD_transform/SLICE_782
ROUTE        12     1.955     R12C18A.F1 to     R15C19D.A0 BCD_transform/realv_1_0__N_460
CTOF_DEL    ---     0.495     R15C19D.A0 to     R15C19D.F0 SLICE_196
ROUTE        18     0.041     R15C19D.F0 to    R15C19D.DI0 n43020 (to ctrlword_595_3_13)
                  --------
                   41.953   (28.6% logic, 71.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     1.862     R15C13C.Q0 to    R15C19D.CLK ctrlword_595_3_13
                  --------
                    6.490   (24.4% logic, 75.6% route), 2 logic levels.


Error: The following path exceeds requirements by 44.242ns (weighted slack = -1215.532ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              41.948ns  (28.6% logic, 71.4% route), 24 logic levels.

 Constraint Details:

     41.948ns physical path delay SLICE_224 to SLICE_196 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      3.034ns skew and
      0.166ns DIN_SET requirement (totaling -2.294ns) by 44.242ns

 Physical Path Details:

      Data path SLICE_224 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     2.945     R12C14D.Q0 to      R7C23C.A1 voltage_code_5
C1TOFCO_DE  ---     0.889      R7C23C.A1 to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     1.037      R7C21B.F1 to      R7C21B.B0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21B.B0 to      R7C21B.F0 BCD_transform/SLICE_456
ROUTE         5     1.040      R7C21B.F0 to      R9C21C.B0 BCD_transform/realv_1_1__N_367
CTOF_DEL    ---     0.495      R9C21C.B0 to      R9C21C.F0 SLICE_212
ROUTE         1     1.157      R9C21C.F0 to      R6C20A.D1 BCD_transform/n4_adj_1334
CTOF_DEL    ---     0.495      R6C20A.D1 to      R6C20A.F1 BCD_transform/SLICE_803
ROUTE         1     1.299      R6C20A.F1 to      R7C19B.A1 BCD_transform/n43080
CTOF_DEL    ---     0.495      R7C19B.A1 to      R7C19B.F1 BCD_transform/SLICE_452
ROUTE         6     1.889      R7C19B.F1 to     R12C18C.C1 BCD_transform/realv_1_1__N_429
CTOF_DEL    ---     0.495     R12C18C.C1 to     R12C18C.F1 BCD_transform/SLICE_779
ROUTE        12     1.855     R12C18C.F1 to     R15C19D.B0 BCD_transform/realv_1_0__N_464
CTOF_DEL    ---     0.495     R15C19D.B0 to     R15C19D.F0 SLICE_196
ROUTE        18     0.041     R15C19D.F0 to    R15C19D.DI0 n43020 (to ctrlword_595_3_13)
                  --------
                   41.948   (28.6% logic, 71.4% route), 24 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     1.862     R15C13C.Q0 to    R15C19D.CLK ctrlword_595_3_13
                  --------
                    6.490   (24.4% logic, 75.6% route), 2 logic levels.


Error: The following path exceeds requirements by 44.240ns (weighted slack = -1215.477ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i8  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i6  (to ctrlword_595_3_13 -)

   Delay:              41.946ns  (29.7% logic, 70.3% route), 26 logic levels.

 Constraint Details:

     41.946ns physical path delay ADC_work/SLICE_852 to SLICE_196 exceeds
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
      0.906ns delay constraint less
      3.034ns skew and
      0.166ns DIN_SET requirement (totaling -2.294ns) by 44.240ns

 Physical Path Details:

      Data path ADC_work/SLICE_852 to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R9C10B.CLK to      R9C10B.Q0 ADC_work/SLICE_852 (from ADC_work/clk_divided)
ROUTE        17     2.502      R9C10B.Q0 to      R7C23A.B0 ADC_level_7
C0TOFCO_DE  ---     1.023      R7C23A.B0 to     R7C23A.FCO BCD_transform/SLICE_89
ROUTE         1     0.000     R7C23A.FCO to     R7C23B.FCI BCD_transform/n37768
FCITOFCO_D  ---     0.162     R7C23B.FCI to     R7C23B.FCO BCD_transform/SLICE_88
ROUTE         1     0.000     R7C23B.FCO to     R7C23C.FCI BCD_transform/n37769
FCITOFCO_D  ---     0.162     R7C23C.FCI to     R7C23C.FCO BCD_transform/SLICE_92
ROUTE         1     0.000     R7C23C.FCO to     R7C23D.FCI BCD_transform/n37770
FCITOFCO_D  ---     0.162     R7C23D.FCI to     R7C23D.FCO BCD_transform/SLICE_91
ROUTE         1     0.000     R7C23D.FCO to     R7C24A.FCI BCD_transform/n37771
FCITOF0_DE  ---     0.585     R7C24A.FCI to      R7C24A.F0 BCD_transform/SLICE_90
ROUTE        10     2.400      R7C24A.F0 to      R5C22D.B1 voltage_code_15
CTOF_DEL    ---     0.495      R5C22D.B1 to      R5C22D.F1 BCD_transform/SLICE_776
ROUTE         3     0.771      R5C22D.F1 to      R5C22C.C0 BCD_transform/n43183
CTOF_DEL    ---     0.495      R5C22C.C0 to      R5C22C.F0 BCD_transform/SLICE_451
ROUTE         5     1.001      R5C22C.F0 to      R4C23A.D1 BCD_transform/n44496
CTOF_DEL    ---     0.495      R4C23A.D1 to      R4C23A.F1 BCD_transform/SLICE_518
ROUTE        10     1.777      R4C23A.F1 to      R5C23D.A0 BCD_transform/realv_1_1__N_317
CTOF_DEL    ---     0.495      R5C23D.A0 to      R5C23D.F0 BCD_transform/SLICE_764
ROUTE         9     2.419      R5C23D.F0 to      R5C21D.B0 n43145
CTOF_DEL    ---     0.495      R5C21D.B0 to      R5C21D.F0 SLICE_773
ROUTE         1     0.744      R5C21D.F0 to      R5C20A.C1 BCD_transform/n32_adj_1305
CTOF_DEL    ---     0.495      R5C20A.C1 to      R5C20A.F1 BCD_transform/SLICE_512
ROUTE         8     1.498      R5C20A.F1 to      R5C23A.D0 n23_adj_1611
CTOF_DEL    ---     0.495      R5C23A.D0 to      R5C23A.F0 BCD_transform/SLICE_758
ROUTE         2     0.773      R5C23A.F0 to      R5C21A.C1 BCD_transform/n43133
CTOF_DEL    ---     0.495      R5C21A.C1 to      R5C21A.F1 BCD_transform/SLICE_453
ROUTE         6     1.986      R5C21A.F1 to      R6C22D.B1 BCD_transform/n6692
CTOF_DEL    ---     0.495      R6C22D.B1 to      R6C22D.F1 BCD_transform/SLICE_762
ROUTE         4     1.407      R6C22D.F1 to      R6C21B.A0 BCD_transform/n43127
CTOF_DEL    ---     0.495      R6C21B.A0 to      R6C21B.F0 BCD_transform/SLICE_767
ROUTE         9     1.065      R6C21B.F0 to      R6C19D.B1 n43111
CTOF_DEL    ---     0.495      R6C19D.B1 to      R6C19D.F1 SLICE_508
ROUTE         1     0.656      R6C19D.F1 to      R6C20B.A1 BCD_transform/n32
CTOF_DEL    ---     0.495      R6C20B.A1 to      R6C20B.F1 BCD_transform/SLICE_513
ROUTE         8     1.482      R6C20B.F1 to      R7C21A.B0 n23
CTOF_DEL    ---     0.495      R7C21A.B0 to      R7C21A.F0 SLICE_536
ROUTE         6     0.718      R7C21A.F0 to      R7C21B.B1 realv_1_1__N_372
CTOF_DEL    ---     0.495      R7C21B.B1 to      R7C21B.F1 BCD_transform/SLICE_456
ROUTE         6     0.348      R7C21B.F1 to      R7C21D.D0 BCD_transform/n6703
CTOF_DEL    ---     0.495      R7C21D.D0 to      R7C21D.F0 BCD_transform/SLICE_809
ROUTE         4     1.411      R7C21D.F0 to      R7C20A.A0 BCD_transform/n43089
CTOF_DEL    ---     0.495      R7C20A.A0 to      R7C20A.F0 BCD_transform/SLICE_804
ROUTE         1     1.004      R7C20A.F0 to      R7C20D.B1 BCD_transform/n43085
CTOF_DEL    ---     0.495      R7C20D.B1 to      R7C20D.F1 BCD_transform/SLICE_796
ROUTE         4     1.474      R7C20D.F1 to      R8C21A.B0 BCD_transform/realv_1_1__N_438
CTOF_DEL    ---     0.495      R8C21A.B0 to      R8C21A.F0 BCD_transform/SLICE_795
ROUTE         7     2.068      R8C21A.F0 to     R12C18A.D1 BCD_transform/realv_1_1__N_433
CTOF_DEL    ---     0.495     R12C18A.D1 to     R12C18A.F1 BCD_transform/SLICE_782
ROUTE        12     1.955     R12C18A.F1 to     R15C19D.A0 BCD_transform/realv_1_0__N_460
CTOF_DEL    ---     0.495     R15C19D.A0 to     R15C19D.F0 SLICE_196
ROUTE        18     0.041     R15C19D.F0 to    R15C19D.DI0 n43020 (to ctrlword_595_3_13)
                  --------
                   41.946   (29.7% logic, 70.3% route), 26 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to ADC_work/SLICE_852:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.452     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     4.896      R2C16D.Q0 to     R9C10B.CLK ADC_work/clk_divided
                  --------
                    9.524   (16.6% logic, 83.4% route), 2 logic levels.

      Destination Clock Path clk_in to SLICE_196:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.132         C1.PAD to       C1.PADDI clk_in
ROUTE       155     3.044       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     1.862     R15C13C.Q0 to    R15C19D.CLK ctrlword_595_3_13
                  --------
                    6.490   (24.4% logic, 75.6% route), 2 logic levels.

Warning:   0.804MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "ADC_work/clk_divided" 235.294000 MHz ;
            1538 items scored, 1257 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 9.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              13.312ns  (31.9% logic, 68.1% route), 8 logic levels.

 Constraint Details:

     13.312ns physical path delay ADC_work/SLICE_103 to SLICE_219 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.084ns) by 9.228ns

 Physical Path Details:

      Data path ADC_work/SLICE_103 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9B.CLK to       R6C9B.Q1 ADC_work/SLICE_103 (from ADC_work/clk_divided)
ROUTE         9     1.458       R6C9B.Q1 to      R7C10D.A0 ADC_work/cnt_1
CTOF_DEL    ---     0.495      R7C10D.A0 to      R7C10D.F0 ADC_work/SLICE_740
ROUTE         4     0.995      R7C10D.F0 to      R6C10A.A0 ADC_work/n43334
CTOF_DEL    ---     0.495      R6C10A.A0 to      R6C10A.F0 ADC_work/SLICE_450
ROUTE        16     2.317      R6C10A.F0 to      R7C10A.A1 n44470
CTOF_DEL    ---     0.495      R7C10A.A1 to      R7C10A.F1 ADC_work/SLICE_915
ROUTE         2     0.907      R7C10A.F1 to       R6C9A.M0 ADC_work/n176
MTOOFX_DEL  ---     0.376       R6C9A.M0 to     R6C9A.OFX0 ADC_work/i38999/SLICE_419
ROUTE         1     0.986     R6C9A.OFX0 to       R7C9C.A1 ADC_work/sda_out_N_177
CTOOFX_DEL  ---     0.721       R7C9C.A1 to     R7C9C.OFX0 ADC_work/i39345/SLICE_423
ROUTE         1     1.413     R7C9C.OFX0 to      R8C11A.A0 ADC_work/n42498
CTOOFX_DEL  ---     0.721      R8C11A.A0 to    R8C11A.OFX0 ADC_work/i39347/SLICE_422
ROUTE         1     0.986    R8C11A.OFX0 to      R6C11C.A0 ADC_work/n42500
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_219
ROUTE         1     0.000      R6C11C.F0 to     R6C11C.DI0 ADC_work/n42501 (to ADC_work/clk_divided)
                  --------
                   13.312   (31.9% logic, 68.1% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to      R6C9B.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C11C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              12.885ns  (33.0% logic, 67.0% route), 8 logic levels.

 Constraint Details:

     12.885ns physical path delay ADC_work/SLICE_103 to SLICE_219 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.084ns) by 8.801ns

 Physical Path Details:

      Data path ADC_work/SLICE_103 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9B.CLK to       R6C9B.Q0 ADC_work/SLICE_103 (from ADC_work/clk_divided)
ROUTE        12     1.031       R6C9B.Q0 to      R7C10D.D0 ADC_work/cnt_0
CTOF_DEL    ---     0.495      R7C10D.D0 to      R7C10D.F0 ADC_work/SLICE_740
ROUTE         4     0.995      R7C10D.F0 to      R6C10A.A0 ADC_work/n43334
CTOF_DEL    ---     0.495      R6C10A.A0 to      R6C10A.F0 ADC_work/SLICE_450
ROUTE        16     2.317      R6C10A.F0 to      R7C10A.A1 n44470
CTOF_DEL    ---     0.495      R7C10A.A1 to      R7C10A.F1 ADC_work/SLICE_915
ROUTE         2     0.907      R7C10A.F1 to       R6C9A.M0 ADC_work/n176
MTOOFX_DEL  ---     0.376       R6C9A.M0 to     R6C9A.OFX0 ADC_work/i38999/SLICE_419
ROUTE         1     0.986     R6C9A.OFX0 to       R7C9C.A1 ADC_work/sda_out_N_177
CTOOFX_DEL  ---     0.721       R7C9C.A1 to     R7C9C.OFX0 ADC_work/i39345/SLICE_423
ROUTE         1     1.413     R7C9C.OFX0 to      R8C11A.A0 ADC_work/n42498
CTOOFX_DEL  ---     0.721      R8C11A.A0 to    R8C11A.OFX0 ADC_work/i39347/SLICE_422
ROUTE         1     0.986    R8C11A.OFX0 to      R6C11C.A0 ADC_work/n42500
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_219
ROUTE         1     0.000      R6C11C.F0 to     R6C11C.DI0 ADC_work/n42501 (to ADC_work/clk_divided)
                  --------
                   12.885   (33.0% logic, 67.0% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to      R6C9B.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C11C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.674ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i3  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              12.758ns  (29.4% logic, 70.6% route), 7 logic levels.

 Constraint Details:

     12.758ns physical path delay ADC_work/SLICE_114 to SLICE_219 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.084ns) by 8.674ns

 Physical Path Details:

      Data path ADC_work/SLICE_114 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R8C8D.CLK to       R8C8D.Q0 ADC_work/SLICE_114 (from ADC_work/clk_divided)
ROUTE        11     2.394       R8C8D.Q0 to      R6C10A.B0 ADC_work/cnt_write_3
CTOF_DEL    ---     0.495      R6C10A.B0 to      R6C10A.F0 ADC_work/SLICE_450
ROUTE        16     2.317      R6C10A.F0 to      R7C10A.A1 n44470
CTOF_DEL    ---     0.495      R7C10A.A1 to      R7C10A.F1 ADC_work/SLICE_915
ROUTE         2     0.907      R7C10A.F1 to       R6C9A.M0 ADC_work/n176
MTOOFX_DEL  ---     0.376       R6C9A.M0 to     R6C9A.OFX0 ADC_work/i38999/SLICE_419
ROUTE         1     0.986     R6C9A.OFX0 to       R7C9C.A1 ADC_work/sda_out_N_177
CTOOFX_DEL  ---     0.721       R7C9C.A1 to     R7C9C.OFX0 ADC_work/i39345/SLICE_423
ROUTE         1     1.413     R7C9C.OFX0 to      R8C11A.A0 ADC_work/n42498
CTOOFX_DEL  ---     0.721      R8C11A.A0 to    R8C11A.OFX0 ADC_work/i39347/SLICE_422
ROUTE         1     0.986    R8C11A.OFX0 to      R6C11C.A0 ADC_work/n42500
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_219
ROUTE         1     0.000      R6C11C.F0 to     R6C11C.DI0 ADC_work/n42501 (to ADC_work/clk_divided)
                  --------
                   12.758   (29.4% logic, 70.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_114:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to      R8C8D.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C11C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.652ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              12.736ns  (29.5% logic, 70.5% route), 7 logic levels.

 Constraint Details:

     12.736ns physical path delay SLICE_113 to SLICE_219 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.084ns) by 8.652ns

 Physical Path Details:

      Data path SLICE_113 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C8C.CLK to       R7C8C.Q1 SLICE_113 (from ADC_work/clk_divided)
ROUTE        15     2.372       R7C8C.Q1 to      R6C10A.D0 ADC_work/cnt_write_2
CTOF_DEL    ---     0.495      R6C10A.D0 to      R6C10A.F0 ADC_work/SLICE_450
ROUTE        16     2.317      R6C10A.F0 to      R7C10A.A1 n44470
CTOF_DEL    ---     0.495      R7C10A.A1 to      R7C10A.F1 ADC_work/SLICE_915
ROUTE         2     0.907      R7C10A.F1 to       R6C9A.M0 ADC_work/n176
MTOOFX_DEL  ---     0.376       R6C9A.M0 to     R6C9A.OFX0 ADC_work/i38999/SLICE_419
ROUTE         1     0.986     R6C9A.OFX0 to       R7C9C.A1 ADC_work/sda_out_N_177
CTOOFX_DEL  ---     0.721       R7C9C.A1 to     R7C9C.OFX0 ADC_work/i39345/SLICE_423
ROUTE         1     1.413     R7C9C.OFX0 to      R8C11A.A0 ADC_work/n42498
CTOOFX_DEL  ---     0.721      R8C11A.A0 to    R8C11A.OFX0 ADC_work/i39347/SLICE_422
ROUTE         1     0.986    R8C11A.OFX0 to      R6C11C.A0 ADC_work/n42500
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_219
ROUTE         1     0.000      R6C11C.F0 to     R6C11C.DI0 ADC_work/n42501 (to ADC_work/clk_divided)
                  --------
                   12.736   (29.5% logic, 70.5% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to      R7C8C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C11C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.556ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              12.640ns  (33.6% logic, 66.4% route), 8 logic levels.

 Constraint Details:

     12.640ns physical path delay ADC_work/SLICE_104 to SLICE_219 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.084ns) by 8.556ns

 Physical Path Details:

      Data path ADC_work/SLICE_104 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C10D.CLK to      R6C10D.Q0 ADC_work/SLICE_104 (from ADC_work/clk_divided)
ROUTE         5     0.786      R6C10D.Q0 to      R7C10D.C0 ADC_work/cnt_2
CTOF_DEL    ---     0.495      R7C10D.C0 to      R7C10D.F0 ADC_work/SLICE_740
ROUTE         4     0.995      R7C10D.F0 to      R6C10A.A0 ADC_work/n43334
CTOF_DEL    ---     0.495      R6C10A.A0 to      R6C10A.F0 ADC_work/SLICE_450
ROUTE        16     2.317      R6C10A.F0 to      R7C10A.A1 n44470
CTOF_DEL    ---     0.495      R7C10A.A1 to      R7C10A.F1 ADC_work/SLICE_915
ROUTE         2     0.907      R7C10A.F1 to       R6C9A.M0 ADC_work/n176
MTOOFX_DEL  ---     0.376       R6C9A.M0 to     R6C9A.OFX0 ADC_work/i38999/SLICE_419
ROUTE         1     0.986     R6C9A.OFX0 to       R7C9C.A1 ADC_work/sda_out_N_177
CTOOFX_DEL  ---     0.721       R7C9C.A1 to     R7C9C.OFX0 ADC_work/i39345/SLICE_423
ROUTE         1     1.413     R7C9C.OFX0 to      R8C11A.A0 ADC_work/n42498
CTOOFX_DEL  ---     0.721      R8C11A.A0 to    R8C11A.OFX0 ADC_work/i39347/SLICE_422
ROUTE         1     0.986    R8C11A.OFX0 to      R6C11C.A0 ADC_work/n42500
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_219
ROUTE         1     0.000      R6C11C.F0 to     R6C11C.DI0 ADC_work/n42501 (to ADC_work/clk_divided)
                  --------
                   12.640   (33.6% logic, 66.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C10D.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C11C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.486ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              12.570ns  (32.6% logic, 67.4% route), 7 logic levels.

 Constraint Details:

     12.570ns physical path delay ADC_work/SLICE_103 to SLICE_219 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.084ns) by 8.486ns

 Physical Path Details:

      Data path ADC_work/SLICE_103 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9B.CLK to       R6C9B.Q1 ADC_work/SLICE_103 (from ADC_work/clk_divided)
ROUTE         9     1.458       R6C9B.Q1 to      R7C10D.A0 ADC_work/cnt_1
CTOF_DEL    ---     0.495      R7C10D.A0 to      R7C10D.F0 ADC_work/SLICE_740
ROUTE         4     0.995      R7C10D.F0 to      R6C10A.A0 ADC_work/n43334
CTOF_DEL    ---     0.495      R6C10A.A0 to      R6C10A.F0 ADC_work/SLICE_450
ROUTE        16     2.632      R6C10A.F0 to       R6C9A.B0 n44470
CTOOFX_DEL  ---     0.721       R6C9A.B0 to     R6C9A.OFX0 ADC_work/i38999/SLICE_419
ROUTE         1     0.986     R6C9A.OFX0 to       R7C9C.A1 ADC_work/sda_out_N_177
CTOOFX_DEL  ---     0.721       R7C9C.A1 to     R7C9C.OFX0 ADC_work/i39345/SLICE_423
ROUTE         1     1.413     R7C9C.OFX0 to      R8C11A.A0 ADC_work/n42498
CTOOFX_DEL  ---     0.721      R8C11A.A0 to    R8C11A.OFX0 ADC_work/i39347/SLICE_422
ROUTE         1     0.986    R8C11A.OFX0 to      R6C11C.A0 ADC_work/n42500
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_219
ROUTE         1     0.000      R6C11C.F0 to     R6C11C.DI0 ADC_work/n42501 (to ADC_work/clk_divided)
                  --------
                   12.570   (32.6% logic, 67.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to      R6C9B.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C11C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.059ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/sda_out_r_155  (to ADC_work/clk_divided +)

   Delay:              12.143ns  (33.8% logic, 66.2% route), 7 logic levels.

 Constraint Details:

     12.143ns physical path delay ADC_work/SLICE_103 to SLICE_219 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 4.084ns) by 8.059ns

 Physical Path Details:

      Data path ADC_work/SLICE_103 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9B.CLK to       R6C9B.Q0 ADC_work/SLICE_103 (from ADC_work/clk_divided)
ROUTE        12     1.031       R6C9B.Q0 to      R7C10D.D0 ADC_work/cnt_0
CTOF_DEL    ---     0.495      R7C10D.D0 to      R7C10D.F0 ADC_work/SLICE_740
ROUTE         4     0.995      R7C10D.F0 to      R6C10A.A0 ADC_work/n43334
CTOF_DEL    ---     0.495      R6C10A.A0 to      R6C10A.F0 ADC_work/SLICE_450
ROUTE        16     2.632      R6C10A.F0 to       R6C9A.B0 n44470
CTOOFX_DEL  ---     0.721       R6C9A.B0 to     R6C9A.OFX0 ADC_work/i38999/SLICE_419
ROUTE         1     0.986     R6C9A.OFX0 to       R7C9C.A1 ADC_work/sda_out_N_177
CTOOFX_DEL  ---     0.721       R7C9C.A1 to     R7C9C.OFX0 ADC_work/i39345/SLICE_423
ROUTE         1     1.413     R7C9C.OFX0 to      R8C11A.A0 ADC_work/n42498
CTOOFX_DEL  ---     0.721      R8C11A.A0 to    R8C11A.OFX0 ADC_work/i39347/SLICE_422
ROUTE         1     0.986    R8C11A.OFX0 to      R6C11C.A0 ADC_work/n42500
CTOF_DEL    ---     0.495      R6C11C.A0 to      R6C11C.F0 SLICE_219
ROUTE         1     0.000      R6C11C.F0 to     R6C11C.DI0 ADC_work/n42501 (to ADC_work/clk_divided)
                  --------
                   12.143   (33.8% logic, 66.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to      R6C9B.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_219:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C11C.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.041ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/ADC_level__i5  (to ADC_work/clk_divided +)
                   FF                        ADC_work/ADC_level__i4

   Delay:              12.009ns  (24.4% logic, 75.6% route), 6 logic levels.

 Constraint Details:

     12.009ns physical path delay ADC_work/SLICE_103 to SLICE_223 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.968ns) by 8.041ns

 Physical Path Details:

      Data path ADC_work/SLICE_103 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9B.CLK to       R6C9B.Q1 ADC_work/SLICE_103 (from ADC_work/clk_divided)
ROUTE         9     1.061       R6C9B.Q1 to      R6C10C.B0 ADC_work/cnt_1
CTOF_DEL    ---     0.495      R6C10C.B0 to      R6C10C.F0 ADC_work/SLICE_505
ROUTE         7     1.357      R6C10C.F0 to      R8C11D.B1 ADC_work/n43299
CTOF_DEL    ---     0.495      R8C11D.B1 to      R8C11D.F1 ADC_work/SLICE_447
ROUTE        28     2.810      R8C11D.F1 to      R7C12C.D0 n43279
CTOF_DEL    ---     0.495      R7C12C.D0 to      R7C12C.F0 ADC_work/SLICE_756
ROUTE         2     1.343      R7C12C.F0 to      R9C13D.B1 ADC_work/n40872
CTOF_DEL    ---     0.495      R9C13D.B1 to      R9C13D.F1 SLICE_463
ROUTE         2     0.445      R9C13D.F1 to      R9C13D.C0 n40345
CTOF_DEL    ---     0.495      R9C13D.C0 to      R9C13D.F0 SLICE_463
ROUTE         4     2.066      R9C13D.F0 to     R12C14A.CE clk_divided_enable_23 (to ADC_work/clk_divided)
                  --------
                   12.009   (24.4% logic, 75.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to      R6C9B.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to    R12C14A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 8.041ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/ADC_level__i7  (to ADC_work/clk_divided +)
                   FF                        ADC_work/ADC_level__i6

   Delay:              12.009ns  (24.4% logic, 75.6% route), 6 logic levels.

 Constraint Details:

     12.009ns physical path delay ADC_work/SLICE_103 to SLICE_224 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.968ns) by 8.041ns

 Physical Path Details:

      Data path ADC_work/SLICE_103 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R6C9B.CLK to       R6C9B.Q1 ADC_work/SLICE_103 (from ADC_work/clk_divided)
ROUTE         9     1.061       R6C9B.Q1 to      R6C10C.B0 ADC_work/cnt_1
CTOF_DEL    ---     0.495      R6C10C.B0 to      R6C10C.F0 ADC_work/SLICE_505
ROUTE         7     1.357      R6C10C.F0 to      R8C11D.B1 ADC_work/n43299
CTOF_DEL    ---     0.495      R8C11D.B1 to      R8C11D.F1 ADC_work/SLICE_447
ROUTE        28     2.810      R8C11D.F1 to      R7C12C.D0 n43279
CTOF_DEL    ---     0.495      R7C12C.D0 to      R7C12C.F0 ADC_work/SLICE_756
ROUTE         2     1.343      R7C12C.F0 to      R9C13D.B1 ADC_work/n40872
CTOF_DEL    ---     0.495      R9C13D.B1 to      R9C13D.F1 SLICE_463
ROUTE         2     0.445      R9C13D.F1 to      R9C13D.C0 n40345
CTOF_DEL    ---     0.495      R9C13D.C0 to      R9C13D.F0 SLICE_463
ROUTE         4     2.066      R9C13D.F0 to     R12C14D.CE clk_divided_enable_23 (to ADC_work/clk_divided)
                  --------
                   12.009   (24.4% logic, 75.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_103:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to      R6C9B.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 7.966ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i3  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/ADC_level__i5  (to ADC_work/clk_divided +)
                   FF                        ADC_work/ADC_level__i4

   Delay:              11.934ns  (24.5% logic, 75.5% route), 6 logic levels.

 Constraint Details:

     11.934ns physical path delay ADC_work/SLICE_104 to SLICE_223 exceeds
      4.250ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 3.968ns) by 7.966ns

 Physical Path Details:

      Data path ADC_work/SLICE_104 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R6C10D.CLK to      R6C10D.Q1 ADC_work/SLICE_104 (from ADC_work/clk_divided)
ROUTE         6     0.986      R6C10D.Q1 to      R6C10C.A0 ADC_work/cnt_3
CTOF_DEL    ---     0.495      R6C10C.A0 to      R6C10C.F0 ADC_work/SLICE_505
ROUTE         7     1.357      R6C10C.F0 to      R8C11D.B1 ADC_work/n43299
CTOF_DEL    ---     0.495      R8C11D.B1 to      R8C11D.F1 ADC_work/SLICE_447
ROUTE        28     2.810      R8C11D.F1 to      R7C12C.D0 n43279
CTOF_DEL    ---     0.495      R7C12C.D0 to      R7C12C.F0 ADC_work/SLICE_756
ROUTE         2     1.343      R7C12C.F0 to      R9C13D.B1 ADC_work/n40872
CTOF_DEL    ---     0.495      R9C13D.B1 to      R9C13D.F1 SLICE_463
ROUTE         2     0.445      R9C13D.F1 to      R9C13D.C0 n40345
CTOF_DEL    ---     0.495      R9C13D.C0 to      R9C13D.F0 SLICE_463
ROUTE         4     2.066      R9C13D.F0 to     R12C14A.CE clk_divided_enable_23 (to ADC_work/clk_divided)
                  --------
                   11.934   (24.5% logic, 75.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to     R6C10D.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     4.896      R2C16D.Q0 to    R12C14A.CLK ADC_work/clk_divided
                  --------
                    4.896   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  74.195MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 51.274000 MHz  |             |             |
;                                       |   51.274 MHz|    0.394 MHz|  39 *
                                        |             |             |
FREQUENCY NET "ctrlword_595_3_13"       |             |             |
40.174000 MHz ;                         |   40.174 MHz|    0.804 MHz|  26 *
                                        |             |             |
FREQUENCY NET "ADC_work/clk_divided"    |             |             |
235.294000 MHz ;                        |  235.294 MHz|   74.195 MHz|   8 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n6692">BCD_transform/n6692</a>                     |       6|    8192|     86.70%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n32_adj_1305">BCD_transform/n32_adj_1305</a>              |       1|    8192|     86.70%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n44496">BCD_transform/n44496</a>                    |       5|    8192|     86.70%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n43145">n43145</a>                                  |       9|    8192|     86.70%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n23_adj_1611">n23_adj_1611</a>                            |       8|    8192|     86.70%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_1__N_317">BCD_transform/realv_1_1__N_317</a>          |      10|    7961|     84.25%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43127">BCD_transform/n43127</a>                    |       4|    7757|     82.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n37770">BCD_transform/n37770</a>                    |       1|    7663|     81.10%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n43111">n43111</a>                                  |       9|    7243|     76.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n23">n23</a>                                     |       8|    7243|     76.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n6703">BCD_transform/n6703</a>                     |       6|    7229|     76.51%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43085">BCD_transform/n43085</a>                    |       1|    5697|     60.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_1__N_438">BCD_transform/realv_1_1__N_438</a>          |       4|    5697|     60.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n37771">BCD_transform/n37771</a>                    |       1|    5691|     60.23%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=voltage_code_15">voltage_code_15</a>                         |      10|    5691|     60.23%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n32">BCD_transform/n32</a>                       |       1|    5070|     53.66%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n37769">BCD_transform/n37769</a>                    |       1|    4951|     52.40%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_0__N_473">BCD_transform/realv_1_0__N_473</a>          |       5|    4602|     48.70%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=realv_1_1__N_372">realv_1_1__N_372</a>                        |       6|    4335|     45.88%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43133">BCD_transform/n43133</a>                    |       2|    4261|     45.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43183">BCD_transform/n43183</a>                    |       3|    4153|     43.95%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n41108">LCDdisplay/n41108</a>                       |       1|    4096|     43.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n41106">LCDdisplay/n41106</a>                       |       1|    4096|     43.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n3724">LCDdisplay/n3724</a>                        |       2|    4096|     43.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n44011">LCDdisplay/n44011</a>                       |       1|    4096|     43.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n43009">LCDdisplay/n43009</a>                       |       3|    4096|     43.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n127">LCDdisplay/n127</a>                         |       1|    4096|     43.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n44014">LCDdisplay/n44014</a>                       |       2|    4096|     43.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n43026">n43026</a>                                  |      53|    4096|     43.35%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_2_0__N_502">BCD_transform/realv_2_0__N_502</a>          |      13|    4088|     43.26%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n9156">LCDdisplay/n9156</a>                        |       2|    3721|     39.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n9155">LCDdisplay/n9155</a>                        |       1|    3721|     39.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n42527">LCDdisplay/n42527</a>                       |       1|    3547|     37.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n42528">LCDdisplay/n42528</a>                       |       1|    3547|     37.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n2243">LCDdisplay/n2243</a>                        |       2|    3547|     37.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n37768">BCD_transform/n37768</a>                    |       1|    3438|     36.38%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43089">BCD_transform/n43089</a>                    |       4|    3169|     33.54%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=realv_1_1__N_326">realv_1_1__N_326</a>                        |       7|    2983|     31.57%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n2_adj_1394">LCDdisplay/n2_adj_1394</a>                  |       1|    2884|     30.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n43020">n43020</a>                                  |      18|    2743|     29.03%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43098">BCD_transform/n43098</a>                    |       2|    2715|     28.73%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_0__N_460">BCD_transform/realv_1_0__N_460</a>          |      12|    2673|     28.29%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=realv_1_1__N_293">realv_1_1__N_293</a>                        |       4|    2315|     24.50%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ADC_level_7">ADC_level_7</a>                             |      17|    2229|     23.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n29_adj_1302">BCD_transform/n29_adj_1302</a>              |       1|    2173|     23.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43090">BCD_transform/n43090</a>                    |       3|    2122|     22.46%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=voltage_code_5">voltage_code_5</a>                          |      19|    1950|     20.64%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_1__N_297">BCD_transform/realv_1_1__N_297</a>          |       8|    1724|     18.25%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_1__N_433">BCD_transform/realv_1_1__N_433</a>          |       7|    1700|     17.99%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43014">BCD_transform/n43014</a>                    |       2|    1323|     14.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_1__N_405">BCD_transform/realv_1_1__N_405</a>          |       5|    1296|     13.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=voltage_code_14">voltage_code_14</a>                         |      10|    1296|     13.72%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=LCDdisplay/n2_adj_1396">LCDdisplay/n2_adj_1396</a>                  |       1|    1212|     12.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=voltage_code_13">voltage_code_13</a>                         |      10|    1093|     11.57%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=voltage_code_1">voltage_code_1</a>                          |      56|    1014|     10.73%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n4_adj_1334">BCD_transform/n4_adj_1334</a>               |       1|    1000|     10.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43080">BCD_transform/n43080</a>                    |       1|    1000|     10.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_1__N_429">BCD_transform/realv_1_1__N_429</a>          |       6|    1000|     10.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_1__N_367">BCD_transform/realv_1_1__N_367</a>          |       5|    1000|     10.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43109">BCD_transform/n43109</a>                    |       3|     949|     10.04%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/realv_1_1__N_409">BCD_transform/realv_1_1__N_409</a>          |       3|     949|     10.04%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=BCD_transform/n43121">BCD_transform/n43121</a>                    |       3|     949|     10.04%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=realv_1_1__N_322">realv_1_1__N_322</a>                        |       3|     948|     10.03%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: ctrlword_595_3_13   Source: SLICE_555.Q0   Loads: 33
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_102.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 40.174000 MHz ;   Transfers: 8

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 155
   Covered under: FREQUENCY NET "clk_in_c" 51.274000 MHz ;

   Data transfers from:
   Clock Domain: ctrlword_595_3_13   Source: SLICE_555.Q0
      Covered under: FREQUENCY NET "clk_in_c" 51.274000 MHz ;   Transfers: 5

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_102.Q0
      Covered under: FREQUENCY NET "clk_in_c" 51.274000 MHz ;   Transfers: 8

Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_102.Q0   Loads: 39
   Covered under: FREQUENCY NET "ADC_work/clk_divided" 235.294000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 9449  Score: 4294967295
Cumulative negative slack: 4294967295

Constraints cover 2147483647 paths, 80 nets, and 7041 connections (98.57% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Wed Dec 13 18:30:51 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o lab8_impl1.twr -gui lab8_impl1.ncd lab8_impl1.prf 
Design file:     lab8_impl1.ncd
Preference file: lab8_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_in_c" 51.274000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "ctrlword_595_3_13" 40.174000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "ADC_work/clk_divided" 235.294000 MHz (0 errors)</A></LI>            1538 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_in_c" 51.274000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i1  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i2  (to clk_in_c +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_212 to SLICE_212 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_212 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C21C.CLK to      R9C21C.Q1 SLICE_212 (from clk_in_c)
ROUTE         1     0.152      R9C21C.Q1 to      R9C21C.M0 datato595/n434 (to clk_in_c)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C21C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C21C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_debounce/btnsamp_store_i0_i1  (from clk_in_c +)
   Destination:    FF         Data in        btn_debounce/btnsamp_store_i0_i0  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay btn_debounce/SLICE_735 to btn_debounce/SLICE_735 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path btn_debounce/SLICE_735 to btn_debounce/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C14B.CLK to      R9C14B.Q1 btn_debounce/SLICE_735 (from clk_in_c)
ROUTE         2     0.154      R9C14B.Q1 to      R9C14B.M0 btn_debounce/btnsamp_store_1 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to btn_debounce/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C14B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to btn_debounce/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C14B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i3  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i4  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_458 to SLICE_458 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_458 to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24C.CLK to      R9C24C.Q0 SLICE_458 (from clk_in_c)
ROUTE         9     0.154      R9C24C.Q0 to      R9C24C.M1 datato595/n432 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C24C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C24C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i10  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i11  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_536 to SLICE_536 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_536 to SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R7C21A.CLK to      R7C21A.Q0 SLICE_536 (from clk_in_c)
ROUTE         3     0.154      R7C21A.Q0 to      R7C21A.M1 datato595/n425 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R7C21A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R7C21A.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i12  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i13  (to clk_in_c +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_556 to SLICE_556 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_556 to SLICE_556:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24C.CLK to     R10C24C.Q0 SLICE_556 (from clk_in_c)
ROUTE         4     0.154     R10C24C.Q0 to     R10C24C.M1 datato595/n423 (to clk_in_c)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to    R10C24C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to    R10C24C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i4  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i5  (to clk_in_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_458 to SLICE_461 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_458 to SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24C.CLK to      R9C24C.Q1 SLICE_458 (from clk_in_c)
ROUTE         6     0.155      R9C24C.Q1 to      R9C24D.M0 datato595/n431 (to clk_in_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_458:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C24C.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C24D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i5  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i6  (to clk_in_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_461 to SLICE_461 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_461 to SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C24D.CLK to      R9C24D.Q0 SLICE_461 (from clk_in_c)
ROUTE         9     0.155      R9C24D.Q0 to      R9C24D.M1 datato595/n430 (to clk_in_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C24D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C24D.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i7  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i8  (to clk_in_c +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay SLICE_464 to SLICE_464 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      Data path SLICE_464 to SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C24B.CLK to     R10C24B.Q0 SLICE_464 (from clk_in_c)
ROUTE         8     0.155     R10C24B.Q0 to     R10C24B.M1 datato595/n428 (to clk_in_c)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to    R10C24B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_464:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to    R10C24B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              btn_debounce/btnsamp_store_i0_i2  (from clk_in_c +)
   Destination:    FF         Data in        btn_debounce/btnsamp_store_i0_i1  (to clk_in_c +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay btn_debounce/SLICE_736 to btn_debounce/SLICE_735 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      Data path btn_debounce/SLICE_736 to btn_debounce/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C15B.CLK to      R9C15B.Q0 btn_debounce/SLICE_736 (from clk_in_c)
ROUTE         2     0.156      R9C15B.Q0 to      R9C14B.M1 btn_debounce/btnsamp_store_2 (to clk_in_c)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to btn_debounce/SLICE_736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C15B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to btn_debounce/SLICE_735:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C14B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.311ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              datato595/shift_cnt_FSM__i14  (from clk_in_c +)
   Destination:    FF         Data in        datato595/shift_cnt_FSM__i15  (to clk_in_c +)

   Delay:               0.292ns  (45.5% logic, 54.5% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay SLICE_457 to SLICE_457 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.311ns

 Physical Path Details:

      Data path SLICE_457 to SLICE_457:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C20B.CLK to      R9C20B.Q0 SLICE_457 (from clk_in_c)
ROUTE         5     0.159      R9C20B.Q0 to      R9C20B.M1 datato595/n421 (to clk_in_c)
                  --------
                    0.292   (45.5% logic, 54.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_457:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C20B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to SLICE_457:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       155     1.116       C1.PADDI to     R9C20B.CLK clk_in_c
                  --------
                    1.116   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "ctrlword_595_3_13" 40.174000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.410ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               2.274ns  (28.1% logic, 71.9% route), 6 logic levels.

 Constraint Details:

      2.274ns physical path delay SLICE_224 to BCD_transform/SLICE_193 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.410ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.057      R8C23B.F1 to      R8C23C.D1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C23C.D1 to      R8C23C.F1 BCD_transform/SLICE_801
ROUTE         4     0.139      R8C23C.F1 to      R8C23A.C0 BCD_transform/realv_1_0__N_478
CTOF_DEL    ---     0.101      R8C23A.C0 to      R8C23A.F0 BCD_transform/SLICE_800
ROUTE         6     0.434      R8C23A.F0 to     R12C21A.D0 BCD_transform/realv_1_0__N_477
CTOF_DEL    ---     0.101     R12C21A.D0 to     R12C21A.F0 BCD_transform/SLICE_787
ROUTE        14     0.229     R12C21A.F0 to     R12C19A.D0 BCD_transform/realv_1_0__N_468
CTOF_DEL    ---     0.101     R12C19A.D0 to     R12C19A.F0 BCD_transform/SLICE_193
ROUTE         2     0.002     R12C19A.F0 to    R12C19A.DI0 BCD_transform/n43014 (to ctrlword_595_3_13)
                  --------
                    2.274   (28.1% logic, 71.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C19A.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i2  (to ctrlword_595_3_13 -)

   Delay:               2.281ns  (23.5% logic, 76.5% route), 5 logic levels.

 Constraint Details:

      2.281ns physical path delay SLICE_224 to BCD_transform/SLICE_192 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.417ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.327      R8C23B.F1 to      R8C21A.A1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C21A.A1 to      R8C21A.F1 BCD_transform/SLICE_795
ROUTE         4     0.138      R8C21A.F1 to      R8C21A.C0 BCD_transform/realv_1_1__N_442
CTOF_DEL    ---     0.101      R8C21A.C0 to      R8C21A.F0 BCD_transform/SLICE_795
ROUTE         7     0.500      R8C21A.F0 to     R12C19C.D0 BCD_transform/realv_1_1__N_433
CTOF_DEL    ---     0.101     R12C19C.D0 to     R12C19C.F0 BCD_transform/SLICE_192
ROUTE        18     0.004     R12C19C.F0 to    R12C19C.DI0 n43041 (to ctrlword_595_3_13)
                  --------
                    2.281   (23.5% logic, 76.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C19C.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.419ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               2.283ns  (27.9% logic, 72.1% route), 6 logic levels.

 Constraint Details:

      2.283ns physical path delay SLICE_224 to BCD_transform/SLICE_193 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.419ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.060      R8C23B.F1 to      R8C23A.C1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C23A.C1 to      R8C23A.F1 BCD_transform/SLICE_800
ROUTE         4     0.145      R8C23A.F1 to      R8C23A.B0 BCD_transform/realv_1_0__N_482
CTOF_DEL    ---     0.101      R8C23A.B0 to      R8C23A.F0 BCD_transform/SLICE_800
ROUTE         6     0.434      R8C23A.F0 to     R12C21A.D0 BCD_transform/realv_1_0__N_477
CTOF_DEL    ---     0.101     R12C21A.D0 to     R12C21A.F0 BCD_transform/SLICE_787
ROUTE        14     0.229     R12C21A.F0 to     R12C19A.D0 BCD_transform/realv_1_0__N_468
CTOF_DEL    ---     0.101     R12C19A.D0 to     R12C19A.F0 BCD_transform/SLICE_193
ROUTE         2     0.002     R12C19A.F0 to    R12C19A.DI0 BCD_transform/n43014 (to ctrlword_595_3_13)
                  --------
                    2.283   (27.9% logic, 72.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C19A.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.487ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               2.351ns  (27.1% logic, 72.9% route), 6 logic levels.

 Constraint Details:

      2.351ns physical path delay SLICE_224 to BCD_transform/SLICE_193 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.487ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.060      R8C23B.F1 to      R8C23B.C0 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C23B.C0 to      R8C23B.F0 BCD_transform/SLICE_810
ROUTE         4     0.213      R8C23B.F0 to      R8C23A.A0 BCD_transform/n43087
CTOF_DEL    ---     0.101      R8C23A.A0 to      R8C23A.F0 BCD_transform/SLICE_800
ROUTE         6     0.434      R8C23A.F0 to     R12C21A.D0 BCD_transform/realv_1_0__N_477
CTOF_DEL    ---     0.101     R12C21A.D0 to     R12C21A.F0 BCD_transform/SLICE_787
ROUTE        14     0.229     R12C21A.F0 to     R12C19A.D0 BCD_transform/realv_1_0__N_468
CTOF_DEL    ---     0.101     R12C19A.D0 to     R12C19A.F0 BCD_transform/SLICE_193
ROUTE         2     0.002     R12C19A.F0 to    R12C19A.DI0 BCD_transform/n43014 (to ctrlword_595_3_13)
                  --------
                    2.351   (27.1% logic, 72.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C19A.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.612ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               2.429ns  (22.1% logic, 77.9% route), 5 logic levels.

 Constraint Details:

      2.429ns physical path delay SLICE_224 to BCD_transform/SLICE_193 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.060ns LSR_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.183ns) by 3.612ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.327      R8C23B.F1 to      R8C21A.A1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C21A.A1 to      R8C21A.F1 BCD_transform/SLICE_795
ROUTE         4     0.138      R8C21A.F1 to      R8C21A.C0 BCD_transform/realv_1_1__N_442
CTOF_DEL    ---     0.101      R8C21A.C0 to      R8C21A.F0 BCD_transform/SLICE_795
ROUTE         7     0.500      R8C21A.F0 to     R12C19C.D0 BCD_transform/realv_1_1__N_433
CTOF_DEL    ---     0.101     R12C19C.D0 to     R12C19C.F0 BCD_transform/SLICE_192
ROUTE        18     0.152     R12C19C.F0 to    R12C19A.LSR n43041 (to ctrlword_595_3_13)
                  --------
                    2.429   (22.1% logic, 77.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C19A.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.630ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               2.494ns  (25.6% logic, 74.4% route), 6 logic levels.

 Constraint Details:

      2.494ns physical path delay SLICE_224 to BCD_transform/SLICE_193 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.630ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.878     R12C14D.Q0 to      R8C24B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C24B.B1 to      R8C24B.F1 BCD_transform/SLICE_835
ROUTE         4     0.059      R8C24B.F1 to      R8C24A.C1 BCD_transform/realv_1_0__N_491
CTOF_DEL    ---     0.101      R8C24A.C1 to      R8C24A.F1 BCD_transform/SLICE_799
ROUTE         4     0.254      R8C24A.F1 to      R8C23A.D0 BCD_transform/realv_1_0__N_486
CTOF_DEL    ---     0.101      R8C23A.D0 to      R8C23A.F0 BCD_transform/SLICE_800
ROUTE         6     0.434      R8C23A.F0 to     R12C21A.D0 BCD_transform/realv_1_0__N_477
CTOF_DEL    ---     0.101     R12C21A.D0 to     R12C21A.F0 BCD_transform/SLICE_787
ROUTE        14     0.229     R12C21A.F0 to     R12C19A.D0 BCD_transform/realv_1_0__N_468
CTOF_DEL    ---     0.101     R12C19A.D0 to     R12C19A.F0 BCD_transform/SLICE_193
ROUTE         2     0.002     R12C19A.F0 to    R12C19A.DI0 BCD_transform/n43014 (to ctrlword_595_3_13)
                  --------
                    2.494   (25.6% logic, 74.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C19A.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.638ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i3  (to ctrlword_595_3_13 -)

   Delay:               2.502ns  (25.5% logic, 74.5% route), 6 logic levels.

 Constraint Details:

      2.502ns physical path delay SLICE_224 to BCD_transform/SLICE_193 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.638ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.327      R8C23B.F1 to      R8C21A.A1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C21A.A1 to      R8C21A.F1 BCD_transform/SLICE_795
ROUTE         4     0.138      R8C21A.F1 to      R8C21A.C0 BCD_transform/realv_1_1__N_442
CTOF_DEL    ---     0.101      R8C21A.C0 to      R8C21A.F0 BCD_transform/SLICE_795
ROUTE         7     0.477      R8C21A.F0 to     R12C19A.B1 BCD_transform/realv_1_1__N_433
CTOF_DEL    ---     0.101     R12C19A.B1 to     R12C19A.F1 BCD_transform/SLICE_193
ROUTE         9     0.145     R12C19A.F1 to     R12C19A.B0 BCD_transform/n43047
CTOF_DEL    ---     0.101     R12C19A.B0 to     R12C19A.F0 BCD_transform/SLICE_193
ROUTE         2     0.002     R12C19A.F0 to    R12C19A.DI0 BCD_transform/n43014 (to ctrlword_595_3_13)
                  --------
                    2.502   (25.5% logic, 74.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C19A.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.650ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i5  (to ctrlword_595_3_13 -)

   Delay:               2.514ns  (25.4% logic, 74.6% route), 6 logic levels.

 Constraint Details:

      2.514ns physical path delay SLICE_224 to BCD_transform/SLICE_195 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.650ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.327      R8C23B.F1 to      R8C21A.A1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C21A.A1 to      R8C21A.F1 BCD_transform/SLICE_795
ROUTE         4     0.138      R8C21A.F1 to      R8C21A.C0 BCD_transform/realv_1_1__N_442
CTOF_DEL    ---     0.101      R8C21A.C0 to      R8C21A.F0 BCD_transform/SLICE_795
ROUTE         7     0.501      R8C21A.F0 to     R12C18C.D1 BCD_transform/realv_1_1__N_433
CTOF_DEL    ---     0.101     R12C18C.D1 to     R12C18C.F1 BCD_transform/SLICE_779
ROUTE        12     0.135     R12C18C.F1 to     R12C18D.A0 BCD_transform/realv_1_0__N_464
CTOF_DEL    ---     0.101     R12C18D.A0 to     R12C18D.F0 BCD_transform/SLICE_195
ROUTE         1     0.000     R12C18D.F0 to    R12C18D.DI0 BCD_transform/ctrlword_595_3_15_N_614_4 (to ctrlword_595_3_13)
                  --------
                    2.514   (25.4% logic, 74.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C18D.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.653ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i5  (to ctrlword_595_3_13 -)

   Delay:               2.517ns  (29.4% logic, 70.6% route), 7 logic levels.

 Constraint Details:

      2.517ns physical path delay SLICE_224 to BCD_transform/SLICE_195 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.653ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.057      R8C23B.F1 to      R8C23C.D1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C23C.D1 to      R8C23C.F1 BCD_transform/SLICE_801
ROUTE         4     0.139      R8C23C.F1 to      R8C23A.C0 BCD_transform/realv_1_0__N_478
CTOF_DEL    ---     0.101      R8C23A.C0 to      R8C23A.F0 BCD_transform/SLICE_800
ROUTE         6     0.434      R8C23A.F0 to     R12C21A.D0 BCD_transform/realv_1_0__N_477
CTOF_DEL    ---     0.101     R12C21A.D0 to     R12C21A.F0 BCD_transform/SLICE_787
ROUTE        14     0.229     R12C21A.F0 to     R12C18B.D1 BCD_transform/realv_1_0__N_468
CTOF_DEL    ---     0.101     R12C18B.D1 to     R12C18B.F1 BCD_transform/SLICE_519
ROUTE         4     0.144     R12C18B.F1 to     R12C18D.C0 BCD_transform/n43039
CTOF_DEL    ---     0.101     R12C18D.C0 to     R12C18D.F0 BCD_transform/SLICE_195
ROUTE         1     0.000     R12C18D.F0 to    R12C18D.DI0 BCD_transform/ctrlword_595_3_15_N_614_4 (to ctrlword_595_3_13)
                  --------
                    2.517   (29.4% logic, 70.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C18D.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


Passed: The following path meets requirements by 3.654ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/ADC_level__i6  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        BCD_transform/ctrlword_595_3_15__N_614_7__I_0_i5  (to ctrlword_595_3_13 -)

   Delay:               2.518ns  (25.3% logic, 74.7% route), 6 logic levels.

 Constraint Details:

      2.518ns physical path delay SLICE_224 to BCD_transform/SLICE_195 meets
      (delay constraint based on source clock period of 4.250ns and destination clock period of 24.892ns)
     -0.013ns DIN_HLD and
     -0.304ns delay constraint less
      0.819ns skew requirement (totaling -1.136ns) by 3.654ns

 Physical Path Details:

      Data path SLICE_224 to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C14D.CLK to     R12C14D.Q0 SLICE_224 (from ADC_work/clk_divided)
ROUTE        19     0.775     R12C14D.Q0 to      R8C23B.B1 voltage_code_5
CTOF_DEL    ---     0.101      R8C23B.B1 to      R8C23B.F1 BCD_transform/SLICE_810
ROUTE         4     0.327      R8C23B.F1 to      R8C21A.A1 BCD_transform/realv_1_1__N_451
CTOF_DEL    ---     0.101      R8C21A.A1 to      R8C21A.F1 BCD_transform/SLICE_795
ROUTE         4     0.138      R8C21A.F1 to      R8C21A.C0 BCD_transform/realv_1_1__N_442
CTOF_DEL    ---     0.101      R8C21A.C0 to      R8C21A.F0 BCD_transform/SLICE_795
ROUTE         7     0.500      R8C21A.F0 to     R12C19C.D0 BCD_transform/realv_1_1__N_433
CTOF_DEL    ---     0.101     R12C19C.D0 to     R12C19C.F0 BCD_transform/SLICE_192
ROUTE        18     0.140     R12C19C.F0 to     R12C18D.D0 n43041
CTOF_DEL    ---     0.101     R12C18D.D0 to     R12C18D.F0 BCD_transform/SLICE_195
ROUTE         1     0.000     R12C18D.F0 to    R12C18D.DI0 BCD_transform/ctrlword_595_3_15_N_614_4 (to ctrlword_595_3_13)
                  --------
                    2.518   (25.3% logic, 74.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to SLICE_224:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to     R2C16D.CLK clk_in_c
REG_DEL     ---     0.154     R2C16D.CLK to      R2C16D.Q0 ADC_work/SLICE_102
ROUTE        39     1.681      R2C16D.Q0 to    R12C14D.CLK ADC_work/clk_divided
                  --------
                    3.400   (17.7% logic, 82.3% route), 2 logic levels.

      Destination Clock Path clk_in to BCD_transform/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.449         C1.PAD to       C1.PADDI clk_in
ROUTE       155     1.116       C1.PADDI to    R15C13C.CLK clk_in_c
REG_DEL     ---     0.154    R15C13C.CLK to     R15C13C.Q0 SLICE_555
ROUTE        33     0.862     R15C13C.Q0 to    R12C18D.CLK ctrlword_595_3_13
                  --------
                    2.581   (23.4% logic, 76.6% route), 2 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "ADC_work/clk_divided" 235.294000 MHz ;
            1538 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/state_FSM_i4  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/state_FSM_i4  (to ADC_work/clk_divided +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay ADC_work/SLICE_214 to ADC_work/SLICE_214 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path ADC_work/SLICE_214 to ADC_work/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C10A.CLK to      R9C10A.Q0 ADC_work/SLICE_214 (from ADC_work/clk_divided)
ROUTE        14     0.132      R9C10A.Q0 to      R9C10A.A0 n712
CTOF_DEL    ---     0.101      R9C10A.A0 to      R9C10A.F0 ADC_work/SLICE_214
ROUTE         1     0.000      R9C10A.F0 to     R9C10A.DI0 ADC_work/n9280 (to ADC_work/clk_divided)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to     R9C10A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to     R9C10A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/state_FSM_i3  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/state_FSM_i3  (to ADC_work/clk_divided +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay ADC_work/SLICE_117 to ADC_work/SLICE_117 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path ADC_work/SLICE_117 to ADC_work/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C7D.CLK to       R8C7D.Q0 ADC_work/SLICE_117 (from ADC_work/clk_divided)
ROUTE        10     0.132       R8C7D.Q0 to       R8C7D.A0 ADC_work/n713
CTOF_DEL    ---     0.101       R8C7D.A0 to       R8C7D.F0 ADC_work/SLICE_117
ROUTE         1     0.000       R8C7D.F0 to      R8C7D.DI0 ADC_work/n9278 (to ADC_work/clk_divided)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R8C7D.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_117:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R8C7D.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_read__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_read__i2  (to ADC_work/clk_divided +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ADC_work/SLICE_106 to ADC_work/SLICE_106 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ADC_work/SLICE_106 to ADC_work/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11B.CLK to      R9C11B.Q1 ADC_work/SLICE_106 (from ADC_work/clk_divided)
ROUTE        15     0.133      R9C11B.Q1 to      R9C11B.A1 ADC_work/cnt_read_2
CTOF_DEL    ---     0.101      R9C11B.A1 to      R9C11B.F1 ADC_work/SLICE_106
ROUTE         1     0.000      R9C11B.F1 to     R9C11B.DI1 ADC_work/n40217 (to ADC_work/clk_divided)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to     R9C11B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to     R9C11B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_stop__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_stop__i0  (to ADC_work/clk_divided +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ADC_work/SLICE_110 to ADC_work/SLICE_110 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ADC_work/SLICE_110 to ADC_work/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C11C.CLK to     R10C11C.Q0 ADC_work/SLICE_110 (from ADC_work/clk_divided)
ROUTE         6     0.133     R10C11C.Q0 to     R10C11C.A0 ADC_work/cnt_stop_0
CTOF_DEL    ---     0.101     R10C11C.A0 to     R10C11C.F0 ADC_work/SLICE_110
ROUTE         1     0.000     R10C11C.F0 to    R10C11C.DI0 ADC_work/n40405 (to ADC_work/clk_divided)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to    R10C11C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_110:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to    R10C11C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_read__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_read__i1  (to ADC_work/clk_divided +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ADC_work/SLICE_106 to ADC_work/SLICE_106 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ADC_work/SLICE_106 to ADC_work/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R9C11B.CLK to      R9C11B.Q0 ADC_work/SLICE_106 (from ADC_work/clk_divided)
ROUTE        15     0.133      R9C11B.Q0 to      R9C11B.A0 ADC_work/cnt_read_1
CTOF_DEL    ---     0.101      R9C11B.A0 to      R9C11B.F0 ADC_work/SLICE_106
ROUTE         1     0.000      R9C11B.F0 to     R9C11B.DI0 ADC_work/n40221 (to ADC_work/clk_divided)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to     R9C11B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_106:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to     R9C11B.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_start__i1  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_start__i1  (to ADC_work/clk_divided +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ADC_work/SLICE_108 to ADC_work/SLICE_108 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ADC_work/SLICE_108 to ADC_work/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C7C.CLK to       R8C7C.Q1 ADC_work/SLICE_108 (from ADC_work/clk_divided)
ROUTE        10     0.133       R8C7C.Q1 to       R8C7C.A1 ADC_work/cnt_start_1
CTOF_DEL    ---     0.101       R8C7C.A1 to       R8C7C.F1 ADC_work/SLICE_108
ROUTE         1     0.000       R8C7C.F1 to      R8C7C.DI1 ADC_work/n40213 (to ADC_work/clk_divided)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R8C7C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R8C7C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_start__i0  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_start__i0  (to ADC_work/clk_divided +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay ADC_work/SLICE_108 to ADC_work/SLICE_108 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path ADC_work/SLICE_108 to ADC_work/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C7C.CLK to       R8C7C.Q0 ADC_work/SLICE_108 (from ADC_work/clk_divided)
ROUTE         7     0.133       R8C7C.Q0 to       R8C7C.A0 ADC_work/cnt_start_0
CTOF_DEL    ---     0.101       R8C7C.A0 to       R8C7C.F0 ADC_work/SLICE_108
ROUTE         1     0.000       R8C7C.F0 to      R8C7C.DI0 ADC_work/n26649 (to ADC_work/clk_divided)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R8C7C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R8C7C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_start__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_start__i2  (to ADC_work/clk_divided +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay ADC_work/SLICE_109 to ADC_work/SLICE_109 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path ADC_work/SLICE_109 to ADC_work/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C7A.CLK to       R8C7A.Q0 ADC_work/SLICE_109 (from ADC_work/clk_divided)
ROUTE         9     0.134       R8C7A.Q0 to       R8C7A.A0 ADC_work/cnt_start_2
CTOF_DEL    ---     0.101       R8C7A.A0 to       R8C7A.F0 ADC_work/SLICE_109
ROUTE         1     0.000       R8C7A.F0 to      R8C7A.DI0 ADC_work/n40220 (to ADC_work/clk_divided)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R8C7A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R8C7A.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt__i3  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt__i3  (to ADC_work/clk_divided +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay ADC_work/SLICE_104 to ADC_work/SLICE_104 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path ADC_work/SLICE_104 to ADC_work/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R6C10D.CLK to      R6C10D.Q1 ADC_work/SLICE_104 (from ADC_work/clk_divided)
ROUTE         6     0.134      R6C10D.Q1 to      R6C10D.A1 ADC_work/cnt_3
CTOF_DEL    ---     0.101      R6C10D.A1 to      R6C10D.F1 ADC_work/SLICE_104
ROUTE         1     0.000      R6C10D.F1 to     R6C10D.DI1 ADC_work/cnt_3_N_91_3 (to ADC_work/clk_divided)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to     R6C10D.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to ADC_work/SLICE_104:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to     R6C10D.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADC_work/cnt_write__i2  (from ADC_work/clk_divided +)
   Destination:    FF         Data in        ADC_work/cnt_write__i2  (to ADC_work/clk_divided +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_113 to SLICE_113 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_113 to SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C8C.CLK to       R7C8C.Q1 SLICE_113 (from ADC_work/clk_divided)
ROUTE        15     0.134       R7C8C.Q1 to       R7C8C.A1 ADC_work/cnt_write_2
CTOF_DEL    ---     0.101       R7C8C.A1 to       R7C8C.F1 SLICE_113
ROUTE         1     0.000       R7C8C.F1 to      R7C8C.DI1 ADC_work/n40222 (to ADC_work/clk_divided)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ADC_work/SLICE_102 to SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R7C8C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ADC_work/SLICE_102 to SLICE_113:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.681      R2C16D.Q0 to      R7C8C.CLK ADC_work/clk_divided
                  --------
                    1.681   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 51.274000 MHz  |             |             |
;                                       |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "ctrlword_595_3_13"       |             |             |
40.174000 MHz ;                         |     0.000 ns|     3.410 ns|   6  
                                        |             |             |
FREQUENCY NET "ADC_work/clk_divided"    |             |             |
235.294000 MHz ;                        |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 3 clocks:

Clock Domain: ctrlword_595_3_13   Source: SLICE_555.Q0   Loads: 33
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_102.Q0
      Covered under: FREQUENCY NET "ctrlword_595_3_13" 40.174000 MHz ;   Transfers: 8

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 155
   Covered under: FREQUENCY NET "clk_in_c" 51.274000 MHz ;

   Data transfers from:
   Clock Domain: ctrlword_595_3_13   Source: SLICE_555.Q0
      Covered under: FREQUENCY NET "clk_in_c" 51.274000 MHz ;   Transfers: 5

   Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_102.Q0
      Covered under: FREQUENCY NET "clk_in_c" 51.274000 MHz ;   Transfers: 8

Clock Domain: ADC_work/clk_divided   Source: ADC_work/SLICE_102.Q0   Loads: 39
   Covered under: FREQUENCY NET "ADC_work/clk_divided" 235.294000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 80 nets, and 7041 connections (98.57% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 9449 (setup), 0 (hold)
Score: 4294967295 (setup), 0 (hold)
Cumulative negative slack: 4294967295 (4294967295+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
