
	code for sm_60
		Function : bench
	.headerflags    @"EF_CUDA_SM60 EF_CUDA_PTX_SM(EF_CUDA_SM60)"
                                                                                           /* 0x001fc800fe2007f6 */
        /*0008*/                   MOV R1, c[0x0][0x20];                                   /* 0x4c98078000870001 */
        /*0010*/                   MOV R2, c[0x0][0x140];                                  /* 0x4c98078005070002 */
        /*0018*/                   MOV R3, c[0x0][0x144];                                  /* 0x4c98078005170003 */
                                                                                           /* 0x001fd808fec00072 */
        /*0028*/                   LDG.E R0, [R2];                                         /* 0xeed4200000070200 */
        /*0030*/                   IADD32I R4, R0, 0x1800000;                              /* 0x1c00180000070004 */
        /*0038*/                   LOP32I.AND R4, R4, 0x7f800000;                          /* 0x0407f80000070404 */
                                                                                           /* 0x001ff400ffa007ed */
        /*0048*/                   ISETP.GT.U32.AND P0, PT, R4, c[0x2][0x0], PT;           /* 0x4b68038800070407 */
        /*0050*/               @P0 BRA 0x78;                                               /* 0xe24000000200000f */
        /*0058*/                   CAL 0xd0;                                               /* 0xe260000007000040 */
                                                                                           /* 0x0000f400ffa007f0 */
        /*0068*/         {         MOV R4, R0;                                             /* 0x5c98078000070004 */
        /*0070*/                   BRA 0xa0;        }                                      /* 0xe24000000287000f */
        /*0078*/                   MUFU.RCP R2, R0;                                        /* 0x5080000000470002 */
                                                                                           /* 0x001fd800fec017f6 */
        /*0088*/                   FFMA.RM R3, R0, R2, c[0x2][0x4];                        /* 0x5188010800170003 */
        /*0090*/                   FADD.FTZ R3, -R3, -RZ;                                  /* 0x5c5930000ff70303 */
        /*0098*/                   FFMA.RM R4, R2, R3, R2;                                 /* 0x5988010000370204 */
                                                                                           /* 0x0003c400fe4007f1 */
        /*00a8*/                   MOV R2, c[0x0][0x140];                                  /* 0x4c98078005070002 */
        /*00b0*/                   MOV R3, c[0x0][0x144];                                  /* 0x4c98078005170003 */
        /*00b8*/                   STG.E [R2], R4;                                         /* 0xeedc200000070204 */
                                                                                           /* 0x001fd800fec007ff */
        /*00c8*/                   EXIT;                                                   /* 0xe30000000007000f */
        /*00d0*/                   SHL R2, R0, 0x1;                                        /* 0x3848000000170002 */
        /*00d8*/                   SHR.U32 R8, R2, 0x18;                                   /* 0x3828000001870208 */
                                                                                           /* 0x001fd800ffa007ed */
        /*00e8*/                   ISETP.NE.U32.AND P0, PT, R8, RZ, PT;                    /* 0x5b6a03800ff70807 */
        /*00f0*/               @P0 BRA 0x1a0;                                              /* 0xe24000000a80000f */
        /*00f8*/                   SHL R2, R0, 0x1;                                        /* 0x3848000000170002 */
                                                                                           /* 0x001fd800ffa007ed */
        /*0108*/                   ISETP.GT.AND P0, PT, R2, c[0x2][0x8], PT;               /* 0x4b69038800270207 */
        /*0110*/               @P0 BRA 0x158;                                              /* 0xe24000000400000f */
        /*0118*/                   LOP32I.AND R3, R0, 0x80000000;                          /* 0x0408000000070003 */
                                                                                           /* 0x001fd800fda007ed */
        /*0128*/                   ISETP.EQ.U32.AND P0, PT, R3, RZ, PT;                    /* 0x5b6403800ff70307 */
        /*0130*/                   ISETP.NE.AND P0, PT, R2, RZ, P0;                        /* 0x5b6b00000ff70207 */
        /*0138*/               @P0 MOV32I R0, 0x7f7fffff;                                  /* 0x0107f7fffff0f000 */
                                                                                           /* 0x001fc800ffe007f0 */
        /*0148*/         {    @!P0 LOP32I.OR R0, R3, 0x7f800000;                           /* 0x0427f80000080300 */
        /*0150*/                   RET;        }                                           /* 0xe32000000007000f */
        /*0158*/                   FFMA R2, R0, 1.84467440737095516160e+19, RZ;            /* 0x32807fdf80070002 */
                                                                                           /* 0x001fd802fec0003d */
        /*0168*/                   MUFU.RCP R0, R2;                                        /* 0x5080000000470200 */
        /*0170*/                   FFMA R3, R2, R0, c[0x2][0x4];                           /* 0x5180000800170203 */
        /*0178*/                   FADD.FTZ R3, -R3, -RZ;                                  /* 0x5c5930000ff70303 */
                                                                                           /* 0x001ffc00fe0007f6 */
        /*0188*/                   FFMA.RM R0, R0, R3, R0;                                 /* 0x5988000000370000 */
        /*0190*/         {         FFMA R0, R0, 1.84467440737095516160e+19, RZ;            /* 0x32807fdf80070000 */
        /*0198*/                   RET;        }                                           /* 0xe32000000007000f */
                                                                                           /* 0x001ff400fda007f6 */
        /*01a8*/                   IADD32I R2, R8, -0xfd;                                  /* 0x1c0ffffff0370802 */
        /*01b0*/                   ISETP.GT.U32.AND P0, PT, R2, 0x1, PT;                   /* 0x3668038000170207 */
        /*01b8*/               @P0 BRA 0x2e0;                                              /* 0xe24000001200000f */
                                                                                           /* 0x0000f400fe4007f6 */
        /*01c8*/                   LOP32I.AND R9, R0, 0x7fffff;                            /* 0x040007fffff70009 */
        /*01d0*/                   LOP32I.OR R3, R9, 0x3f800000;                           /* 0x0423f80000070903 */
        /*01d8*/                   MUFU.RCP R4, R3;                                        /* 0x5080000000470304 */
                                                                                           /* 0x381fc400fec017f6 */
        /*01e8*/                   FFMA R5, R3, R4, c[0x2][0x4];                           /* 0x5180020800170305 */
        /*01f0*/                   FADD.FTZ R5, -R5, -RZ;                                  /* 0x5c5930000ff70505 */
        /*01f8*/                   FFMA.RM R6, R4.reuse, R5.reuse, R4.reuse;               /* 0x5988020000570406 */
                                                                                           /* 0x081fc400fe8007e1 */
        /*0208*/                   FFMA.RP R5, R4, R5, R4;                                 /* 0x5990020000570405 */
        /*0210*/                   MOV32I R7, 0x1;                                         /* 0x010000000017f007 */
        /*0218*/                   LOP32I.AND R4, R6.reuse, 0x7fffff;                      /* 0x040007fffff70604 */
                                                                                           /* 0x001fc400fe8007f1 */
        /*0228*/                   FSET.NEU.FTZ.AND R5, R6, R5, PT;                        /* 0x588d038000570605 */
        /*0230*/                   SHL R7, R7, R2;                                         /* 0x5c48000000270707 */
        /*0238*/                   LOP32I.OR R4, R4, 0x800000;                             /* 0x0420080000070404 */
                                                                                           /* 0x101fd400fe2007e5 */
        /*0248*/                   IADD R5, -R5, RZ;                                       /* 0x5c1200000ff70505 */
        /*0250*/                   LOP.AND R7, R4, R7;                                     /* 0x5c47000000770407 */
        /*0258*/                   LOP3.LUT R3, R5, R2.reuse, R4, 0xf8;                    /* 0x5be7020f80270503 */
                                                                                           /* 0x001fc400fec007fd */
        /*0268*/                   SHR.U32 R2, R7, R2;                                     /* 0x5c28000000270702 */
        /*0270*/                   LOP.OR R2, R3, R2;                                      /* 0x5c47020000270302 */
        /*0278*/                   ISETP.NE.U32.AND P0, PT, R2, RZ, PT;                    /* 0x5b6a03800ff70207 */
                                                                                           /* 0x001fc400fd6007f1 */
        /*0288*/                   LOP32I.AND R2, R0, 0x80000000;                          /* 0x0408000000070002 */
        /*0290*/                   ISETP.EQ.U32.AND P1, PT, R9, RZ, PT;                    /* 0x5b6403800ff7090f */
        /*0298*/                   ISETP.NE.U32.AND P0, PT, R2, RZ, P0;                    /* 0x5b6a00000ff70207 */
                                                                                           /* 0x001fd800fec007f6 */
        /*02a8*/                   IADD32I R2, R8, -0xfc;                                  /* 0x1c0ffffff0470802 */
        /*02b0*/                   SHR.U32 R2, R4, R2;                                     /* 0x5c28000000270402 */
        /*02b8*/               @P0 IADD32I R2, R2, 0x1;                                    /* 0x1c00000000100202 */
                                                                                           /* 0x001ffc00fe0007f6 */
        /*02c8*/               @P1 SHL R2, R2, 0x1;                                        /* 0x3848000000110202 */
        /*02d0*/         {         LOP3.LUT R0, R2, c[0x2][0xc], R0, 0xf8;                 /* 0x02f8000800370200 */
        /*02d8*/                   RET;        }                                           /* 0xe32000000007000f */
                                                                                           /* 0x001ffc01ffe0071d */
        /*02e8*/                   MUFU.RCP R0, R0;                                        /* 0x5080000000470000 */
        /*02f0*/                   RET;                                                    /* 0xe32000000007000f */
        /*02f8*/                   BRA 0x2f8;                                              /* 0xe2400fffff87000f */
		......................


