INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'RAM_2k'...
WARNING:sim - A core named 'RAM_2k' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'RAM_2k'...
Delivering associated files for 'RAM_2k'...
Delivering EJava files for 'RAM_2k'...
Generating implementation netlist for 'RAM_2k'...
INFO:sim - Pre-processing HDL files for 'RAM_2k'...
Running synthesis for 'RAM_2k'
Running ngcbuild...
Writing VEO instantiation template for 'RAM_2k'...
Writing Verilog behavioral simulation model for 'RAM_2k'...
WARNING:sim - Overwriting existing file
   E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k/doc/blk_mem_gen_v7_3_vinfo.html
   with file from view xilinx_documentation
Delivered 1 file into directory E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM_2k'...
Generating metadata file...
Regenerating ISE project file for 'RAM_2k'...
Generating ISE project...
XCO file found: RAM_2k.xco
XMDF file found: RAM_2k_xmdf.tcl
Adding E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k.asy -view all -origin_type
imported
Adding E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k.ngc -view all -origin_type
created
Checking file "E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k.ngc" for project
device match ...
File "E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k.ngc" device information
matches project device.
Adding E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k.sym -view all -origin_type
imported
Adding E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding E:/nes/s1/proj/txrx/ipcore_dir/tmp/_cg/RAM_2k.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM_2k"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM_2k'.
