{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531748170286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531748170290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 16 10:36:09 2018 " "Processing started: Mon Jul 16 10:36:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531748170290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531748170290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531748170292 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531748170687 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"SIGNAL\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement ULA.vhd(17) " "VHDL syntax error at ULA.vhd(17) near text \"SIGNAL\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171456 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"SIGNAL\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement ULA.vhd(18) " "VHDL syntax error at ULA.vhd(18) near text \"SIGNAL\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"SIGNAL\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement ULA.vhd(19) " "VHDL syntax error at ULA.vhd(19) near text \"SIGNAL\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"SIGNAL\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement ULA.vhd(20) " "VHDL syntax error at ULA.vhd(20) near text \"SIGNAL\";  expecting \"end\", or \"(\", or an identifier (\"signal\" is a reserved keyword), or a concurrent statement" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal ULA.vhd(23) " "VHDL syntax error at ULA.vhd(23) near text \".\";  expecting an identifier, or a string literal" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ULA.vhd(23) " "VHDL syntax error at ULA.vhd(23) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_BLOCK_PORT_GENERIC_POSITION_ASSIGN_CANNOT_FOLLOW_NAMED" "ULA.vhd(24) " "VHDL Association List error at ULA.vhd(24): positional associations must be listed before named associations" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 24 0 0 } }  } 0 10437 "VHDL Association List error at %1!s!: positional associations must be listed before named associations" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ULA.vhd(25) " "VHDL syntax error at ULA.vhd(25) near text \";\";  expecting \"<=\"" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal ULA.vhd(27) " "VHDL syntax error at ULA.vhd(27) near text \".\";  expecting an identifier, or a string literal" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ULA.vhd(27) " "VHDL syntax error at ULA.vhd(27) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ULA.vhd(29) " "VHDL syntax error at ULA.vhd(29) near text \";\";  expecting \"<=\"" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal ULA.vhd(31) " "VHDL syntax error at ULA.vhd(31) near text \".\";  expecting an identifier, or a string literal" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171457 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ULA.vhd(31) " "VHDL syntax error at ULA.vhd(31) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ULA.vhd(33) " "VHDL syntax error at ULA.vhd(33) near text \";\";  expecting \"<=\"" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting an identifier, or a string literal ULA.vhd(35) " "VHDL syntax error at ULA.vhd(35) near text \".\";  expecting an identifier, or a string literal" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\";  expecting \"(\", or \"'\", or \".\" ULA.vhd(35) " "VHDL syntax error at ULA.vhd(35) near text \"PORT\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171458 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" ULA.vhd(37) " "VHDL syntax error at ULA.vhd(37) near text \";\";  expecting \"<=\"" {  } { { "ULA.vhd" "" { Text "/home/alunoic/Documentos/Teste/ULA.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1531748171458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 0 0 " "Found 0 design units, including 0 entities, in source file ULA.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531748171460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file OR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC_OR-EXEC " "Found design unit 1: LOGIC_OR-EXEC" {  } { { "OR.vhd" "" { Text "/home/alunoic/Documentos/Teste/OR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531748171464 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_OR " "Found entity 1: LOGIC_OR" {  } { { "OR.vhd" "" { Text "/home/alunoic/Documentos/Teste/OR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531748171464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531748171464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AND.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGIC_AND-EXEC " "Found design unit 1: LOGIC_AND-EXEC" {  } { { "AND.vhd" "" { Text "/home/alunoic/Documentos/Teste/AND.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531748171466 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_AND " "Found entity 1: LOGIC_AND" {  } { { "AND.vhd" "" { Text "/home/alunoic/Documentos/Teste/AND.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531748171466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531748171466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-EXEC " "Found design unit 1: ADDER-EXEC" {  } { { "ADDER.vhd" "" { Text "/home/alunoic/Documentos/Teste/ADDER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531748171467 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "/home/alunoic/Documentos/Teste/ADDER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531748171467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531748171467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SUB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SUB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB-EXEC " "Found design unit 1: SUB-EXEC" {  } { { "SUB.vhd" "" { Text "/home/alunoic/Documentos/Teste/SUB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531748171468 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.vhd" "" { Text "/home/alunoic/Documentos/Teste/SUB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531748171468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531748171468 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531748171658 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 16 10:36:11 2018 " "Processing ended: Mon Jul 16 10:36:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531748171658 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531748171658 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531748171658 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531748171658 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 1  " "Quartus II Full Compilation was unsuccessful. 19 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531748171790 ""}
