<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NMSIS-Core: PMA Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nmsis_logo_small.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">NMSIS-Core
   &#160;<span id="projectnumber">Version 1.4.0</span>
   </div>
   <div id="projectbrief">NMSIS-Core support for Nuclei processor-based devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__NMSIS__Core__PMA__Functions.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">PMA Functions</div>  </div>
</div><!--header-->
<div class="contents">

<p>Functions that set/disable/enable different attribute type(Device/Non-Cacheable/Cacheable) memory regions, or get region info.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpma__config.html">pma_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6c41df5568ab2390243a88f4e0ff1a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga6c41df5568ab2390243a88f4e0ff1a92">PMA_REGION_TYPE_SECSHARE</a>&#160;&#160;&#160;(1UL &lt;&lt; 3)</td></tr>
<tr class="memdesc:ga6c41df5568ab2390243a88f4e0ff1a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set this region shareable between secure world and non-secure world, or else default is invalid.  <a href="group__NMSIS__Core__PMA__Functions.html#ga6c41df5568ab2390243a88f4e0ff1a92">More...</a><br /></td></tr>
<tr class="separator:ga6c41df5568ab2390243a88f4e0ff1a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab913aea8d1a48c7ec9cdb32d498b2c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gab913aea8d1a48c7ec9cdb32d498b2c10">PMA_REGION_TYPE_NC</a>&#160;&#160;&#160;(1UL &lt;&lt; 2)</td></tr>
<tr class="memdesc:gab913aea8d1a48c7ec9cdb32d498b2c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set this region Non-Cacheable, or else default is invalid.  <a href="group__NMSIS__Core__PMA__Functions.html#gab913aea8d1a48c7ec9cdb32d498b2c10">More...</a><br /></td></tr>
<tr class="separator:gab913aea8d1a48c7ec9cdb32d498b2c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaea3faf75fa5f049ab03977c17ff085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gacaea3faf75fa5f049ab03977c17ff085">PMA_REGION_TYPE_DEV</a>&#160;&#160;&#160;(1UL &lt;&lt; 1)</td></tr>
<tr class="memdesc:gacaea3faf75fa5f049ab03977c17ff085"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set this region Device, or else default is invalid.  <a href="group__NMSIS__Core__PMA__Functions.html#gacaea3faf75fa5f049ab03977c17ff085">More...</a><br /></td></tr>
<tr class="separator:gacaea3faf75fa5f049ab03977c17ff085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6097089421dfae829252cc6367aeecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gab6097089421dfae829252cc6367aeecd">PMA_REGION_TYPE_CA</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gab6097089421dfae829252cc6367aeecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set this region Cacheable, which is default.  <a href="group__NMSIS__Core__PMA__Functions.html#gab6097089421dfae829252cc6367aeecd">More...</a><br /></td></tr>
<tr class="separator:gab6097089421dfae829252cc6367aeecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449349afbf38ad771ba301cb26406caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga449349afbf38ad771ba301cb26406caf">PMA_REGION_ENA</a>&#160;&#160;&#160;(1UL &lt;&lt; 0)</td></tr>
<tr class="memdesc:ga449349afbf38ad771ba301cb26406caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable this region, then the region type will take effect.  <a href="group__NMSIS__Core__PMA__Functions.html#ga449349afbf38ad771ba301cb26406caf">More...</a><br /></td></tr>
<tr class="separator:ga449349afbf38ad771ba301cb26406caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbca9888a4414a8515bed96091926ffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gafbca9888a4414a8515bed96091926ffa">PMA_REGION_DIS</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:gafbca9888a4414a8515bed96091926ffa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable this region.  <a href="group__NMSIS__Core__PMA__Functions.html#gafbca9888a4414a8515bed96091926ffa">More...</a><br /></td></tr>
<tr class="separator:gafbca9888a4414a8515bed96091926ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9abb7b023f70b051c8fbe2ac78b0f7fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga9abb7b023f70b051c8fbe2ac78b0f7fa">PMA_SetRegion</a> (unsigned long entry_idx, <a class="el" href="structpma__config.html">pma_config</a> *pma_cfg)</td></tr>
<tr class="memdesc:ga9abb7b023f70b051c8fbe2ac78b0f7fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure one region in machine mode.  <a href="group__NMSIS__Core__PMA__Functions.html#ga9abb7b023f70b051c8fbe2ac78b0f7fa">More...</a><br /></td></tr>
<tr class="separator:ga9abb7b023f70b051c8fbe2ac78b0f7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a3a608cd726a10cab2afede8692db8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gab5a3a608cd726a10cab2afede8692db8">PMA_GetRegion</a> (unsigned long entry_idx, <a class="el" href="structpma__config.html">pma_config</a> *pma_cfg)</td></tr>
<tr class="memdesc:gab5a3a608cd726a10cab2afede8692db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the region info in machine mode.  <a href="group__NMSIS__Core__PMA__Functions.html#gab5a3a608cd726a10cab2afede8692db8">More...</a><br /></td></tr>
<tr class="separator:gab5a3a608cd726a10cab2afede8692db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec2d0e18906c33d8fef4dc5a609bb96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gaeec2d0e18906c33d8fef4dc5a609bb96">PMA_SetRegion_S</a> (unsigned long entry_idx, <a class="el" href="structpma__config.html">pma_config</a> *pma_cfg)</td></tr>
<tr class="memdesc:gaeec2d0e18906c33d8fef4dc5a609bb96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure one region for Secure S-Mode world to share with Non-Secure S-Mode world.  <a href="group__NMSIS__Core__PMA__Functions.html#gaeec2d0e18906c33d8fef4dc5a609bb96">More...</a><br /></td></tr>
<tr class="separator:gaeec2d0e18906c33d8fef4dc5a609bb96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49870460aa6f6e52002b87cc40623c3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga49870460aa6f6e52002b87cc40623c3a">PMA_GetRegion_S</a> (unsigned long entry_idx, <a class="el" href="structpma__config.html">pma_config</a> *pma_cfg)</td></tr>
<tr class="memdesc:ga49870460aa6f6e52002b87cc40623c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the region info of Secure S-Mode world sharing with Non-Secure S-Mode world.  <a href="group__NMSIS__Core__PMA__Functions.html#ga49870460aa6f6e52002b87cc40623c3a">More...</a><br /></td></tr>
<tr class="separator:ga49870460aa6f6e52002b87cc40623c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d41390fe44a9efe561beeaf4112b793"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga7d41390fe44a9efe561beeaf4112b793">PMA_EnableHwDevRegion</a> (unsigned long entry_idx)</td></tr>
<tr class="memdesc:ga7d41390fe44a9efe561beeaf4112b793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable hardware defined Device regions.  <a href="group__NMSIS__Core__PMA__Functions.html#ga7d41390fe44a9efe561beeaf4112b793">More...</a><br /></td></tr>
<tr class="separator:ga7d41390fe44a9efe561beeaf4112b793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaf7156814f60f41ba38d78fedf972ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gacaf7156814f60f41ba38d78fedf972ce">PMA_DisableHwDevRegion</a> (unsigned long entry_idx)</td></tr>
<tr class="memdesc:gacaf7156814f60f41ba38d78fedf972ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable hardware defined Device regions.  <a href="group__NMSIS__Core__PMA__Functions.html#gacaf7156814f60f41ba38d78fedf972ce">More...</a><br /></td></tr>
<tr class="separator:gacaf7156814f60f41ba38d78fedf972ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0acb75c0112331cfde30b70f2103ece4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga0acb75c0112331cfde30b70f2103ece4">PMA_EnableHwNCRegion</a> (unsigned long entry_idx)</td></tr>
<tr class="memdesc:ga0acb75c0112331cfde30b70f2103ece4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable hardware defined Non-Cacheable regions.  <a href="group__NMSIS__Core__PMA__Functions.html#ga0acb75c0112331cfde30b70f2103ece4">More...</a><br /></td></tr>
<tr class="separator:ga0acb75c0112331cfde30b70f2103ece4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3683f98e540ff36fe49c098023cd5e14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga3683f98e540ff36fe49c098023cd5e14">PMA_DisableHwNCRegion</a> (unsigned long entry_idx)</td></tr>
<tr class="memdesc:ga3683f98e540ff36fe49c098023cd5e14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable hardware defined Non-Cacheable regions.  <a href="group__NMSIS__Core__PMA__Functions.html#ga3683f98e540ff36fe49c098023cd5e14">More...</a><br /></td></tr>
<tr class="separator:ga3683f98e540ff36fe49c098023cd5e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e1df51c3be2c23ce053c0bb078aa0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gaa0e1df51c3be2c23ce053c0bb078aa0c">PMA_EnableHwCARegion</a> (unsigned long entry_idx)</td></tr>
<tr class="memdesc:gaa0e1df51c3be2c23ce053c0bb078aa0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable hardware defined Cacheable regions.  <a href="group__NMSIS__Core__PMA__Functions.html#gaa0e1df51c3be2c23ce053c0bb078aa0c">More...</a><br /></td></tr>
<tr class="separator:gaa0e1df51c3be2c23ce053c0bb078aa0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b19144355a74edf7b263b1022d6ece3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga3b19144355a74edf7b263b1022d6ece3">PMA_DisableHwCARegion</a> (unsigned long entry_idx)</td></tr>
<tr class="memdesc:ga3b19144355a74edf7b263b1022d6ece3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable hardware defined Cacheable regions.  <a href="group__NMSIS__Core__PMA__Functions.html#ga3b19144355a74edf7b263b1022d6ece3">More...</a><br /></td></tr>
<tr class="separator:ga3b19144355a74edf7b263b1022d6ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Functions that set/disable/enable different attribute type(Device/Non-Cacheable/Cacheable) memory regions, or get region info. </p>
<p>Nuclei provide Physical Memory Attribute(PMA) to define the attribute of memory.PMA will affect CPU access memory behavior.</p>
<p>PMA are split into three attributes:</p><ul>
<li>Device(abbreviated as 'DEV') Attribute</li>
<li>Non-Cacheable(abbreviated as 'NC') Attribute</li>
<li>Cacheable(abbreviated as 'CA') Attribute And correspondingly, the whole memory region are split into three regions: DEV Region/NC Region/CA Region</li>
</ul>
<p>Hardware provide some software CSR to set the pma by mattri(n)_base/mattri(n)_mask/sattri(n)_base/sattri(n)_mask</p>
<p>Hardware defined PMA regions(up to 8 DEV/NC/CA regions) can be disable or enable by CSR mmacro_dev_en/mmacro_noc_en/mmacro_ca_en </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gafbca9888a4414a8515bed96091926ffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafbca9888a4414a8515bed96091926ffa">&#9670;&nbsp;</a></span>PMA_REGION_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMA_REGION_DIS&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable this region. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00058">58</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>

</div>
</div>
<a id="ga449349afbf38ad771ba301cb26406caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga449349afbf38ad771ba301cb26406caf">&#9670;&nbsp;</a></span>PMA_REGION_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMA_REGION_ENA&#160;&#160;&#160;(1UL &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable this region, then the region type will take effect. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00057">57</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>

</div>
</div>
<a id="gab6097089421dfae829252cc6367aeecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6097089421dfae829252cc6367aeecd">&#9670;&nbsp;</a></span>PMA_REGION_TYPE_CA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMA_REGION_TYPE_CA&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set this region Cacheable, which is default. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00056">56</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>

</div>
</div>
<a id="gacaea3faf75fa5f049ab03977c17ff085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaea3faf75fa5f049ab03977c17ff085">&#9670;&nbsp;</a></span>PMA_REGION_TYPE_DEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMA_REGION_TYPE_DEV&#160;&#160;&#160;(1UL &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set this region Device, or else default is invalid. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00055">55</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>

</div>
</div>
<a id="gab913aea8d1a48c7ec9cdb32d498b2c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab913aea8d1a48c7ec9cdb32d498b2c10">&#9670;&nbsp;</a></span>PMA_REGION_TYPE_NC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMA_REGION_TYPE_NC&#160;&#160;&#160;(1UL &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set this region Non-Cacheable, or else default is invalid. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00054">54</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>

</div>
</div>
<a id="ga6c41df5568ab2390243a88f4e0ff1a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c41df5568ab2390243a88f4e0ff1a92">&#9670;&nbsp;</a></span>PMA_REGION_TYPE_SECSHARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMA_REGION_TYPE_SECSHARE&#160;&#160;&#160;(1UL &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set this region shareable between secure world and non-secure world, or else default is invalid. </p>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00053">53</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga3b19144355a74edf7b263b1022d6ece3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b19144355a74edf7b263b1022d6ece3">&#9670;&nbsp;</a></span>PMA_DisableHwCARegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void PMA_DisableHwCARegion </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable hardware defined Cacheable regions. </p>
<p>Disable Cacheable region by corresponding index </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-7) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>When there is no entry_idx, this field is tied to 0</li>
<li>For each region entry's address/size/attribute detail refers to RTL Configuration Stage</li>
<li>The regions can be overlapped as the prority: Non-Cacheable &gt; Cacheable &gt; Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gaa0e1df51c3be2c23ce053c0bb078aa0c">PMA_EnableHwCARegion</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00351">351</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;{</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga00f7f762dded721197b7af91d843307c">CSR_MMACRO_CA_EN</a>, 1UL &lt;&lt; entry_idx);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_ga14cf0513f6b576fcd1ff700b08f65543"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a></div><div class="ttdeci">#define __RV_CSR_CLEAR(csr, val)</div><div class="ttdoc">CSR operation Macro for csrc instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00734">core_feature_base.h:734</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga00f7f762dded721197b7af91d843307c"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga00f7f762dded721197b7af91d843307c">CSR_MMACRO_CA_EN</a></div><div class="ttdeci">#define CSR_MMACRO_CA_EN</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01010">riscv_encoding.h:1010</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00734">__RV_CSR_CLEAR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l01010">CSR_MMACRO_CA_EN</a>.</p>

</div>
</div>
<a id="gacaf7156814f60f41ba38d78fedf972ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacaf7156814f60f41ba38d78fedf972ce">&#9670;&nbsp;</a></span>PMA_DisableHwDevRegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void PMA_DisableHwDevRegion </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable hardware defined Device regions. </p>
<p>Disable Device region by corresponding index </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-7) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>When there is no entry_idx, this field is tied to 0</li>
<li>For each region entry's address/size/attribute detail refers to RTL Configuration Stage</li>
<li>The regions can be overlapped as the prority: Non-Cacheable &gt; Cacheable &gt; Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga7d41390fe44a9efe561beeaf4112b793">PMA_EnableHwDevRegion</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00279">279</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;{</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga43b2cc308290b5b25eba8ef078543db5">CSR_MMACRO_DEV_EN</a>, 1UL &lt;&lt; entry_idx);</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga43b2cc308290b5b25eba8ef078543db5"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga43b2cc308290b5b25eba8ef078543db5">CSR_MMACRO_DEV_EN</a></div><div class="ttdeci">#define CSR_MMACRO_DEV_EN</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01008">riscv_encoding.h:1008</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00734">__RV_CSR_CLEAR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l01008">CSR_MMACRO_DEV_EN</a>.</p>

</div>
</div>
<a id="ga3683f98e540ff36fe49c098023cd5e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3683f98e540ff36fe49c098023cd5e14">&#9670;&nbsp;</a></span>PMA_DisableHwNCRegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void PMA_DisableHwNCRegion </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable hardware defined Non-Cacheable regions. </p>
<p>Disable Non-Cacheable region by corresponding index </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-7) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>When there is no entry_idx, this field is tied to 0</li>
<li>For each region entry's address/size/attribute detail refers to RTL Configuration Stage</li>
<li>The regions can be overlapped as the prority: Non-Cacheable &gt; Cacheable &gt; Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga0acb75c0112331cfde30b70f2103ece4">PMA_EnableHwNCRegion</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00315">315</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;{</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga14cf0513f6b576fcd1ff700b08f65543">__RV_CSR_CLEAR</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaeb51f122ed21702b7a228115bab8b2d7">CSR_MMACRO_NOC_EN</a>, 1UL &lt;&lt; entry_idx);</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gaeb51f122ed21702b7a228115bab8b2d7"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaeb51f122ed21702b7a228115bab8b2d7">CSR_MMACRO_NOC_EN</a></div><div class="ttdeci">#define CSR_MMACRO_NOC_EN</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01009">riscv_encoding.h:1009</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00734">__RV_CSR_CLEAR</a>, and <a class="el" href="riscv__encoding_8h_source.html#l01009">CSR_MMACRO_NOC_EN</a>.</p>

</div>
</div>
<a id="gaa0e1df51c3be2c23ce053c0bb078aa0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e1df51c3be2c23ce053c0bb078aa0c">&#9670;&nbsp;</a></span>PMA_EnableHwCARegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void PMA_EnableHwCARegion </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable hardware defined Cacheable regions. </p>
<p>Enable Cacheable region by corresponding index </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-7) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>When there is no entry_idx, this field is tied to 0</li>
<li>For each region entry's address/size/attribute detail refers to RTL Configuration Stage</li>
<li>The regions can be overlapped as the prority: Non-Cacheable &gt; Cacheable &gt; Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga3b19144355a74edf7b263b1022d6ece3">PMA_DisableHwCARegion</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00333">333</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;{</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga00f7f762dded721197b7af91d843307c">CSR_MMACRO_CA_EN</a>, 1UL &lt;&lt; entry_idx);</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_gafdbd9b5a14b44913675d0fa73ca6716f"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a></div><div class="ttdeci">#define __RV_CSR_SET(csr, val)</div><div class="ttdoc">CSR operation Macro for csrs instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00697">core_feature_base.h:697</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00697">__RV_CSR_SET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l01010">CSR_MMACRO_CA_EN</a>.</p>

</div>
</div>
<a id="ga7d41390fe44a9efe561beeaf4112b793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d41390fe44a9efe561beeaf4112b793">&#9670;&nbsp;</a></span>PMA_EnableHwDevRegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void PMA_EnableHwDevRegion </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable hardware defined Device regions. </p>
<p>Enable Device region by corresponding index </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-7) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>When there is no entry_idx, this field is tied to 0</li>
<li>For each region entry's address/size/attribute detail refers to RTL Configuration Stage</li>
<li>The regions can be overlapped as the prority: Non-Cacheable &gt; Cacheable &gt; Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__PMA__Functions.html#gacaf7156814f60f41ba38d78fedf972ce">PMA_DisableHwDevRegion</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00261">261</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;{</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga43b2cc308290b5b25eba8ef078543db5">CSR_MMACRO_DEV_EN</a>, 1UL &lt;&lt; entry_idx);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00697">__RV_CSR_SET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l01008">CSR_MMACRO_DEV_EN</a>.</p>

</div>
</div>
<a id="ga0acb75c0112331cfde30b70f2103ece4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0acb75c0112331cfde30b70f2103ece4">&#9670;&nbsp;</a></span>PMA_EnableHwNCRegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> void PMA_EnableHwNCRegion </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable hardware defined Non-Cacheable regions. </p>
<p>Enable Non-Cacheable region by corresponding index </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-7) </td></tr>
  </table>
  </dd>
</dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>This function can be called in M-Mode only.</li>
<li>When there is no entry_idx, this field is tied to 0</li>
<li>For each region entry's address/size/attribute detail refers to RTL Configuration Stage</li>
<li>The regions can be overlapped as the prority: Non-Cacheable &gt; Cacheable &gt; Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable </li>
</ul>
</dd></dl>
<dl class="section see"><dt>See also</dt><dd><ul>
<li><a class="el" href="group__NMSIS__Core__PMA__Functions.html#ga3683f98e540ff36fe49c098023cd5e14">PMA_DisableHwNCRegion</a> </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00297">297</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;{</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gafdbd9b5a14b44913675d0fa73ca6716f">__RV_CSR_SET</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaeb51f122ed21702b7a228115bab8b2d7">CSR_MMACRO_NOC_EN</a>, 1UL &lt;&lt; entry_idx);</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00697">__RV_CSR_SET</a>, and <a class="el" href="riscv__encoding_8h_source.html#l01009">CSR_MMACRO_NOC_EN</a>.</p>

</div>
</div>
<a id="gab5a3a608cd726a10cab2afede8692db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5a3a608cd726a10cab2afede8692db8">&#9670;&nbsp;</a></span>PMA_GetRegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long PMA_GetRegion </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structpma__config.html">pma_config</a> *&#160;</td>
          <td class="paramname"><em>pma_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the region info in machine mode. </p>
<p>Read the region(0-n) info of base address/region type/region size/enable status </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-n) of paired mattri(n)_mask and mattri(n)_base </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pma_cfg</td><td>Region info read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if success, else -1 </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>entry_idx(0-n) depends on number of paired mattri(n)_mask and mattri(n)_base, refer to Nuclei ISA specifications</li>
<li>Not all the entry_idx(0-n) could set to all the types freely, refer to Nuclei ISA specifications </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00139">139</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;{</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> mask, base;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    uint32_t mpasize = *(uint32_t *)__IINFO_MPASIZE_ADDR;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">if</span> ((entry_idx + 1) &gt; __PMA_CSR_NUM) {</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    <span class="keywordflow">switch</span> (entry_idx) {</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <span class="keywordflow">case</span> 0: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9382655ddfcbdb5320a1e4e8500b1745">CSR_MATTRI0_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaaa28d62120f9a975757bd2a762fce1ba">CSR_MATTRI0_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keywordflow">case</span> 1: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gadb5f4efa74d941ead38b471551ec012e">CSR_MATTRI1_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gad42c2145f20ae8968857e8095e3239c9">CSR_MATTRI1_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <span class="keywordflow">case</span> 2: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7615555a070a20572e6104383fafd499">CSR_MATTRI2_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga55009dada9deee5754aea2a1511345b9">CSR_MATTRI2_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <span class="keywordflow">case</span> 3: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga43d810a75f84e220d839a4a08a188dff">CSR_MATTRI3_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5fb56d520418e835c8718b023bf04d48">CSR_MATTRI3_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">case</span> 4: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga22cdf04247386bb3c566d11e487e70e6">CSR_MATTRI4_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga8bfe9adbc144f9ab35a706d66597f987">CSR_MATTRI4_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keywordflow">case</span> 5: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga8cea5688d9efaaecada7edc5e9d643a8">CSR_MATTRI5_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4817c790b13c2c75cf739ca4d886d322">CSR_MATTRI5_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordflow">case</span> 6: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga659bcd2a14fd0d88821e909a634f2668">CSR_MATTRI6_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga0c99e102b848a75f1b7b1b7776ecd1e9">CSR_MATTRI6_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="keywordflow">case</span> 7: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab8278cb2def6dceaeca759bdbd7e4ef3">CSR_MATTRI7_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga1b27494475e2d6b7cf60b79e0e236b5d">CSR_MATTRI7_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        <span class="keywordflow">default</span>: <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    }</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    pma_cfg-&gt;<a class="code" href="structpma__config.html#a4b6762ec3aa81bd46fe46b02a10b0d6c">region_type</a> = (<span class="keywordtype">unsigned</span> long)(base &amp; 0x0E);</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    pma_cfg-&gt;<a class="code" href="structpma__config.html#a4088b4572e7b416bef628c75fd392f1e">region_base</a> = (<span class="keywordtype">unsigned</span> long)((base &gt;&gt; 12) &lt;&lt; 12);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    pma_cfg-&gt;<a class="code" href="structpma__config.html#ad25354f7c4fbcdd1f144726b732f23fd">region_size</a> = (<span class="keywordtype">unsigned</span> long)(1UL &lt;&lt; (mask == 0 ? mpasize : <a class="code" href="group__NMSIS__Core__ARMCompatiable__Functions.html#ga211738702768401adf8308c35e854ef3">__CTZ</a>(mask)));</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    pma_cfg-&gt;<a class="code" href="structpma__config.html#a563ebc36c226f9639695464dc70cf7c9">region_enable</a> = (uint16_t)(base &amp; 0x01);</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__ARMCompatiable__Functions_html_ga211738702768401adf8308c35e854ef3"><div class="ttname"><a href="group__NMSIS__Core__ARMCompatiable__Functions.html#ga211738702768401adf8308c35e854ef3">__CTZ</a></div><div class="ttdeci">__STATIC_FORCEINLINE unsigned long __CTZ(unsigned long data)</div><div class="ttdoc">Count tailing zero.</div><div class="ttdef"><b>Definition:</b> <a href="core__compatiable_8h_source.html#l00257">core_compatiable.h:257</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_ga355c96e5bd1ab3df0203e23a887c00c0"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a></div><div class="ttdeci">#define __RV_CSR_READ(csr)</div><div class="ttdoc">CSR operation Macro for csrr instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00642">core_feature_base.h:642</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga0c99e102b848a75f1b7b1b7776ecd1e9"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga0c99e102b848a75f1b7b1b7776ecd1e9">CSR_MATTRI6_BASE</a></div><div class="ttdeci">#define CSR_MATTRI6_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01023">riscv_encoding.h:1023</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga1b27494475e2d6b7cf60b79e0e236b5d"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga1b27494475e2d6b7cf60b79e0e236b5d">CSR_MATTRI7_BASE</a></div><div class="ttdeci">#define CSR_MATTRI7_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01025">riscv_encoding.h:1025</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga22cdf04247386bb3c566d11e487e70e6"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga22cdf04247386bb3c566d11e487e70e6">CSR_MATTRI4_MASK</a></div><div class="ttdeci">#define CSR_MATTRI4_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01020">riscv_encoding.h:1020</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga43d810a75f84e220d839a4a08a188dff"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga43d810a75f84e220d839a4a08a188dff">CSR_MATTRI3_MASK</a></div><div class="ttdeci">#define CSR_MATTRI3_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01018">riscv_encoding.h:1018</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga4817c790b13c2c75cf739ca4d886d322"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4817c790b13c2c75cf739ca4d886d322">CSR_MATTRI5_BASE</a></div><div class="ttdeci">#define CSR_MATTRI5_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01021">riscv_encoding.h:1021</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga55009dada9deee5754aea2a1511345b9"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga55009dada9deee5754aea2a1511345b9">CSR_MATTRI2_BASE</a></div><div class="ttdeci">#define CSR_MATTRI2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01015">riscv_encoding.h:1015</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga5fb56d520418e835c8718b023bf04d48"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga5fb56d520418e835c8718b023bf04d48">CSR_MATTRI3_BASE</a></div><div class="ttdeci">#define CSR_MATTRI3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01017">riscv_encoding.h:1017</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga659bcd2a14fd0d88821e909a634f2668"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga659bcd2a14fd0d88821e909a634f2668">CSR_MATTRI6_MASK</a></div><div class="ttdeci">#define CSR_MATTRI6_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01024">riscv_encoding.h:1024</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga7615555a070a20572e6104383fafd499"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7615555a070a20572e6104383fafd499">CSR_MATTRI2_MASK</a></div><div class="ttdeci">#define CSR_MATTRI2_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01016">riscv_encoding.h:1016</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga8bfe9adbc144f9ab35a706d66597f987"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga8bfe9adbc144f9ab35a706d66597f987">CSR_MATTRI4_BASE</a></div><div class="ttdeci">#define CSR_MATTRI4_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01019">riscv_encoding.h:1019</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga8cea5688d9efaaecada7edc5e9d643a8"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga8cea5688d9efaaecada7edc5e9d643a8">CSR_MATTRI5_MASK</a></div><div class="ttdeci">#define CSR_MATTRI5_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01022">riscv_encoding.h:1022</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga9382655ddfcbdb5320a1e4e8500b1745"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9382655ddfcbdb5320a1e4e8500b1745">CSR_MATTRI0_MASK</a></div><div class="ttdeci">#define CSR_MATTRI0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01012">riscv_encoding.h:1012</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gaaa28d62120f9a975757bd2a762fce1ba"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaaa28d62120f9a975757bd2a762fce1ba">CSR_MATTRI0_BASE</a></div><div class="ttdeci">#define CSR_MATTRI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01011">riscv_encoding.h:1011</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gab8278cb2def6dceaeca759bdbd7e4ef3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gab8278cb2def6dceaeca759bdbd7e4ef3">CSR_MATTRI7_MASK</a></div><div class="ttdeci">#define CSR_MATTRI7_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01026">riscv_encoding.h:1026</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gad42c2145f20ae8968857e8095e3239c9"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gad42c2145f20ae8968857e8095e3239c9">CSR_MATTRI1_BASE</a></div><div class="ttdeci">#define CSR_MATTRI1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01013">riscv_encoding.h:1013</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gadb5f4efa74d941ead38b471551ec012e"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gadb5f4efa74d941ead38b471551ec012e">CSR_MATTRI1_MASK</a></div><div class="ttdeci">#define CSR_MATTRI1_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01014">riscv_encoding.h:1014</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__Registers_html_ga4dee6b95a366e4c3162d814d81a1301b"><div class="ttname"><a href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a></div><div class="ttdeci">unsigned long rv_csr_t</div><div class="ttdoc">Type of Control and Status Register(CSR), depends on the XLEN defined in RISC-V.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00055">core_feature_base.h:55</a></div></div>
<div class="ttc" id="astructpma__config_html_a4088b4572e7b416bef628c75fd392f1e"><div class="ttname"><a href="structpma__config.html#a4088b4572e7b416bef628c75fd392f1e">pma_config::region_base</a></div><div class="ttdeci">unsigned long region_base</div><div class="ttdoc">Base physical address, which needs to be 4K byte aligned.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__pma_8h_source.html#l00064">core_feature_pma.h:64</a></div></div>
<div class="ttc" id="astructpma__config_html_a4b6762ec3aa81bd46fe46b02a10b0d6c"><div class="ttname"><a href="structpma__config.html#a4b6762ec3aa81bd46fe46b02a10b0d6c">pma_config::region_type</a></div><div class="ttdeci">uint16_t region_type</div><div class="ttdoc">Type could be PMA_REGION_TYPE_SECSHARE, PMA_REGION_TYPE_NC, PMA_REGION_TYPE_DEV, PMA_REGION_TYPE_CA P...</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__pma_8h_source.html#l00075">core_feature_pma.h:75</a></div></div>
<div class="ttc" id="astructpma__config_html_a563ebc36c226f9639695464dc70cf7c9"><div class="ttname"><a href="structpma__config.html#a563ebc36c226f9639695464dc70cf7c9">pma_config::region_enable</a></div><div class="ttdeci">uint16_t region_enable</div><div class="ttdoc">Enable or disable the region, could be PMA_REGION_ENA, PMA_REGION_DIS.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__pma_8h_source.html#l00079">core_feature_pma.h:79</a></div></div>
<div class="ttc" id="astructpma__config_html_ad25354f7c4fbcdd1f144726b732f23fd"><div class="ttname"><a href="structpma__config.html#ad25354f7c4fbcdd1f144726b732f23fd">pma_config::region_size</a></div><div class="ttdeci">unsigned long region_size</div><div class="ttdoc">Region size, which needs to be 4K byte aligned; the region_base should be integer multiples of region...</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__pma_8h_source.html#l00068">core_feature_pma.h:68</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__compatiable_8h_source.html#l00257">__CTZ()</a>, <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l01011">CSR_MATTRI0_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01012">CSR_MATTRI0_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01013">CSR_MATTRI1_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01014">CSR_MATTRI1_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01015">CSR_MATTRI2_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01016">CSR_MATTRI2_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01017">CSR_MATTRI3_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01018">CSR_MATTRI3_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01019">CSR_MATTRI4_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01020">CSR_MATTRI4_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01021">CSR_MATTRI5_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01022">CSR_MATTRI5_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01023">CSR_MATTRI6_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01024">CSR_MATTRI6_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01025">CSR_MATTRI7_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01026">CSR_MATTRI7_MASK</a>, <a class="el" href="core__feature__pma_8h_source.html#l00064">pma_config::region_base</a>, <a class="el" href="core__feature__pma_8h_source.html#l00079">pma_config::region_enable</a>, <a class="el" href="core__feature__pma_8h_source.html#l00068">pma_config::region_size</a>, and <a class="el" href="core__feature__pma_8h_source.html#l00075">pma_config::region_type</a>.</p>

</div>
</div>
<a id="ga49870460aa6f6e52002b87cc40623c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49870460aa6f6e52002b87cc40623c3a">&#9670;&nbsp;</a></span>PMA_GetRegion_S()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long PMA_GetRegion_S </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structpma__config.html">pma_config</a> *&#160;</td>
          <td class="paramname"><em>pma_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the region info of Secure S-Mode world sharing with Non-Secure S-Mode world. </p>
<p>Read the region(0-7) info of base address/region size/enable status </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-7) of paired sattri(n)_mask and sattri(n)_base </td></tr>
    <tr><td class="paramdir">[out]</td><td class="paramname">pma_cfg</td><td>Region info read </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if success, else -1 </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>Unlike mattri(n)_base, there's no DEV Region/NC Region/CA Region type </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00219">219</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;{</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> mask, base;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    uint32_t mpasize = *(uint32_t *)__IINFO_MPASIZE_ADDR;</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">if</span> ((entry_idx + 1) &gt; __PMA_SEC_CSR_NUM) {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    }</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160; </div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="keywordflow">switch</span> (entry_idx) {</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <span class="keywordflow">case</span> 0: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga34cc0848d3c784acb4041c775079b2db">CSR_SATTRI0_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9558c70b91bde6cfb0f3185a84c6d197">CSR_SATTRI0_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="keywordflow">case</span> 1: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga0ba3514dafcba3f0ecae2eec87f70aba">CSR_SATTRI1_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga1190f7f25e3ea11fff678c8c6f4a6d60">CSR_SATTRI1_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keywordflow">case</span> 2: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gabeb67302bc57561d8a331fb3f6cf56ef">CSR_SATTRI2_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gadced76c9c649187ee84b6efe25c9e141">CSR_SATTRI2_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <span class="keywordflow">case</span> 3: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga1dc69ba784813e545e4533847003dd06">CSR_SATTRI3_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga3dfb9c7d04428e1a98877da57f5b9ec1">CSR_SATTRI3_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="keywordflow">case</span> 4: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaf2835f15193280f7b6ea3e03cf471a85">CSR_SATTRI4_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7a641639e1603a43bbd537ef467ce343">CSR_SATTRI4_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="keywordflow">case</span> 5: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa30fe8bd2002e989b2c471861a16410a">CSR_SATTRI5_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4b790f491ae6e18fa6cab10dd24d88ff">CSR_SATTRI5_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        <span class="keywordflow">case</span> 6: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaf5aaf643ed0c9aefcbb16d90ed17a584">CSR_SATTRI6_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa385706fc547166be18f7bdf62027f51">CSR_SATTRI6_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        <span class="keywordflow">case</span> 7: mask = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6ee9957dfb3d2ca375060f1ee3003bf3">CSR_SATTRI7_MASK</a>); base = <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#ga355c96e5bd1ab3df0203e23a887c00c0">__RV_CSR_READ</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gac31b3d4ee730381ded07f8ede621d9c9">CSR_SATTRI7_BASE</a>); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <span class="keywordflow">default</span>: <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    }</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160; </div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    pma_cfg-&gt;<a class="code" href="structpma__config.html#a4088b4572e7b416bef628c75fd392f1e">region_base</a> = (<span class="keywordtype">unsigned</span> long)((base &gt;&gt; 12) &lt;&lt; 12);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    pma_cfg-&gt;<a class="code" href="structpma__config.html#ad25354f7c4fbcdd1f144726b732f23fd">region_size</a> = (<span class="keywordtype">unsigned</span> long)(1UL &lt;&lt; (mask == 0 ? mpasize : <a class="code" href="group__NMSIS__Core__ARMCompatiable__Functions.html#ga211738702768401adf8308c35e854ef3">__CTZ</a>(mask)));</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    pma_cfg-&gt;<a class="code" href="structpma__config.html#a563ebc36c226f9639695464dc70cf7c9">region_enable</a> = (uint16_t)(base &amp; 0x01);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga0ba3514dafcba3f0ecae2eec87f70aba"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga0ba3514dafcba3f0ecae2eec87f70aba">CSR_SATTRI1_MASK</a></div><div class="ttdeci">#define CSR_SATTRI1_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01030">riscv_encoding.h:1030</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga1190f7f25e3ea11fff678c8c6f4a6d60"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga1190f7f25e3ea11fff678c8c6f4a6d60">CSR_SATTRI1_BASE</a></div><div class="ttdeci">#define CSR_SATTRI1_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01029">riscv_encoding.h:1029</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga1dc69ba784813e545e4533847003dd06"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga1dc69ba784813e545e4533847003dd06">CSR_SATTRI3_MASK</a></div><div class="ttdeci">#define CSR_SATTRI3_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01034">riscv_encoding.h:1034</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga34cc0848d3c784acb4041c775079b2db"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga34cc0848d3c784acb4041c775079b2db">CSR_SATTRI0_MASK</a></div><div class="ttdeci">#define CSR_SATTRI0_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01028">riscv_encoding.h:1028</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga3dfb9c7d04428e1a98877da57f5b9ec1"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga3dfb9c7d04428e1a98877da57f5b9ec1">CSR_SATTRI3_BASE</a></div><div class="ttdeci">#define CSR_SATTRI3_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01033">riscv_encoding.h:1033</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga4b790f491ae6e18fa6cab10dd24d88ff"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga4b790f491ae6e18fa6cab10dd24d88ff">CSR_SATTRI5_BASE</a></div><div class="ttdeci">#define CSR_SATTRI5_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01037">riscv_encoding.h:1037</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga6ee9957dfb3d2ca375060f1ee3003bf3"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga6ee9957dfb3d2ca375060f1ee3003bf3">CSR_SATTRI7_MASK</a></div><div class="ttdeci">#define CSR_SATTRI7_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01042">riscv_encoding.h:1042</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga7a641639e1603a43bbd537ef467ce343"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga7a641639e1603a43bbd537ef467ce343">CSR_SATTRI4_BASE</a></div><div class="ttdeci">#define CSR_SATTRI4_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01035">riscv_encoding.h:1035</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_ga9558c70b91bde6cfb0f3185a84c6d197"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#ga9558c70b91bde6cfb0f3185a84c6d197">CSR_SATTRI0_BASE</a></div><div class="ttdeci">#define CSR_SATTRI0_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01027">riscv_encoding.h:1027</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gaa30fe8bd2002e989b2c471861a16410a"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaa30fe8bd2002e989b2c471861a16410a">CSR_SATTRI5_MASK</a></div><div class="ttdeci">#define CSR_SATTRI5_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01038">riscv_encoding.h:1038</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gaa385706fc547166be18f7bdf62027f51"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaa385706fc547166be18f7bdf62027f51">CSR_SATTRI6_BASE</a></div><div class="ttdeci">#define CSR_SATTRI6_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01039">riscv_encoding.h:1039</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gabeb67302bc57561d8a331fb3f6cf56ef"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gabeb67302bc57561d8a331fb3f6cf56ef">CSR_SATTRI2_MASK</a></div><div class="ttdeci">#define CSR_SATTRI2_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01032">riscv_encoding.h:1032</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gac31b3d4ee730381ded07f8ede621d9c9"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gac31b3d4ee730381ded07f8ede621d9c9">CSR_SATTRI7_BASE</a></div><div class="ttdeci">#define CSR_SATTRI7_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01041">riscv_encoding.h:1041</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gadced76c9c649187ee84b6efe25c9e141"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gadced76c9c649187ee84b6efe25c9e141">CSR_SATTRI2_BASE</a></div><div class="ttdeci">#define CSR_SATTRI2_BASE</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01031">riscv_encoding.h:1031</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gaf2835f15193280f7b6ea3e03cf471a85"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaf2835f15193280f7b6ea3e03cf471a85">CSR_SATTRI4_MASK</a></div><div class="ttdeci">#define CSR_SATTRI4_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01036">riscv_encoding.h:1036</a></div></div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Registers_html_gaf5aaf643ed0c9aefcbb16d90ed17a584"><div class="ttname"><a href="group__NMSIS__Core__CSR__Registers.html#gaf5aaf643ed0c9aefcbb16d90ed17a584">CSR_SATTRI6_MASK</a></div><div class="ttdeci">#define CSR_SATTRI6_MASK</div><div class="ttdef"><b>Definition:</b> <a href="riscv__encoding_8h_source.html#l01040">riscv_encoding.h:1040</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__compatiable_8h_source.html#l00257">__CTZ()</a>, <a class="el" href="core__feature__base_8h_source.html#l00642">__RV_CSR_READ</a>, <a class="el" href="riscv__encoding_8h_source.html#l01027">CSR_SATTRI0_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01028">CSR_SATTRI0_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01029">CSR_SATTRI1_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01030">CSR_SATTRI1_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01031">CSR_SATTRI2_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01032">CSR_SATTRI2_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01033">CSR_SATTRI3_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01034">CSR_SATTRI3_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01035">CSR_SATTRI4_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01036">CSR_SATTRI4_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01037">CSR_SATTRI5_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01038">CSR_SATTRI5_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01039">CSR_SATTRI6_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01040">CSR_SATTRI6_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01041">CSR_SATTRI7_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01042">CSR_SATTRI7_MASK</a>, <a class="el" href="core__feature__pma_8h_source.html#l00064">pma_config::region_base</a>, <a class="el" href="core__feature__pma_8h_source.html#l00079">pma_config::region_enable</a>, and <a class="el" href="core__feature__pma_8h_source.html#l00068">pma_config::region_size</a>.</p>

</div>
</div>
<a id="ga9abb7b023f70b051c8fbe2ac78b0f7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9abb7b023f70b051c8fbe2ac78b0f7fa">&#9670;&nbsp;</a></span>PMA_SetRegion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long PMA_SetRegion </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structpma__config.html">pma_config</a> *&#160;</td>
          <td class="paramname"><em>pma_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure one region in machine mode. </p>
<p>Set the region(0-n) info of base address/region type/region size/enable status </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-n) of paired mattri(n)_mask and mattri(n)_base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pma_cfg</td><td>Region info to configure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>-1 failure, else 0 success </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>The entry_idx(0-n) depends on number of paired mattri(n)_mask and mattri(n)_base, refer to Nuclei ISA specifications</li>
<li>Not all the entry_idx(0-n) could set to all the types freely, refer to Nuclei ISA specifications</li>
<li>The mattri(n)_mask must be written first, before mattri(n)_base, which the api takes care of.</li>
<li>The higher bits of mattri(n)_mask should be continuously 1, the remaining lower bits should be all 0 and the number (N) of 0 means the size of this region(2^N bytes)</li>
<li>Region granularity is 4KB, so the low 12-bits of mattri(n)_mask must be 0, which the api takes care of</li>
<li>The regions can be overlapped as the prority: Non-Cacheable &gt; Cacheable &gt; Device, but especially be careful not to overlap software's instruction/data sections by Device, or overlap Device(like uart) memory by Cacheable </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00099">99</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="comment">// 4KB aligned</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> size = (pma_cfg-&gt;<a class="code" href="structpma__config.html#ad25354f7c4fbcdd1f144726b732f23fd">region_size</a> &gt;&gt; 12) &lt;&lt; 12;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> base_addr = (pma_cfg-&gt;<a class="code" href="structpma__config.html#a4088b4572e7b416bef628c75fd392f1e">region_base</a> &gt;&gt; 12) &lt;&lt; 12;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">if</span> ((entry_idx + 1) &gt; __PMA_CSR_NUM) {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    }</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> mask = (<span class="keywordtype">unsigned</span> long)(~(size - 1));</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <a class="code" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> base = pma_cfg-&gt;<a class="code" href="structpma__config.html#a4b6762ec3aa81bd46fe46b02a10b0d6c">region_type</a> | base_addr | pma_cfg-&gt;<a class="code" href="structpma__config.html#a563ebc36c226f9639695464dc70cf7c9">region_enable</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">switch</span> (entry_idx) {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        <span class="comment">// Bit[MXLEN-1:PA_SIZE] of mattri(n)_mask is reserved 0</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="keywordflow">case</span> 0: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9382655ddfcbdb5320a1e4e8500b1745">CSR_MATTRI0_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaaa28d62120f9a975757bd2a762fce1ba">CSR_MATTRI0_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">case</span> 1: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gadb5f4efa74d941ead38b471551ec012e">CSR_MATTRI1_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gad42c2145f20ae8968857e8095e3239c9">CSR_MATTRI1_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        <span class="keywordflow">case</span> 2: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7615555a070a20572e6104383fafd499">CSR_MATTRI2_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga55009dada9deee5754aea2a1511345b9">CSR_MATTRI2_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <span class="keywordflow">case</span> 3: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga43d810a75f84e220d839a4a08a188dff">CSR_MATTRI3_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga5fb56d520418e835c8718b023bf04d48">CSR_MATTRI3_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">case</span> 4: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga22cdf04247386bb3c566d11e487e70e6">CSR_MATTRI4_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga8bfe9adbc144f9ab35a706d66597f987">CSR_MATTRI4_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">case</span> 5: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga8cea5688d9efaaecada7edc5e9d643a8">CSR_MATTRI5_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4817c790b13c2c75cf739ca4d886d322">CSR_MATTRI5_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="keywordflow">case</span> 6: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga659bcd2a14fd0d88821e909a634f2668">CSR_MATTRI6_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga0c99e102b848a75f1b7b1b7776ecd1e9">CSR_MATTRI6_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">case</span> 7: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gab8278cb2def6dceaeca759bdbd7e4ef3">CSR_MATTRI7_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga1b27494475e2d6b7cf60b79e0e236b5d">CSR_MATTRI7_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        <span class="keywordflow">default</span>: <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    }</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;}</div>
<div class="ttc" id="agroup__NMSIS__Core__CSR__Register__Access_html_gaa2d43f43f3f333cfd8e5a326a2aed413"><div class="ttname"><a href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a></div><div class="ttdeci">#define __RV_CSR_WRITE(csr, val)</div><div class="ttdoc">CSR operation Macro for csrw instruction.</div><div class="ttdef"><b>Definition:</b> <a href="core__feature__base_8h_source.html#l00660">core_feature_base.h:660</a></div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01011">CSR_MATTRI0_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01012">CSR_MATTRI0_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01013">CSR_MATTRI1_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01014">CSR_MATTRI1_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01015">CSR_MATTRI2_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01016">CSR_MATTRI2_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01017">CSR_MATTRI3_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01018">CSR_MATTRI3_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01019">CSR_MATTRI4_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01020">CSR_MATTRI4_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01021">CSR_MATTRI5_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01022">CSR_MATTRI5_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01023">CSR_MATTRI6_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01024">CSR_MATTRI6_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01025">CSR_MATTRI7_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01026">CSR_MATTRI7_MASK</a>, <a class="el" href="core__feature__pma_8h_source.html#l00064">pma_config::region_base</a>, <a class="el" href="core__feature__pma_8h_source.html#l00079">pma_config::region_enable</a>, <a class="el" href="core__feature__pma_8h_source.html#l00068">pma_config::region_size</a>, and <a class="el" href="core__feature__pma_8h_source.html#l00075">pma_config::region_type</a>.</p>

</div>
</div>
<a id="gaeec2d0e18906c33d8fef4dc5a609bb96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeec2d0e18906c33d8fef4dc5a609bb96">&#9670;&nbsp;</a></span>PMA_SetRegion_S()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__NMSIS__Core__CompilerControl.html#gab904513442afdf77d4f8c74f23cbb040">__STATIC_FORCEINLINE</a> long PMA_SetRegion_S </td>
          <td>(</td>
          <td class="paramtype">unsigned long&#160;</td>
          <td class="paramname"><em>entry_idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structpma__config.html">pma_config</a> *&#160;</td>
          <td class="paramname"><em>pma_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure one region for Secure S-Mode world to share with Non-Secure S-Mode world. </p>
<p>Set the region(0-7) info of base address/region size/enable status </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">entry_idx</td><td>Index(0-7) of paired sattri(n)_mask and sattri(n)_base </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pma_cfg</td><td>Region info to configure </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>0 if success, else -1 </dd></dl>
<dl class="section remark"><dt>Remarks</dt><dd><ul>
<li>sattri(n)_mask must be written first, before sattri(n)_base, which the api takes care of</li>
<li>The higher bits of sattri(n)_mask should be continuously 1, the remaining lower bits should be all 0 and the number (N) of 0 means the size of this region(2^N bytes)</li>
<li>Region granularity is 4KB, so the low 12-bits of sattri(n)_mask must be 0, which the api takes care of</li>
<li>Unlike mattri(n)_base, there's no DEV Region/NC Region/CA Region type </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="core__feature__pma_8h_source.html#l00181">181</a> of file <a class="el" href="core__feature__pma_8h_source.html">core_feature_pma.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;{</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="comment">// 4KB aligned</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> size = (pma_cfg-&gt;<a class="code" href="structpma__config.html#ad25354f7c4fbcdd1f144726b732f23fd">region_size</a> &gt;&gt; 12) &lt;&lt; 12;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> base_addr = (pma_cfg-&gt;<a class="code" href="structpma__config.html#a4088b4572e7b416bef628c75fd392f1e">region_base</a> &gt;&gt; 12) &lt;&lt; 12;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordflow">if</span> ((entry_idx + 1) &gt; __PMA_SEC_CSR_NUM) {</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    }</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> mask = (<span class="keywordtype">unsigned</span> long)(~(size - 1));</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="group__NMSIS__Core__Registers.html#ga4dee6b95a366e4c3162d814d81a1301b">rv_csr_t</a> base = base_addr | pma_cfg-&gt;<a class="code" href="structpma__config.html#a563ebc36c226f9639695464dc70cf7c9">region_enable</a>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">switch</span> (entry_idx) {</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="comment">// Bit[MXLEN-1:PA_SIZE] of sattri(n)_mask is reserved 0</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">case</span> 0: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga34cc0848d3c784acb4041c775079b2db">CSR_SATTRI0_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga9558c70b91bde6cfb0f3185a84c6d197">CSR_SATTRI0_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <span class="keywordflow">case</span> 1: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga0ba3514dafcba3f0ecae2eec87f70aba">CSR_SATTRI1_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga1190f7f25e3ea11fff678c8c6f4a6d60">CSR_SATTRI1_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <span class="keywordflow">case</span> 2: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gabeb67302bc57561d8a331fb3f6cf56ef">CSR_SATTRI2_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gadced76c9c649187ee84b6efe25c9e141">CSR_SATTRI2_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordflow">case</span> 3: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga1dc69ba784813e545e4533847003dd06">CSR_SATTRI3_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga3dfb9c7d04428e1a98877da57f5b9ec1">CSR_SATTRI3_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="keywordflow">case</span> 4: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaf2835f15193280f7b6ea3e03cf471a85">CSR_SATTRI4_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga7a641639e1603a43bbd537ef467ce343">CSR_SATTRI4_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="keywordflow">case</span> 5: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa30fe8bd2002e989b2c471861a16410a">CSR_SATTRI5_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga4b790f491ae6e18fa6cab10dd24d88ff">CSR_SATTRI5_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">case</span> 6: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaf5aaf643ed0c9aefcbb16d90ed17a584">CSR_SATTRI6_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gaa385706fc547166be18f7bdf62027f51">CSR_SATTRI6_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        <span class="keywordflow">case</span> 7: <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#ga6ee9957dfb3d2ca375060f1ee3003bf3">CSR_SATTRI7_MASK</a>, mask); <a class="code" href="group__NMSIS__Core__CSR__Register__Access.html#gaa2d43f43f3f333cfd8e5a326a2aed413">__RV_CSR_WRITE</a>(<a class="code" href="group__NMSIS__Core__CSR__Registers.html#gac31b3d4ee730381ded07f8ede621d9c9">CSR_SATTRI7_BASE</a>, base); <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">default</span>: <span class="keywordflow">return</span> -1;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="core__feature__base_8h_source.html#l00660">__RV_CSR_WRITE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01027">CSR_SATTRI0_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01028">CSR_SATTRI0_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01029">CSR_SATTRI1_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01030">CSR_SATTRI1_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01031">CSR_SATTRI2_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01032">CSR_SATTRI2_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01033">CSR_SATTRI3_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01034">CSR_SATTRI3_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01035">CSR_SATTRI4_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01036">CSR_SATTRI4_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01037">CSR_SATTRI5_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01038">CSR_SATTRI5_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01039">CSR_SATTRI6_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01040">CSR_SATTRI6_MASK</a>, <a class="el" href="riscv__encoding_8h_source.html#l01041">CSR_SATTRI7_BASE</a>, <a class="el" href="riscv__encoding_8h_source.html#l01042">CSR_SATTRI7_MASK</a>, <a class="el" href="core__feature__pma_8h_source.html#l00064">pma_config::region_base</a>, <a class="el" href="core__feature__pma_8h_source.html#l00079">pma_config::region_enable</a>, and <a class="el" href="core__feature__pma_8h_source.html#l00068">pma_config::region_size</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed May 21 2025 05:14:13 for NMSIS-Core by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
