
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'YL_HUANG' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.90.1.el7.x86_64) on Wed Oct 25 00:18:18 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/YL_HUANG/10_26/LFADs_8bits/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml'
Sourcing Tcl script 'alveo_hls4ml.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/YL_HUANG/10_26/LFADs_8bits/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml'.
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/YL_HUANG/10_26/LFADs_8bits/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml/solution'.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=0
INFO: [HLS 200-435] Setting 'config_export -vivado_optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -pipeline_loops=64
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -enable_dsp_full_reg=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -module_auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.9ns.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:50:83
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:50:88
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:50:94
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:50:99
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:50:105
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:50:110
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:50:116
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:50:121
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:64:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:64:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:68:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:68:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:90:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:118:108
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:118:113
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:118:119
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:118:124
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:126:87
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:126:92
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:132:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:132:94
WARNING: [HLS 200-471] Dataflow form checks found 21 issue(s) in file /home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp
INFO: [HLS 200-10] Analyzing design file '/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:86:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:86:29
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:88:5
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:88:27
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:67:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:74:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:93:5
WARNING: [HLS 200-471] Dataflow form checks found 7 issue(s) in file /home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:41 ; elapsed = 00:03:55 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 833 ; free virtual = 50220
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:41 ; elapsed = 00:03:55 . Memory (MB): peak = 1046.043 ; gain = 526.004 ; free physical = 833 ; free virtual = 50220
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:458).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:458).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26_mult>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:459).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:459).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:24).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:458).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:459).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26_mult>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26_mult>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26_mult>' into 'nnet::pointwise_mult_buffer_array<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer_array<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' into 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:69).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>' into 'nnet::pointwise_mult_buffer_array<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer_array<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' into 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:69).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:03:46 ; elapsed = 00:05:22 . Memory (MB): peak = 1342.055 ; gain = 822.016 ; free physical = 2932 ; free virtual = 49862
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:471) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:471) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::explogvar_idx_from_real_val<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, config10>' into 'nnet::explogvar<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_explogvar_stream.h:128) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::RNGArray<4u>::next' into 'nnet::GRNG<4u, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::next' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:104) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::GRNGArray<64u, 4u, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::next' into 'nnet::srn<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:206) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config19_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:471) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config19>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26_mult>' into 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:69) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>' into 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:69) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:52 ; elapsed = 00:05:30 . Memory (MB): peak = 1342.055 ; gain = 822.016 ; free physical = 2805 ; free virtual = 49857
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LinearLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config23>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LinearLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16) in function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config20>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config19_recr>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:467:18).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config18>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:37:51).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config15>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::multiply<ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:110:56).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config13>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config12>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config9>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:29).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config8>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config3>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_bidirectional.h:111) in function 'nnet::bidirectional_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:467:18).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:65) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:25) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Write' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:37) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config23>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config23>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:65) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitData' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:25) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Write' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:37) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config20>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config20>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:669) in function 'nnet::gru_stack_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:688) in function 'nnet::gru_stack_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResPack_sequences' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:697) in function 'nnet::gru_stack_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:447) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:453) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:464) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:477) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:483) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:494) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:469) in function 'nnet::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config19_recr>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config18>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config18>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'AddLoop1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:45) in function 'nnet::add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'AddLoop2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:49) in function 'nnet::add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'AddPack' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:54) in function 'nnet::add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config15>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config15>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultiplyLoop1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:120) in function 'nnet::multiply<ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultiplyLoop2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:124) in function 'nnet::multiply<ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultiplyPack' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:129) in function 'nnet::multiply<ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config12>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:199) in function 'nnet::srn<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'RNGLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:211) in function 'nnet::srn<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'NextRandArrayLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:139) in function 'nnet::GRNGArray<64u, 4u, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::next' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ExpLogVarExpLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_explogvar_stream.h:117) in function 'nnet::explogvar<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ExpLogVarExpPackLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_explogvar_stream.h:126) in function 'nnet::explogvar<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_explogvar_stream.h:131) in function 'nnet::explogvar<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CloneLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_stream.h:22) in function 'nnet::clone_stream<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Data' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:42) in function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Res' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:50) in function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Data' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:42) in function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Res' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:50) in function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CloneLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_stream.h:22) in function 'nnet::clone_stream<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 128>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:21) in function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config3>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:25) in function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config3>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_bidirectional.h:113) in function 'nnet::bidirectional_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_bidirectional.h:126) in function 'nnet::bidirectional_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:727) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:740) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:759) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:447) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:453) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:464) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:477) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:483) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:494) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:727) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:740) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 70.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:759) in function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:447) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:453) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:464) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:477) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:483) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:494) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:469) in function 'nnet::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'Result' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' completely with a factor of 192.
INFO: [HLS 200-489] Unrolling loop 'SampleSumLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:107) in function 'nnet::GRNG<4u, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::next' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'RandomGenLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:60) in function 'nnet::RNGArray<4u>::next' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'rnd.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:103) automatically.
INFO: [XFORM 203-102] Partitioning array 'rnd' automatically.
WARNING: [XFORM 203-180] Applying partition directive (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:53:1) and reshape directive (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:30:1) on the same variable 'w27.V'  may lead to unexpected synthesis behaviors.
WARNING: [XFORM 203-180] Applying partition directive (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:53:1) and reshape directive (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:30:1) on the same variable 'w26.V'  may lead to unexpected synthesis behaviors.
INFO: [XFORM 203-131] Reshaping array 'w27.V'  in dimension 1 with a block factor of 70.
INFO: [XFORM 203-131] Reshaping array 'w26.V'  in dimension 1 with a block factor of 4.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:680) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'wr19.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'w19.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'in_data1.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:37) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in_data2.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:39) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:41) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in_data1.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:110) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in_data2.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:112) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:114) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'inp.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:197) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'res_pack.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:208) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'in_pack.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_explogvar_stream.h:114) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'out_pack.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_explogvar_stream.h:122) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'w4.V'  in dimension 1 with a block factor of 64.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:732) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'data_in.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:732) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'bwr2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'fwr2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'bw2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-131] Reshaping array 'fw2.V'  in dimension 1 with a block factor of 192.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_stream1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_stream2' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_stream' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer28_cpy1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer28_cpy2' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer29_cpy1' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer29_cpy2' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer18_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer19_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer20_out' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:124) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer23_out.V.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:128) .
INFO: [XFORM 203-101] Partitioning array 'h_state.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:665) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:725) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_state.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'h_newstate.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:725) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_state_h.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:428) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_zr'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmpres_h'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_zr.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:431) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'inputacc_h.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:432) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fbr2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bbr2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b19.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bb2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fb2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'normal.grng.rng_array.state.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'normal.grng.scale.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'w27.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b27.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_store.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_save.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'w26.V' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'w26.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_store.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:20) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data_save.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:23) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data_save.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'br19.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_normal.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_bidirectional.h:101) in dimension 1 with a cyclic factor 70.
INFO: [XFORM 203-101] Partitioning array 'temp_reverse.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_bidirectional.h:103) in dimension 1 with a cyclic factor 70.
INFO: [XFORM 203-101] Partitioning array 'forwardgru_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'backwardgru_out'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'in_stream1' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:71:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'in_stream1' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'in_stream2' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:78:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'in_stream2' in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'out_stream' accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:96:18), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'out_stream' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer28_cpy1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer28_cpy2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer29_cpy1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer29_cpy2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer19_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer20_out' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer23_out.V.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/myproject.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'normal.grng.rng_array.state.V'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:36) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:36) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'inputacc_h.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:432) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:486:24), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpres_h'  accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:491:19), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'inputacc_h.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:432) accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:486:24), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'tmpres_h'  accessed through non-constant indices on dimension 1 (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:491:19), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:471) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:471) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:24) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::explogvar_idx_from_real_val<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, config10>' into 'nnet::explogvar<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_explogvar_stream.h:128) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::RNGArray<4u>::next' into 'nnet::GRNG<4u, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::next' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:104) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' into 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config19_recr>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:471) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::activation::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config19>::activation' into 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:490) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26_mult>' into 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:69) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27_mult>' into 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:79->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:69) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:67) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:74) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-721] Changing loop 'Loop_3_proc' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:93) to a process function for dataflow in function 'alveo_hls4ml'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 21 process function(s): 
	 'nnet::bidirectional_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config3>'
	 'nnet::clone_stream<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 128>'
	 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'
	 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config8>'
	 'nnet::clone_stream<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config9>'
	 'nnet::explogvar<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>'
	 'nnet::srn<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config12>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config13>'
	 'nnet::multiply<ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config15>'
	 'nnet::add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config18>'
	 'nnet::gru_stack_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>'
	 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config20>'
	 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config23>'
	 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>'.
INFO: [XFORM 203-712] Applying dataflow to function 'alveo_hls4ml', detected/extracted 4 process function(s): 
	 'Loop_1_proc539'
	 'Loop_2_proc540'
	 'myproject'
	 'Loop_3_proc541'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:31:1) in function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config3>'... converting 513 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:76) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:70) in function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config20>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:31:1) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config8>'... converting 385 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:76) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:16:70) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config23>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:31:1) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config18>'... converting 385 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:31:1) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config15>'... converting 385 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:31:1) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config13>'... converting 385 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:31:1) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config9>'... converting 385 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:486:24) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:485:43) in function 'nnet::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:486:24) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:485:43) in function 'nnet::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config19>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:466:26) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:477:1) in function 'nnet::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:466:26) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:477:1) in function 'nnet::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config19_recr>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:432) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:499:1) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:432) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:499:1) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:432) to (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:499:1) in function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>'... converting 257 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i560P.i2' into 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:69).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:47:04 ; elapsed = 01:14:14 . Memory (MB): peak = 1709.078 ; gain = 1189.039 ; free physical = 771 ; free virtual = 31265
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:59:78) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'ReadInputWidth' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:59:78) in function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:93:19) in function 'Loop_3_proc541'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:74:19) in function 'Loop_2_proc540'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:67:16) in function 'Loop_1_proc539'.
WARNING: [XFORM 203-631] Renaming function 'nnet::srn<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'srn<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:169)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config27>' to 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_1d_cl<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config26>' to 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config26>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:34:2)
WARNING: [XFORM 203-631] Renaming function 'nnet::multiply<ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'multiply<ap_fixed,ap_fixed<8,3,4,0,0>,ap_fixed<16,6,5,3,0>,config14>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:118:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config3>' to 'linear<ap_fixed<17, 4, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config3>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config20>' to 'linear<ap_fixed<17, 4, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config20>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config8>' to 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config8>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config23>' to 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config23>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config18>' to 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config18>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config15>' to 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config15>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config13>' to 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config13>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config12>' to 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<18, 8, 4, 0, 0>, linear_config12>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, linear_config9>' to 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<10, 3, 4, 0, 0>, linear_config9>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation_array_stream.h:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config2>' to 'hard_tanh<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, hard_tanh_config2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:480)
WARNING: [XFORM 203-631] Renaming function 'nnet::hard_tanh<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config19>' to 'hard_tanh<ap_fixed,ap_fixed<8,1,4,0,0>,hard_tanh_config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:485:43)
WARNING: [XFORM 203-631] Renaming function 'nnet::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config2_recr>' to 'hard_sigmoid<ap_fixed,ap_ufixed<8,0,4,0,0>,hard_sigmoid_config2_recr>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:467:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::hard_sigmoid<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_sigmoid_config19_recr>' to 'hard_sigmoid<ap_fixed,ap_ufixed<8,0,4,0,0>,hard_sigmoid_config19_recr>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_activation.h:467:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' to 'gru_static<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<17, 4, 5, 3, 0>, config2_f>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:418)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' to 'gru_static<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<17, 4, 5, 3, 0>, config2_b>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:418)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_static<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' to 'gru_static<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<17, 4, 5, 3, 0>, config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:418)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_f>' to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<17,4,5,3,0>,config2_f>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:736:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_for_bidirectional<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_b>' to 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<17,4,5,3,0>,config2_b>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:736:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::gru_stack_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' to 'gru_stack_array<ap_fixed,ap_fixed,ap_fixed<17,4,5,3,0>,config19>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:671:69)
WARNING: [XFORM 203-631] Renaming function 'nnet::explogvar<ap_fixed<10, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'explogvar<ap_fixed<10, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_explogvar_stream.h:98)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:14)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:14)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_2>' to 'dense_resource<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_2>' to 'dense_resource<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_1>.1' to 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>.1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:39:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config19_1>' to 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_1>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:31)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'dense<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_array_stream.h:31)
WARNING: [XFORM 203-631] Renaming function 'nnet::clone_stream<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64>' to 'clone_stream<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, 64>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_stream.h:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::clone_stream<ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 128>' to 'clone_stream<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, 128>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_stream.h:20)
WARNING: [XFORM 203-631] Renaming function 'nnet::bidirectional_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<17, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' to 'bidirectional_array<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<17, 4, 5, 3, 0>, config2>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_bidirectional.h:88)
WARNING: [XFORM 203-631] Renaming function 'nnet::add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 3, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' to 'add<ap_fixed,ap_fixed<8,3,4,0,0>,ap_fixed<16,6,5,3,0>,config16>' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_merge_stream.h:44:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::GRNGArray<64u, 4u, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::next' to 'next' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:141:11)
WARNING: [XFORM 203-631] Renaming function 'nnet::GRNG<4u, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::next' to 'next.1' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_SRN_by_cycle.h:64:16)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 4 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config26>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config26>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 64 to 73 for loop 'ReadInputWidth' in function 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config26>'.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 5110 on port 'out.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:97:13). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4672 on port 'in2.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:77:32). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 5110 on port 'in1.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/alveo_hls4ml.cpp:70:29). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'qh_state.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:455:2)
INFO: [HLS 200-472] Inferring partial write operation for 'qh_state.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:455:2)
INFO: [HLS 200-472] Inferring partial write operation for 'qh_state.V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_recurrent.h:455:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_normal[0].V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_bidirectional.h:116:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_reverse[0].V' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_bidirectional.h:117:13)
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:59) in function 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27>': loop nest is not flattened.
WARNING: [XFORM 203-532] Unable to rewind loop 'ReadInputWidth' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_sepconv1d_array_stream.h:59) in function 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config26>': loop nest is not flattened.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_2>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:43) in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_1>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_2>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_1>'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 01:14:33 ; elapsed = 01:53:41 . Memory (MB): peak = 2349.078 ; gain = 1829.039 ; free physical = 5089 ; free virtual = 35463
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'alveo_hls4ml' ...
WARNING: [SYN 201-103] Legalizing function name 'alveo_hls4ml.entry8' to 'alveo_hls4ml_entry8'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_1>.1' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config2_2>' to 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'hard_sigmoid<ap_fixed,ap_ufixed<8,0,4,0,0>,hard_sigmoid_config2_recr>' to 'hard_sigmoid_ap_fixed_ap_ufixed_8_0_4_0_0_hard_sigmoid_config2_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'hard_tanh<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<8, 1, 4, 0, 0>, hard_tanh_config2>' to 'hard_tanh_ap_fixed_32_16_5_3_0_ap_fixed_8_1_4_0_0_hard_tanh_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<17, 4, 5, 3, 0>, config2_f>' to 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<17,4,5,3,0>,config2_f>' to 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_17_4_5_3_0_config2_f_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<17, 4, 5, 3, 0>, config2_b>' to 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_for_bidirectional<ap_fixed,ap_fixed<17,4,5,3,0>,config2_b>' to 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_17_4_5_3_0_config2_b_s'.
WARNING: [SYN 201-103] Legalizing function name 'bidirectional_array<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<17, 4, 5, 3, 0>, config2>' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<17, 4, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config3>' to 'linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'clone_stream<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, 128>' to 'clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_128_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>' to 'dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>' to 'dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config8>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'clone_stream<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, 64>' to 'clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<10, 3, 4, 0, 0>, linear_config9>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'explogvar<ap_fixed<10, 3, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>' to 'explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'next.1' to 'next_1'.
WARNING: [SYN 201-103] Legalizing function name 'srn<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'srn_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<18, 8, 4, 0, 0>, linear_config12>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config13>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'multiply<ap_fixed,ap_fixed<8,3,4,0,0>,ap_fixed<16,6,5,3,0>,config14>' to 'multiply_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config15>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'add<ap_fixed,ap_fixed<8,3,4,0,0>,ap_fixed<16,6,5,3,0>,config16>' to 'add_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config18>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_1>' to 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<8, 3, 4, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config19_2>' to 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'hard_sigmoid<ap_fixed,ap_ufixed<8,0,4,0,0>,hard_sigmoid_config19_recr>' to 'hard_sigmoid_ap_fixed_ap_ufixed_8_0_4_0_0_hard_sigmoid_config19_recr_s'.
WARNING: [SYN 201-103] Legalizing function name 'hard_tanh<ap_fixed,ap_fixed<8,1,4,0,0>,hard_tanh_config19>' to 'hard_tanh_ap_fixed_ap_fixed_8_1_4_0_0_hard_tanh_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_static<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<17, 4, 5, 3, 0>, config19>' to 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'gru_stack_array<ap_fixed,ap_fixed,ap_fixed<17,4,5,3,0>,config19>' to 'gru_stack_array_ap_fixed_ap_fixed_ap_fixed_17_4_5_3_0_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<17, 4, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config20>' to 'linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config26>' to 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config23>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config23_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config27>' to 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s'.
WARNING: [SYN 201-103] Legalizing function name 'next' to 'next_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6826.73 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc539' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.12 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc540' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.96 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.81 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1407) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1405) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1403) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1401) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1399) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1397) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1395) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1391) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1324) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1322) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1318) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1316) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1314) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1312) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1310) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1308) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1306) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1304) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1302) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1300) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1298) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1296) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1294) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1292) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1290) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1288) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.99275ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.9ns, effective delay budget: 3.1ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_1' consists of the following:
	'phi' operation ('data_V_read578_rewind', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246) with incoming values : ('data.V', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246) [194]  (0 ns)
	multiplexor before 'phi' operation ('data_V_read578_phi', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246) with incoming values : ('data.V', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246) [1198]  (0.603 ns)
	'phi' operation ('data_V_read578_phi', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246) with incoming values : ('data.V', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:246) [1198]  (0 ns)
	'select' operation ('select_ln56_1', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) [1210]  (0 ns)
	'lshr' operation ('lshr_ln56', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) [1215]  (1.44 ns)
	'and' operation ('and_ln56', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) [1217]  (0.758 ns)
	'mul' operation of DSP[1225] ('mul_ln1118', /home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_mult.h:73->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:56->/home/YL_HUANG/10_26/LFADs_8bits/src/nnet_utils/nnet_dense_resource.h:253) [1225]  (2.19 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.31 seconds; current allocated memory: 1.474 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 114.43 seconds; current allocated memory: 1.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 120.33 seconds; current allocated memory: 1.493 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 116.59 seconds; current allocated memory: 1.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hard_sigmoid_ap_fixed_ap_ufixed_8_0_4_0_0_hard_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hard_sigmoid<ap_fixed,ap_ufixed<8,0,4,0,0>,hard_sigmoid_config2_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 108.33 seconds; current allocated memory: 1.514 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 162.25 seconds; current allocated memory: 1.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hard_tanh_ap_fixed_32_16_5_3_0_ap_fixed_8_1_4_0_0_hard_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 139.44 seconds; current allocated memory: 1.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.15 seconds; current allocated memory: 1.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_325) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_323) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_321) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_319) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_317) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_315) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_313) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_311) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_309) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_307) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_305) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_303) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_301) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_299) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_297) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_295) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_293) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_291) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_289) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_287) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_285) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_283) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_281) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_279) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_277) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_275) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_273) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_271) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_269) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_267) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_265) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_263) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_261) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_259) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_257) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_255) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_253) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_251) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_249) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_247) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_245) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_243) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_241) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_239) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_237) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_235) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_233) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_231) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_229) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_227) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_225) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_223) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_221) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_219) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_217) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_215) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_213) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_211) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_209) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_207) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_205) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_203) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_201) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_199) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_197) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_195) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_193) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.57 seconds; current allocated memory: 1.550 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 181.51 seconds; current allocated memory: 1.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_17_4_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 177.76 seconds; current allocated memory: 1.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.7 seconds; current allocated memory: 1.578 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_406) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_404) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_402) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_400) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_398) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_396) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_394) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_392) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_390) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_389) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_388) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_387) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_386) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_385) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_384) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_383) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_382) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_381) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_380) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_379) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_378) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_377) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_376) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_375) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_374) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_373) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_372) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_371) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_370) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_369) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_368) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_367) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_366) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_365) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_364) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_363) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_362) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_361) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_360) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_359) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_358) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_357) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_356) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_355) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_354) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_353) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_352) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_351) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_350) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_349) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_346) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_345) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_344) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_343) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_342) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_341) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_340) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_339) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_338) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_337) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_336) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_335) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_334) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_333) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_332) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_331) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_330) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_329) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_328) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_327) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.64 seconds; current allocated memory: 1.596 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 175.91 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_17_4_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 174.25 seconds; current allocated memory: 1.621 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.57 seconds; current allocated memory: 1.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_69) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_67) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_65) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_63) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_61) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_59) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_57) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_55) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_53) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_41) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_39) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_33) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln203) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.3 seconds; current allocated memory: 1.633 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 70.23 seconds; current allocated memory: 1.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<17, 4, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.9 seconds; current allocated memory: 1.666 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 151.94 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_128_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 173.08 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 35.43 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_834) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_833) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_832) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_831) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_830) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_829) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_828) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_827) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_826) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_825) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_824) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_823) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_822) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_821) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_820) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_819) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_818) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_817) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_816) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_815) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_814) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_813) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_812) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_811) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_810) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_809) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_808) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_807) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_806) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_805) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_804) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_803) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_802) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_801) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_800) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_799) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_798) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_797) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_796) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_795) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_794) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_793) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_792) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_791) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_790) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_789) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_788) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_787) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_786) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_785) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_784) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_783) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_782) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_781) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_780) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_779) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_778) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_777) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_776) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_775) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_774) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_773) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_772) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.12 seconds; current allocated memory: 1.697 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 47.16 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.62 seconds; current allocated memory: 1.704 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.85 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_771) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_770) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_769) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_768) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_767) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_766) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_765) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_764) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_763) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_762) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_761) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_760) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_759) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_758) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_757) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_756) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_755) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_754) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_753) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_752) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_751) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_750) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_749) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_748) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_747) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_746) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_745) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_744) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_743) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_742) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_741) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_740) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_739) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_738) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_737) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_736) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_735) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_734) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_733) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_732) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_731) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_730) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_729) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_728) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_727) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_726) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_725) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_724) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_723) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_722) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_721) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_720) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_719) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_718) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_717) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_716) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_715) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_714) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_713) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_712) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_711) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_710) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_709) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.94 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 42.55 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.83 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.1 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.29 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 103.25 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 106.46 seconds; current allocated memory: 1.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.68 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<10, 3, 4, 0, 0>, linear_config9>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.93 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 102.5 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.79 seconds; current allocated memory: 1.766 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.4 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'next_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.87 seconds; current allocated memory: 1.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'next_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 1.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 35.65 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srn_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.12 seconds; current allocated memory: 1.776 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.52 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<18, 8, 4, 0, 0>, linear_config12>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.34 seconds; current allocated memory: 1.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.9 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.22 seconds; current allocated memory: 1.790 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 97.29 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiply_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_129) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_127) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_125) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_123) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_121) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_119) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_117) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_115) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_113) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_111) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_109) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_107) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_105) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_103) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_101) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_99) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_97) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_95) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_93) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_91) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_89) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_87) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_83) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_81) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_79) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_77) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_75) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_73) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'multiply<ap_fixed,ap_fixed<8,3,4,0,0>,ap_fixed<16,6,5,3,0>,config14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.64 seconds; current allocated memory: 1.805 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 31.07 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.56 seconds; current allocated memory: 1.816 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 103.76 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add<ap_fixed,ap_fixed<8,3,4,0,0>,ap_fixed<16,6,5,3,0>,config16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 105.1 seconds; current allocated memory: 1.830 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.82 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<8, 3, 4, 0, 0>, linear_config18>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.99 seconds; current allocated memory: 1.841 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 99.16 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1598) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1596) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1595) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1594) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1593) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1592) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1590) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1588) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1586) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1584) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1583) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1582) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1580) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1575) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1569) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1568) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1565) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1559) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1553) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1550) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1545) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1544) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1535) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1533) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1529) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1523) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1517) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1516) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1515) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1514) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1513) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1512) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1511) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1510) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1509) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1508) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1507) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1506) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1505) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1504) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1503) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1502) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1501) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1500) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1499) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1498) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1497) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1496) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1495) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1494) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1493) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1492) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1491) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1490) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1489) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1488) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1487) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1486) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1485) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1484) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1483) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1482) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1481) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1480) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1479) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1478) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1477) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1476) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1475) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1474) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1473) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1472) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1471) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1470) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1469) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1468) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1467) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1466) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1465) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1464) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1463) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1462) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1461) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1460) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1459) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1458) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1457) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1456) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1455) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1454) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1453) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1452) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1451) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1450) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1449) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1448) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1447) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1446) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1445) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1444) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1443) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1442) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1441) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1440) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1439) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1438) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1437) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1436) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1435) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1434) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1433) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1432) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1431) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1430) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1429) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1428) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1427) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1426) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1425) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1424) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1423) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1422) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1421) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1420) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1419) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1418) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1417) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1416) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1415) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1414) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1413) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1412) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1411) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1410) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1409) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_1408) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 108.86 seconds; current allocated memory: 1.861 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 97.61 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.38 seconds; current allocated memory: 1.876 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 62.57 seconds; current allocated memory: 1.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hard_sigmoid_ap_fixed_ap_ufixed_8_0_4_0_0_hard_sigmoid_config19_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'hard_sigmoid<ap_fixed,ap_ufixed<8,0,4,0,0>,hard_sigmoid_config19_recr>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.51 seconds; current allocated memory: 1.894 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 129.14 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hard_tanh_ap_fixed_ap_fixed_8_1_4_0_0_hard_tanh_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 133.01 seconds; current allocated memory: 1.911 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.02 seconds; current allocated memory: 1.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_707) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_705) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_703) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_701) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_699) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_697) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_695) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_693) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_691) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_689) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_687) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_685) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_683) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_681) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_679) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_677) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_675) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_673) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_671) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_669) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_667) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_665) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_663) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_661) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_659) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_657) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_655) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_653) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_651) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_649) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_647) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_645) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_643) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_641) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_639) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_637) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_635) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_633) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_631) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_629) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_627) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_625) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_623) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_621) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_619) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_617) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_615) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_613) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_611) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_609) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_607) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_605) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_603) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_601) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_599) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_597) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_595) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_593) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_591) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_589) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_587) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_585) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_583) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_581) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_580) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_579) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_578) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_577) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_576) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_575) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_574) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_573) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_572) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_571) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_570) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_569) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_568) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_567) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_566) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_565) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_564) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_563) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_562) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_561) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_560) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_559) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_558) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_557) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_556) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_555) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_554) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_553) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_552) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_551) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_550) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_549) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_548) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_547) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_546) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_545) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_544) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_543) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_542) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_541) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_540) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_539) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_538) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_537) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_536) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_535) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_534) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_533) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_532) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_531) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_530) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_529) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_528) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_527) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_526) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_525) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_524) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_523) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_522) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_521) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_520) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_519) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118_518) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln1118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.82 seconds; current allocated memory: 1.930 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 179.83 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gru_stack_array_ap_fixed_ap_fixed_ap_fixed_17_4_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 178.85 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 24.81 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.95 seconds; current allocated memory: 1.971 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 78.65 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.8 seconds; current allocated memory: 1.982 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.61 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LinearLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.3 seconds; current allocated memory: 1.983 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.95 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.76 seconds; current allocated memory: 1.987 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 23.23 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.06 seconds; current allocated memory: 1.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 346.28 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_3_proc541' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 223.54 seconds; current allocated memory: 2.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.04 seconds; current allocated memory: 2.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.59 seconds; current allocated memory: 2.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 74.56 seconds; current allocated memory: 2.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml_entry8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml_entry8'.
INFO: [HLS 200-111]  Elapsed time: 77.81 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc539' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc539'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 2.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc540' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc540'.
INFO: [HLS 200-111]  Elapsed time: 11.21 seconds; current allocated memory: 2.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_1' is 12288 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_20173_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_8s_24_2_1': 188 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_8s_24_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config2_1_1'.
INFO: [HLS 200-111]  Elapsed time: 16.91 seconds; current allocated memory: 2.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s' is 12288 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_19249_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config2_2_s'.
INFO: [HLS 200-111]  Elapsed time: 106.86 seconds; current allocated memory: 2.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hard_sigmoid_ap_fixed_ap_ufixed_8_0_4_0_0_hard_sigmoid_config2_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hard_sigmoid_ap_fixed_ap_ufixed_8_0_4_0_0_hard_sigmoid_config2_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 94.84 seconds; current allocated memory: 2.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hard_tanh_ap_fixed_32_16_5_3_0_ap_fixed_8_1_4_0_0_hard_tanh_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_8_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hard_tanh_ap_fixed_32_16_5_3_0_ap_fixed_8_1_4_0_0_hard_tanh_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 145.05 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'h_state_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2_63' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s' is 8192 from HDL expression: ((1'b0 == ap_block_state34_on_subcall_done) & (1'b1 == ap_CS_fsm_state34))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_9ns_8s_18s_19_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_32s_8ns_40_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s'.
INFO: [HLS 200-111]  Elapsed time: 28.6 seconds; current allocated memory: 2.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_17_4_5_3_0_config2_f_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_17_4_5_3_0_config2_f_s'.
INFO: [HLS 200-111]  Elapsed time: 187.58 seconds; current allocated memory: 2.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'h_state_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1_63' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s' is 8192 from HDL expression: ((1'b0 == ap_block_state34_on_subcall_done) & (1'b1 == ap_CS_fsm_state34))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_9ns_8s_18s_19_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_32s_8ns_40_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s'.
INFO: [HLS 200-111]  Elapsed time: 43.77 seconds; current allocated memory: 3.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_17_4_5_3_0_config2_b_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_for_bidirectional_ap_fixed_ap_fixed_17_4_5_3_0_config2_b_s'.
INFO: [HLS 200-111]  Elapsed time: 190.77 seconds; current allocated memory: 3.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_0_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_1_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nocud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_2_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nodEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_3_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_4_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nofYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_5_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nog8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_6_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nohbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_7_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_8_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nojbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_9_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nokbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_10_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nolbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_11_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nomb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_12_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_13_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_14_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nopcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_15_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_16_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_norcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_17_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nosc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_18_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_notde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_19_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_20_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_novdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_21_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nowdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_22_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_23_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_24_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nozec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_25_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_26_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_27_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_28_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_29_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_30_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_31_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_32_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_33_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_34_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_35_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_36_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_37_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_38_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_39_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_40_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_41_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_42_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_43_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_44_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_45_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_46_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_47_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_48_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_49_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_50_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_noZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_51_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_52_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_53_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_54_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_55_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_56_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_57_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_58_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_59_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_60_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_no9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_61_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_62_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_63_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_64_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_65_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_66_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_67_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_68_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_normal_69_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_0_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_1_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_2_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_3_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_4_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_5_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_6_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_7_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_8_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_9_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_10_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_11_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_12_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_13_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_14_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_15_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_16_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_17_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_18_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_19_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_20_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_21_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_22_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_23_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_24_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_25_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_26_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_27_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_28_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_29_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_30_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_31_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_32_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_33_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_34_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_35_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_36_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_37_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_38_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_39_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_40_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_41_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_42_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rebZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_43_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_44_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_45_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_46_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_47_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_48_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_49_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_50_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_51_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_52_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reb9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_53_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_54_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_55_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_56_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_57_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_receu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_58_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_59_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_60_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_rechv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_61_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reciv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_62_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_63_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_64_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reclv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_65_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_66_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_67_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_68_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_reverse_69_V' to 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_recqw' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_13ns_15ns_28_4_1': 70 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 41.47 seconds; current allocated memory: 3.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 85.78 seconds; current allocated memory: 3.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_128_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_128_s'.
INFO: [HLS 200-111]  Elapsed time: 179.04 seconds; current allocated memory: 3.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_7s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_8s_24_4_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 42.26 seconds; current allocated memory: 3.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 58.32 seconds; current allocated memory: 3.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_6s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_8s_24_4_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 26.7 seconds; current allocated memory: 3.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 56.57 seconds; current allocated memory: 3.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 26.94 seconds; current allocated memory: 3.415 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_64_s'.
INFO: [HLS 200-111]  Elapsed time: 117.74 seconds; current allocated memory: 3.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 30.65 seconds; current allocated memory: 3.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 121.15 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'next_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_34ns_34s_67_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'next_1'.
INFO: [HLS 200-111]  Elapsed time: 34.94 seconds; current allocated memory: 3.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'next_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_13_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_15_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_16_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_16_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_17_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_17_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_18_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_18_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_19_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_19_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_22_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_22_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_23_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_23_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_24_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_24_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_24_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_25_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_25_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_25_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_25_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_26_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_26_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_26_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_26_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_27_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_27_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_27_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_27_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_28_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_28_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_28_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_28_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_29_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_29_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_29_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_29_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_30_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_30_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_30_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_30_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_31_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_31_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_31_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_31_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_32_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_32_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_32_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_32_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_33_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_33_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_33_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_33_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_34_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_34_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_34_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_34_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_35_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_35_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_35_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_35_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_36_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_36_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_36_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_36_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_37_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_37_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_37_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_37_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_38_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_38_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_38_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_38_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_39_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_39_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_39_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_39_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_40_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_40_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_40_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_40_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_41_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_41_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_41_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_41_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_42_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_42_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_42_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_42_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_43_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_43_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_43_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_43_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_44_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_44_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_44_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_44_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_45_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_45_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_45_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_45_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_46_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_46_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_46_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_46_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_47_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_47_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_47_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_47_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_48_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_48_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_48_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_48_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_49_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_49_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_49_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_49_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_50_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_50_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_50_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_50_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_51_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_51_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_51_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_51_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_52_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_52_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_52_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_52_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_53_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_53_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_53_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_53_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_54_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_54_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_54_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_54_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_55_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_55_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_55_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_55_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_56_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_56_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_56_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_56_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_57_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_57_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_57_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_57_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_58_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_58_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_58_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_58_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_59_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_59_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_59_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_59_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_60_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_60_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_60_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_60_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_61_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_61_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_61_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_61_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_62_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_62_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_62_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_62_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_63_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_63_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_63_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'normal_grng_rng_array_state_V_63_3' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'next_r' is 10241 from HDL expression: ((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'next_r'.
INFO: [HLS 200-111]  Elapsed time: 22.33 seconds; current allocated memory: 3.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srn_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'srn_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
INFO: [HLS 200-111]  Elapsed time: 48.34 seconds; current allocated memory: 3.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_s'.
INFO: [HLS 200-111]  Elapsed time: 26.18 seconds; current allocated memory: 3.590 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 20.85 seconds; current allocated memory: 3.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiply_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_18s_8s_21_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiply_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config14_s'.
INFO: [HLS 200-111]  Elapsed time: 123.73 seconds; current allocated memory: 3.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 43.71 seconds; current allocated memory: 3.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 120.7 seconds; current allocated memory: 3.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config18_s'.
INFO: [HLS 200-111]  Elapsed time: 37.23 seconds; current allocated memory: 3.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s' is 12288 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_15037_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_6s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_mul_16s_8s_24_4_1': 191 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s'.
INFO: [HLS 200-111]  Elapsed time: 124.08 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s' is 12288 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln43_reg_12806_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s'.
INFO: [HLS 200-111]  Elapsed time: 118.43 seconds; current allocated memory: 23.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hard_sigmoid_ap_fixed_ap_ufixed_8_0_4_0_0_hard_sigmoid_config19_recr_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hard_sigmoid_ap_fixed_ap_ufixed_8_0_4_0_0_hard_sigmoid_config19_recr_s'.
INFO: [HLS 200-111]  Elapsed time: 83.87 seconds; current allocated memory: 109.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hard_tanh_ap_fixed_ap_fixed_8_1_4_0_0_hard_tanh_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_8_1_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hard_tanh_ap_fixed_ap_fixed_8_1_4_0_0_hard_tanh_config19_s'.
INFO: [HLS 200-111]  Elapsed time: 157.99 seconds; current allocated memory: 192.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'h_state_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_1443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_2444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'h_state_V_63' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config19_s' is 12288 from HDL expression: ((1'b0 == ap_block_state34_on_subcall_done) & (1'b1 == ap_CS_fsm_state34))
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mac_muladd_9ns_8s_18s_19_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mul_32s_8ns_40_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config19_s'.
INFO: [HLS 200-111]  Elapsed time: 41.25 seconds; current allocated memory: 354.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gru_stack_array_ap_fixed_ap_fixed_ap_fixed_17_4_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'gru_stack_array_ap_fixed_ap_fixed_ap_fixed_17_4_5_3_0_config19_s'.
INFO: [HLS 200-111]  Elapsed time: 198.53 seconds; current allocated memory: 429.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config20_s'.
INFO: [HLS 200-111]  Elapsed time: 55.38 seconds; current allocated memory: 456.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'alveo_hls4ml_mux_646_32_1_1' is changed to 'alveo_hls4ml_mux_646_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_646_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_s'.
INFO: [HLS 200-111]  Elapsed time: 99.6 seconds; current allocated memory: 493.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config23_s'.
INFO: [HLS 200-111]  Elapsed time: 26.8 seconds; current allocated memory: 498.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_42_560_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'alveo_hls4ml_mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_s'.
INFO: [HLS 200-111]  Elapsed time: 29.91 seconds; current allocated memory: 505.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 105.79 seconds; current allocated memory: 575.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_3_proc541' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_3_proc541'.
INFO: [HLS 200-111]  Elapsed time: 258.74 seconds; current allocated memory: 649.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'alveo_hls4ml' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in1_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/in2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'alveo_hls4ml/out_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'alveo_hls4ml' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'in1_V', 'in2_V' and 'out_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d73_A' is changed to 'fifo_w16_d73_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'alveo_hls4ml'.
INFO: [HLS 200-111]  Elapsed time: 31.89 seconds; current allocated memory: 661.326 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 200.29 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'alveo_hls4ml_alveo_hls4ml_mul_32s_8ns_40_4_1_Mul4S_0'
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s_fw2_V' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s_fw2_V_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s_fwr2_V' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s_fwr2_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_f_s_qh_state_V_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s_bw2_V' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s_bw2_V_rom' using block ROMs.
WARNING: [RTMG 210-274] Memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s_bwr2_V' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_gru_static_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_b_s_bwr2_V_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'alveo_hls4ml_bidirectional_array_ap_fixed_16_6_5_3_0_ap_fixed_17_4_5_3_0_config2_s_temp_nobkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_w4_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_w6_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_s_exp_table5_rom' using block ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'alveo_hls4ml_alveo_hls4ml_mul_34ns_34s_67_4_1_Mul4S_1'
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_resource_ap_fixed_16_6_5_3_0_ap_fixed_32_16_5_3_0_config19_1_s_w19_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'alveo_hls4ml_dense_resource_ap_fixed_8_3_4_0_0_ap_fixed_32_16_5_3_0_config19_2_s_wr19_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_0_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_1_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_2_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_3_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_4_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_5_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_6_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_7_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_8_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_9_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_10_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_11_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_12_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_13_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_14_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_15_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_16_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_17_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_18_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_19_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_20_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_21_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_22_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_23_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_24_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_25_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_26_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_27_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_28_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_29_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_30_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_31_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_32_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_33_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_34_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_35_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_36_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_37_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_38_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_39_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_40_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_41_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_42_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_43_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_44_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_45_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_46_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_47_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_48_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_49_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_50_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_51_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_52_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_53_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_54_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_55_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_56_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_57_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_58_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_59_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_60_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_61_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_62_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_63_U(alveo_hls4ml_fifo_w17_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_0_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_1_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_2_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_3_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_4_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_5_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_6_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_7_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_8_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_9_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_10_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_11_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_12_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_13_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_14_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_15_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_16_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_17_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_18_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_19_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_20_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_21_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_22_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_23_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_24_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_25_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_26_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_27_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_28_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_29_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_30_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_31_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_32_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_33_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_34_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_35_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_36_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_37_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_38_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_39_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_40_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_41_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_42_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_43_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_44_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_45_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_46_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_47_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_48_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_49_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_50_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_51_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_52_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_53_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_54_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_55_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_56_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_57_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_58_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_59_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_60_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_61_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_62_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_63_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_0_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_1_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_2_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_3_V_V_U(alveo_hls4ml_fifo_w16_d73_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_0_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_1_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_2_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_3_V_V_U(alveo_hls4ml_fifo_w8_d73_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config3_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_128_U0_U(alveo_hls4ml_start_for_clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_128_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0_U(alveo_hls4ml_start_for_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0_U(alveo_hls4ml_start_for_dense_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config8_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_10_3_4_0_0_linear_config9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_64_U0_U(alveo_hls4ml_start_for_clone_stream_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_64_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_srn_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_U0_U(alveo_hls4ml_start_for_srn_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config16_U0_U(alveo_hls4ml_start_for_add_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_U0_U(alveo_hls4ml_start_for_explogvar_ap_fixed_10_3_4_0_0_ap_fixed_16_6_5_3_0_config10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_18_8_4_0_0_linear_config12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config13_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_multiply_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config14_U0_U(alveo_hls4ml_start_for_multiply_ap_fixed_ap_fixed_8_3_4_0_0_ap_fixed_16_6_5_3_0_config14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config15_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config18_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config20_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_17_4_5_3_0_ap_fixed_8_3_4_0_0_linear_config20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0_U(alveo_hls4ml_start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config26_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config23_U0_U(alveo_hls4ml_start_for_linear_ap_fixed_16_6_5_3_0_ap_fixed_8_3_4_0_0_linear_config23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0_U(alveo_hls4ml_start_for_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config27_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in1_V_c_U(alveo_hls4ml_fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in2_V_c_U(alveo_hls4ml_fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_V_c_U(alveo_hls4ml_fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_0_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_1_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_2_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_3_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_4_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_5_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_6_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_7_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_8_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_9_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_10_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_11_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_12_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_13_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_14_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_15_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_16_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_17_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_18_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_19_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_20_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_21_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_22_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_23_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_24_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_25_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_26_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_27_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_28_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_29_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_30_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_31_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_32_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_33_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_34_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_35_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_36_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_37_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_38_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_39_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_40_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_41_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_42_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_43_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_44_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_45_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_46_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_47_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_48_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_49_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_50_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_51_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_52_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_53_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_54_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_55_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_56_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_57_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_58_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_59_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_60_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_61_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_62_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_63_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_64_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_65_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_66_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_67_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_68_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream1_69_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_0_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_1_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_2_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_3_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_4_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_5_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_6_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_7_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_8_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_9_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_10_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_11_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_12_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_13_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_14_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_15_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_16_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_17_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_18_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_19_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_20_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_21_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_22_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_23_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_24_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_25_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_26_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_27_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_28_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_29_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_30_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_31_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_32_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_33_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_34_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_35_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_36_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_37_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_38_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_39_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_40_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_41_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_42_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_43_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_44_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_45_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_46_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_47_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_48_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_49_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_50_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_51_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_52_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_53_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_54_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_55_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_56_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_57_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_58_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_59_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_60_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_61_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_62_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream2_63_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_0_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_1_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_2_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_3_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_4_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_5_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_6_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_7_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_8_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_9_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_10_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_11_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_12_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_13_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_14_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_15_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_16_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_17_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_18_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_19_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_20_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_21_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_22_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_23_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_24_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_25_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_26_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_27_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_28_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_29_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_30_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_31_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_32_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_33_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_34_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_35_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_36_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_37_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_38_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_39_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_40_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_41_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_42_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_43_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_44_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_45_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_46_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_47_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_48_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_49_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_50_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_51_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_52_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_53_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_54_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_55_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_56_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_57_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_58_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_59_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_60_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_61_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_62_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_63_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_64_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_65_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_66_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_67_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_68_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_69_U(alveo_hls4ml_fifo_w16_d73_A_x)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Loop_3_proc541_U0_U(alveo_hls4ml_start_for_Loop_3_proc541_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(alveo_hls4ml_start_for_myproject_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 03:17:36 ; elapsed = 04:35:07 . Memory (MB): peak = 5889.094 ; gain = 5369.055 ; free physical = 11967 ; free virtual = 46123
INFO: [VHDL 208-304] Generating VHDL RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [VLOG 209-307] Generating Verilog RTL for alveo_hls4ml with prefix alveo_hls4ml_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1644.738 ; gain = 76.012 ; free physical = 11418 ; free virtual = 45738
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 04:54:38 2023...
HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 16590.5 seconds; peak allocated memory: 3.902 GB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Oct 25 04:54:48 2023...
