// Seed: 2345537421
module module_0 (
    output tri id_0,
    input uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    input wand id_4,
    output supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    output wire id_8,
    input wor id_9,
    output uwire id_10,
    input wor id_11,
    input wor id_12,
    output wire id_13,
    input uwire id_14,
    output tri0 id_15,
    output wor id_16,
    input wire id_17,
    output tri id_18,
    input tri0 id_19,
    output tri id_20,
    output wor id_21,
    input supply1 id_22,
    input tri id_23,
    input wand id_24,
    output wor id_25,
    input tri id_26,
    output wand id_27,
    output wand id_28,
    output uwire id_29
);
  logic [-1 'b0 : 1] id_31;
  tri id_32 = -1;
  assign id_31 = -1'd0 * 1 - -1 && -1;
  final $unsigned(73);
  ;
  assign module_1.id_1 = 0;
  assign id_0 = 1;
endmodule
module module_1 (
    output wor   id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  uwire id_3,
    input  wire  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_4,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_0,
      id_4,
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0
  );
  logic [-1 : 1 'b0] id_7;
  logic id_8;
  ;
endmodule
