--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml atlys_lab_video.twx atlys_lab_video.ncd -o
atlys_lab_video.twr atlys_lab_video.pcf -ucf constraints.ucf

Design file:              atlys_lab_video.ncd
Physical constraint file: atlys_lab_video.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_pixel/CLKIN
  Logical resource: inst_DCM_pixel/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_DCM_pixel_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_pixel/CLKIN
  Logical resource: inst_DCM_pixel/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_DCM_pixel_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_DCM_serialize/CLKIN
  Logical resource: inst_DCM_serialize/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: inst_DCM_serialize_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "serialize_clk" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle 
corrected to HIGH 4 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 372 paths analyzed, 102 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.306ns.
--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_red_8 (SLICE_X22Y103.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/latched_red_8 (FF)
  Destination:          inst_dvid/shift_red_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.756ns (Levels of Logic = 1)
  Clock Path Skew:      -0.545ns (3.402 - 3.947)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: inst_dvid/latched_red_8 to inst_dvid/shift_red_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y100.CQ     Tcko                  0.447   inst_dvid/latched_red<9>
                                                       inst_dvid/latched_red_8
    SLICE_X22Y103.B5     net (fanout=1)        5.020   inst_dvid/latched_red<8>
    SLICE_X22Y103.CLK    Tas                   0.289   inst_dvid/shift_red<8>
                                                       inst_dvid/Mmux_GND_20_o_latched_red[9]_mux_5_OUT91
                                                       inst_dvid/shift_red_8
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (0.736ns logic, 5.020ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_blue_8 (SLICE_X23Y103.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/latched_blue_8 (FF)
  Destination:          inst_dvid/shift_blue_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.256ns (Levels of Logic = 1)
  Clock Path Skew:      -0.542ns (3.402 - 3.944)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Maximum Data Path at Slow Process Corner: inst_dvid/latched_blue_8 to inst_dvid/shift_blue_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.CQ     Tcko                  0.391   inst_dvid/latched_blue<9>
                                                       inst_dvid/latched_blue_8
    SLICE_X23Y103.A3     net (fanout=1)        4.543   inst_dvid/latched_blue<8>
    SLICE_X23Y103.CLK    Tas                   0.322   inst_dvid/shift_blue<8>
                                                       inst_dvid/Mmux_GND_20_o_latched_blue[9]_mux_7_OUT91
                                                       inst_dvid/shift_blue_8
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (0.713ns logic, 4.543ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_green_0 (SLICE_X13Y109.A4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/shift_clock_8 (FF)
  Destination:          inst_dvid/shift_green_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.241 - 0.247)
  Source Clock:         serialize_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_dvid/shift_clock_8 to inst_dvid/shift_green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.CQ     Tcko                  0.447   inst_dvid/shift_clock<9>
                                                       inst_dvid/shift_clock_8
    SLICE_X22Y105.A1     net (fanout=2)        0.748   inst_dvid/shift_clock<8>
    SLICE_X22Y105.A      Tilo                  0.203   inst_dvid/shift_clock<9>
                                                       inst_dvid/GND_20_o_shift_clock[9]_equal_5_o<9>_SW0
    SLICE_X22Y104.A5     net (fanout=1)        0.383   N6
    SLICE_X22Y104.A      Tilo                  0.203   inst_dvid/shift_red<4>
                                                       inst_dvid/GND_20_o_shift_clock[9]_equal_5_o<9>
    SLICE_X13Y109.A4     net (fanout=15)       2.340   inst_dvid/GND_20_o_shift_clock[9]_equal_5_o
    SLICE_X13Y109.CLK    Tas                   0.322   inst_dvid/shift_green<5>
                                                       inst_dvid/Mmux_GND_20_o_latched_green[9]_mux_6_OUT11
                                                       inst_dvid/shift_green_0
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (1.175ns logic, 3.471ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/shift_clock_9 (FF)
  Destination:          inst_dvid/shift_green_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.605ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.241 - 0.247)
  Source Clock:         serialize_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_dvid/shift_clock_9 to inst_dvid/shift_green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.DQ     Tcko                  0.447   inst_dvid/shift_clock<9>
                                                       inst_dvid/shift_clock_9
    SLICE_X22Y105.A3     net (fanout=2)        0.707   inst_dvid/shift_clock<9>
    SLICE_X22Y105.A      Tilo                  0.203   inst_dvid/shift_clock<9>
                                                       inst_dvid/GND_20_o_shift_clock[9]_equal_5_o<9>_SW0
    SLICE_X22Y104.A5     net (fanout=1)        0.383   N6
    SLICE_X22Y104.A      Tilo                  0.203   inst_dvid/shift_red<4>
                                                       inst_dvid/GND_20_o_shift_clock[9]_equal_5_o<9>
    SLICE_X13Y109.A4     net (fanout=15)       2.340   inst_dvid/GND_20_o_shift_clock[9]_equal_5_o
    SLICE_X13Y109.CLK    Tas                   0.322   inst_dvid/shift_green<5>
                                                       inst_dvid/Mmux_GND_20_o_latched_green[9]_mux_6_OUT11
                                                       inst_dvid/shift_green_0
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (1.175ns logic, 3.430ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_dvid/shift_clock_1 (FF)
  Destination:          inst_dvid/shift_green_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.241 - 0.249)
  Source Clock:         serialize_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 8.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.360ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_dvid/shift_clock_1 to inst_dvid/shift_green_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y106.BQ     Tcko                  0.447   inst_dvid/shift_clock<3>
                                                       inst_dvid/shift_clock_1
    SLICE_X22Y105.A4     net (fanout=3)        0.450   inst_dvid/shift_clock<1>
    SLICE_X22Y105.A      Tilo                  0.203   inst_dvid/shift_clock<9>
                                                       inst_dvid/GND_20_o_shift_clock[9]_equal_5_o<9>_SW0
    SLICE_X22Y104.A5     net (fanout=1)        0.383   N6
    SLICE_X22Y104.A      Tilo                  0.203   inst_dvid/shift_red<4>
                                                       inst_dvid/GND_20_o_shift_clock[9]_equal_5_o<9>
    SLICE_X13Y109.A4     net (fanout=15)       2.340   inst_dvid/GND_20_o_shift_clock[9]_equal_5_o
    SLICE_X13Y109.CLK    Tas                   0.322   inst_dvid/shift_green<5>
                                                       inst_dvid/Mmux_GND_20_o_latched_green[9]_mux_6_OUT11
                                                       inst_dvid/shift_green_0
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.175ns logic, 3.173ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "serialize_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_green_4 (SLICE_X13Y109.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_green_9 (FF)
  Destination:          inst_dvid/shift_green_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.354ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (2.279 - 2.198)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_green_9 to inst_dvid/shift_green_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y108.CQ     Tcko                  0.198   inst_dvid/latched_green<9>
                                                       inst_dvid/latched_green_9
    SLICE_X13Y109.C4     net (fanout=2)        1.001   inst_dvid/latched_green<9>
    SLICE_X13Y109.CLK    Tah         (-Th)    -0.155   inst_dvid/shift_green<5>
                                                       inst_dvid/Mmux_GND_20_o_latched_green[9]_mux_6_OUT51
                                                       inst_dvid/shift_green_4
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.353ns logic, 1.001ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_blue_3 (SLICE_X22Y107.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_blue_7 (FF)
  Destination:          inst_dvid/shift_blue_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (2.276 - 2.194)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_blue_7 to inst_dvid/shift_blue_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y101.BQ     Tcko                  0.198   inst_dvid/latched_blue<9>
                                                       inst_dvid/latched_blue_7
    SLICE_X22Y107.B5     net (fanout=3)        1.080   inst_dvid/latched_blue<7>
    SLICE_X22Y107.CLK    Tah         (-Th)    -0.131   inst_dvid/shift_blue<5>
                                                       inst_dvid/Mmux_GND_20_o_latched_blue[9]_mux_7_OUT41
                                                       inst_dvid/shift_blue_3
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.329ns logic, 1.080ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/shift_green_2 (SLICE_X13Y109.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/latched_green_9 (FF)
  Destination:          inst_dvid/shift_green_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (2.279 - 2.198)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    serialize_clk_BUFG rising at 0.000ns
  Clock Uncertainty:    1.005ns

  Clock Uncertainty:          1.005ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.062ns
    Phase Error (PE):           0.438ns

  Minimum Data Path at Fast Process Corner: inst_dvid/latched_green_9 to inst_dvid/shift_green_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y108.CQ     Tcko                  0.198   inst_dvid/latched_green<9>
                                                       inst_dvid/latched_green_9
    SLICE_X13Y109.C4     net (fanout=2)        1.001   inst_dvid/latched_green<9>
    SLICE_X13Y109.CLK    Tah         (-Th)    -0.215   inst_dvid/shift_green<5>
                                                       inst_dvid/Mmux_GND_20_o_latched_green[9]_mux_6_OUT31
                                                       inst_dvid/shift_green_2
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (0.413ns logic, 1.001ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "serialize_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_serialize/CLKFX
  Logical resource: inst_DCM_serialize/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: serialize_clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: serialize_clk_BUFG/I0
  Logical resource: serialize_clk_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: serialize_clk
--------------------------------------------------------------------------------
Slack: 6.361ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: blue_s/CLK0
  Logical resource: inst_dvid/ODDR2_blue/CK0
  Location pin: OLOGIC_X12Y119.CLK0
  Clock network: serialize_clk_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "serialize_clk_n" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  divided by 1.25 to 8 nS and duty cycle 
corrected to HIGH 4 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.670ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "serialize_clk_n" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 divided by 1.25 to 8 nS and duty cycle corrected to HIGH 4 nS 

--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_serialize/CLKFX180
  Logical resource: inst_DCM_serialize/CLKFX180
  Location pin: DCM_X0Y6.CLKFX180
  Clock network: serialize_clk_n
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: serialize_clk_n_BUFG/I0
  Logical resource: serialize_clk_n_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: serialize_clk_n
--------------------------------------------------------------------------------
Slack: 6.597ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: blue_s/CLK1
  Logical resource: inst_dvid/ODDR2_blue/CK1
  Location pin: OLOGIC_X12Y119.CLK1
  Clock network: serialize_clk_n_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pixel_clk" derived from  NET 
"clk_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 4.00 to 40 nS and duty 
cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5586 paths analyzed, 228 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.700ns.
--------------------------------------------------------------------------------

Paths for end point vga_inst/h_sync_inst/count_reg_10 (SLICE_X16Y93.CIN), 467 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X17Y92.D5      net (fanout=4)        0.222   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X17Y92.D       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>11
    SLICE_X14Y91.B3      net (fanout=2)        0.581   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y91.A2      net (fanout=11)       0.597   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y91.COUT    Topcya                0.395   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<0>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.COUT    Tbyp                  0.076   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (2.200ns logic, 2.959ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.993ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X17Y92.D5      net (fanout=4)        0.222   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X17Y92.D       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>11
    SLICE_X14Y91.B3      net (fanout=2)        0.581   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y92.C2      net (fanout=11)       0.610   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y92.COUT    Topcyc                0.295   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<6>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.993ns (2.024ns logic, 2.969ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_10 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.990ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X17Y92.D5      net (fanout=4)        0.222   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X17Y92.D       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>11
    SLICE_X14Y91.B3      net (fanout=2)        0.581   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y92.B3      net (fanout=11)       0.527   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y92.COUT    Topcyb                0.375   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<5>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.990ns (2.104ns logic, 2.886ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/h_sync_inst/count_reg_9 (SLICE_X16Y93.CIN), 467 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.147ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X17Y92.D5      net (fanout=4)        0.222   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X17Y92.D       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>11
    SLICE_X14Y91.B3      net (fanout=2)        0.581   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y91.A2      net (fanout=11)       0.597   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y91.COUT    Topcya                0.395   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<0>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.COUT    Tbyp                  0.076   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CLK     Tcinck                0.329   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.147ns (2.188ns logic, 2.959ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.981ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X17Y92.D5      net (fanout=4)        0.222   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X17Y92.D       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>11
    SLICE_X14Y91.B3      net (fanout=2)        0.581   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y92.C2      net (fanout=11)       0.610   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y92.COUT    Topcyc                0.295   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<6>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CLK     Tcinck                0.329   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (2.012ns logic, 2.969ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.978ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.153 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X17Y92.D5      net (fanout=4)        0.222   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X17Y92.D       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>11
    SLICE_X14Y91.B3      net (fanout=2)        0.581   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y92.B3      net (fanout=11)       0.527   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y92.COUT    Topcyb                0.375   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<5>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
    SLICE_X16Y93.CLK     Tcinck                0.329   vga_inst/h_sync_inst/count_reg<10>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_xor<10>
                                                       vga_inst/h_sync_inst/count_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (2.092ns logic, 2.886ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/h_sync_inst/count_reg_6 (SLICE_X16Y92.CIN), 259 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.080ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X17Y92.D5      net (fanout=4)        0.222   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X17Y92.D       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>11
    SLICE_X14Y91.B3      net (fanout=2)        0.581   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y91.A2      net (fanout=11)       0.597   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y91.COUT    Topcya                0.395   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<0>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
                                                       vga_inst/h_sync_inst/count_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (2.124ns logic, 2.956ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X14Y91.C5      net (fanout=4)        0.406   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X14Y91.C       Tilo                  0.204   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In2
    SLICE_X14Y91.B4      net (fanout=2)        0.277   vga_inst/h_sync_inst/state_reg_FSM_FFd3-In1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y91.A2      net (fanout=11)       0.597   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y91.COUT    Topcya                0.395   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<0>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
                                                       vga_inst/h_sync_inst/count_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (2.069ns logic, 2.836ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_inst/h_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/h_sync_inst/count_reg_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         pixel_clk_BUFG rising at 0.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.535ns

  Clock Uncertainty:          0.535ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_inst/h_sync_inst/count_reg_3 to vga_inst/h_sync_inst/count_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y91.DQ      Tcko                  0.408   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/count_reg_3
    SLICE_X17Y92.C1      net (fanout=2)        1.146   vga_inst/h_sync_inst/count_reg<3>
    SLICE_X17Y92.C       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>11
    SLICE_X17Y92.D5      net (fanout=4)        0.222   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_11_o<10>1
    SLICE_X17Y92.D       Tilo                  0.259   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
                                                       vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>11
    SLICE_X14Y91.B3      net (fanout=2)        0.581   vga_inst/h_sync_inst/count_reg[10]_GND_18_o_equal_13_o<10>1
    SLICE_X14Y91.B       Tilo                  0.203   vga_inst/h_sync_inst/h_sync_buf_reg
                                                       vga_inst/h_sync_inst/state_reg_FSM_FFd3-In3
    SLICE_X17Y91.D5      net (fanout=3)        0.407   vga_inst/h_sync_inst/state_next<0>
    SLICE_X17Y91.D       Tilo                  0.259   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
                                                       vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o1
    SLICE_X16Y91.C2      net (fanout=11)       0.438   vga_inst/h_sync_inst/state_next[2]_state_reg[2]_not_equal_3_o
    SLICE_X16Y91.COUT    Topcyc                0.295   vga_inst/h_sync_inst/count_reg<3>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_lut<2>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.CIN     net (fanout=1)        0.003   vga_inst/h_sync_inst/Mcount_count_reg_cy<3>
    SLICE_X16Y92.CLK     Tcinck                0.341   vga_inst/h_sync_inst/count_reg<7>
                                                       vga_inst/h_sync_inst/Mcount_count_reg_cy<7>
                                                       vga_inst/h_sync_inst/count_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (2.024ns logic, 2.797ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pixel_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point vga_inst/v_sync_inst/state_reg_FSM_FFd3 (SLICE_X16Y89.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_inst/v_sync_inst/state_reg_FSM_FFd3 (FF)
  Destination:          vga_inst/v_sync_inst/state_reg_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_inst/v_sync_inst/state_reg_FSM_FFd3 to vga_inst/v_sync_inst/state_reg_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y89.CQ      Tcko                  0.200   vga_inst/v_sync_inst/state_reg_FSM_FFd3
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3
    SLICE_X16Y89.CX      net (fanout=4)        0.104   vga_inst/v_sync_inst/state_reg_FSM_FFd3
    SLICE_X16Y89.CLK     Tckdi       (-Th)    -0.106   vga_inst/v_sync_inst/state_reg_FSM_FFd3
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3-In5
                                                       vga_inst/v_sync_inst/state_reg_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.306ns logic, 0.104ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_dvid/TDMS_encoder_blue/dc_bias_1 (SLICE_X22Y99.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_dvid/TDMS_encoder_blue/dc_bias_0 (FF)
  Destination:          inst_dvid/TDMS_encoder_blue/dc_bias_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_dvid/TDMS_encoder_blue/dc_bias_0 to inst_dvid/TDMS_encoder_blue/dc_bias_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.BQ      Tcko                  0.234   inst_dvid/TDMS_encoder_blue/dc_bias<3>
                                                       inst_dvid/TDMS_encoder_blue/dc_bias_0
    SLICE_X22Y99.B5      net (fanout=2)        0.064   inst_dvid/TDMS_encoder_blue/dc_bias<0>
    SLICE_X22Y99.CLK     Tah         (-Th)    -0.131   inst_dvid/TDMS_encoder_blue/dc_bias<3>
                                                       inst_dvid/TDMS_encoder_blue/Maccum_dc_bias_lut<1>1
                                                       inst_dvid/TDMS_encoder_blue/dc_bias_1
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_inst/v_sync_inst/count_reg_3 (SLICE_X13Y89.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_inst/v_sync_inst/count_reg_3 (FF)
  Destination:          vga_inst/v_sync_inst/count_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pixel_clk_BUFG rising at 40.000ns
  Destination Clock:    pixel_clk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_inst/v_sync_inst/count_reg_3 to vga_inst/v_sync_inst/count_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y89.AQ      Tcko                  0.198   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/count_reg_3
    SLICE_X13Y89.A6      net (fanout=6)        0.027   vga_inst/v_sync_inst/count_reg<3>
    SLICE_X13Y89.CLK     Tah         (-Th)    -0.215   vga_inst/v_sync_inst/count_reg<6>
                                                       vga_inst/v_sync_inst/Mmux_count_next51
                                                       vga_inst/v_sync_inst/count_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.413ns logic, 0.027ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pixel_clk" derived from
 NET "clk_IBUFG" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 37.330ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: inst_DCM_pixel/CLKFX
  Logical resource: inst_DCM_pixel/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: pixel_clk
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: pixel_clk_BUFG/I0
  Logical resource: pixel_clk_BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: pixel_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: inst_dvid/latched_red<9>/CLK
  Logical resource: inst_dvid/Mshreg_latched_red_8/CLK
  Location pin: SLICE_X22Y100.CLK
  Clock network: pixel_clk_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_IBUFG                      |     10.000ns|      5.340ns|      9.133ns|            0|            0|            0|         5958|
| serialize_clk                 |      8.000ns|      7.306ns|          N/A|            0|            0|          372|            0|
| serialize_clk_n               |      8.000ns|      2.670ns|          N/A|            0|            0|            0|            0|
| pixel_clk                     |     40.000ns|      5.700ns|          N/A|            0|            0|         5586|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.306|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5958 paths, 0 nets, and 381 connections

Design statistics:
   Minimum period:   7.306ns{1}   (Maximum frequency: 136.874MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 04 17:06:52 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 264 MB



