// Seed: 2146213617
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  assign module_1.id_6 = 0;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply0 id_4 = 1 !=? id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  tri id_5 = id_4;
  wor id_6;
  always @(1 or id_6 or posedge id_2[1 : 1] or posedge {1{1}}) force id_3 = 1;
endmodule
