read_verilog netlists/design1.v
strash
write_verilog temp.aig
