{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624718079224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624718079224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 22:34:38 2021 " "Processing started: Sat Jun 26 22:34:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624718079224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624718079224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_syn -c uart_syn " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_syn -c uart_syn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624718079224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1624718080942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_scan_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_scan_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_scan_seg " "Found entity 1: uart_scan_seg" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_scan_seg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624718081082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624718081082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_syn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_syn " "Found entity 1: uart_syn" {  } { { "../rtl/uart_syn.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_syn.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624718081082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624718081082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_sender.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_sender " "Found entity 1: uart_sender" {  } { { "../rtl/uart_sender.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_sender.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624718081098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624718081098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "../rtl/uart_receive.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_receive.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624718081114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624718081114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/zyyfo/desktop/fpga_prac/prac4/rtl/uart_beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_beep " "Found entity 1: uart_beep" {  } { { "../rtl/uart_beep.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_beep.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624718081114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624718081114 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start_flag uart_sender.v(38) " "Verilog HDL Implicit Net warning at uart_sender.v(38): created implicit net for \"start_flag\"" {  } { { "../rtl/uart_sender.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_sender.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624718081114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_syn " "Elaborating entity \"uart_syn\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624718081192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_receive uart_receive:u_uart_receive " "Elaborating entity \"uart_receive\" for hierarchy \"uart_receive:u_uart_receive\"" {  } { { "../rtl/uart_syn.v" "u_uart_receive" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_syn.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624718081207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_receive.v(83) " "Verilog HDL assignment warning at uart_receive.v(83): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_receive.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_receive.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624718081207 "|uart_syn|uart_receive:u_uart_receive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_sender uart_sender:u_uart_sender " "Elaborating entity \"uart_sender\" for hierarchy \"uart_sender:u_uart_sender\"" {  } { { "../rtl/uart_syn.v" "u_uart_sender" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_syn.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624718081207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_beep uart_beep:u_uart_beep " "Elaborating entity \"uart_beep\" for hierarchy \"uart_beep:u_uart_beep\"" {  } { { "../rtl/uart_syn.v" "u_uart_beep" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_syn.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624718081223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 uart_beep.v(72) " "Verilog HDL assignment warning at uart_beep.v(72): truncated value with size 32 to match size of target (27)" {  } { { "../rtl/uart_beep.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_beep.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624718081223 "|uart_syn|uart_beep:u_uart_beep"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_scan_seg uart_scan_seg:u_uart_scan_seg " "Elaborating entity \"uart_scan_seg\" for hierarchy \"uart_scan_seg:u_uart_scan_seg\"" {  } { { "../rtl/uart_syn.v" "u_uart_scan_seg" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_syn.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624718081239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 uart_scan_seg.v(92) " "Verilog HDL assignment warning at uart_scan_seg.v(92): truncated value with size 32 to match size of target (28)" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_scan_seg.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624718081239 "|uart_syn|uart_scan_seg:u_uart_scan_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 uart_scan_seg.v(109) " "Verilog HDL assignment warning at uart_scan_seg.v(109): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_scan_seg.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624718081239 "|uart_syn|uart_scan_seg:u_uart_scan_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 23 uart_scan_seg.v(113) " "Verilog HDL assignment warning at uart_scan_seg.v(113): truncated value with size 27 to match size of target (23)" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_scan_seg.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624718081239 "|uart_syn|uart_scan_seg:u_uart_scan_seg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 uart_scan_seg.v(126) " "Verilog HDL assignment warning at uart_scan_seg.v(126): truncated value with size 32 to match size of target (27)" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_scan_seg.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624718081239 "|uart_syn|uart_scan_seg:u_uart_scan_seg"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_scan_seg.v" 139 -1 0 } } { "../rtl/uart_scan_seg.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_scan_seg.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1624718082582 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1624718082582 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led\[7\] VCC " "Pin \"seg_led\[7\]\" is stuck at VCC" {  } { { "../rtl/uart_syn.v" "" { Text "C:/Users/Zyyfo/Desktop/fpga_prac/prac4/rtl/uart_syn.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624718082941 "|uart_syn|seg_led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624718082941 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624718083207 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1624718084300 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624718084597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624718084597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "382 " "Implemented 382 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624718084769 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624718084769 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624718084769 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624718084769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624718085440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 22:34:45 2021 " "Processing ended: Sat Jun 26 22:34:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624718085440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624718085440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624718085440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624718085440 ""}
