$date
	Tue Jul 15 17:23:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fsm_testbench $end
$var wire 2 ! led_color [1:0] $end
$var wire 1 " audio $end
$var reg 1 # clk $end
$var reg 3 $ emotion_code [2:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 3 & emotion_code [2:0] $end
$var wire 1 % reset $end
$var parameter 2 ' FOCUS $end
$var parameter 2 ( IDLE $end
$var parameter 2 ) SLEEPY $end
$var parameter 2 * STRESS $end
$var reg 1 " audio $end
$var reg 2 + current_state [1:0] $end
$var reg 2 , led_color [1:0] $end
$var reg 2 - next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 *
b11 )
b0 (
b1 '
$end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5000
1#
0%
#10000
0#
#15000
b1 +
b1 !
b1 ,
b1 -
1#
b1 $
b1 &
#20000
0#
#25000
1"
b10 !
b10 ,
b10 +
b10 -
1#
b10 $
b10 &
#30000
0#
#35000
b11 +
b11 !
b11 ,
b11 -
1#
b11 $
b11 &
#40000
0#
#45000
0"
b0 !
b0 ,
b0 +
b0 -
1#
b0 $
b0 &
#50000
0#
#55000
b1 +
b1 !
b1 ,
b1 -
1#
b1 $
b1 &
#60000
0#
#65000
1#
